-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

-- DATE "12/14/2017 16:36:17"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Main IS
    PORT (
	reset : IN std_logic;
	clk : IN std_logic;
	BtnMin : IN std_logic;
	BtnSec : IN std_logic;
	BtnStart : IN std_logic;
	BtnClear : IN std_logic;
	BuzzerOverride : IN std_logic;
	SW2 : IN std_logic;
	SW3 : IN std_logic;
	Output1 : BUFFER std_logic_vector(6 DOWNTO 0);
	Output2 : BUFFER std_logic_vector(6 DOWNTO 0);
	Output3 : BUFFER std_logic_vector(6 DOWNTO 0);
	Output4 : BUFFER std_logic_vector(6 DOWNTO 0);
	CountValueMainOut : BUFFER std_logic_vector(12 DOWNTO 0);
	DebugLED : BUFFER std_logic_vector(2 DOWNTO 0);
	DebugLED_Control : BUFFER std_logic_vector(5 DOWNTO 0);
	Debug_clk_Deci : BUFFER std_logic;
	BuzzerOut : BUFFER std_logic
	);
END Main;

-- Design Ports Information
-- BuzzerOverride	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW2	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW3	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output1[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output2[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output3[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Output4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[0]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[1]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[2]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[3]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[4]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[5]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[6]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[7]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[8]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[9]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[10]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[11]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CountValueMainOut[12]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[2]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[3]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DebugLED_Control[5]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Debug_clk_Deci	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BuzzerOut	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnClear	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnStart	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- reset	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnSec	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BtnMin	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Main IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_BtnMin : std_logic;
SIGNAL ww_BtnSec : std_logic;
SIGNAL ww_BtnStart : std_logic;
SIGNAL ww_BtnClear : std_logic;
SIGNAL ww_BuzzerOverride : std_logic;
SIGNAL ww_SW2 : std_logic;
SIGNAL ww_SW3 : std_logic;
SIGNAL ww_Output1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Output4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_CountValueMainOut : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DebugLED : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_DebugLED_Control : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_Debug_clk_Deci : std_logic;
SIGNAL ww_BuzzerOut : std_logic;
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \StateMachine_1|Selector1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \BuzzerOverride~input_o\ : std_logic;
SIGNAL \SW2~input_o\ : std_logic;
SIGNAL \SW3~input_o\ : std_logic;
SIGNAL \Output1[0]~output_o\ : std_logic;
SIGNAL \Output1[1]~output_o\ : std_logic;
SIGNAL \Output1[2]~output_o\ : std_logic;
SIGNAL \Output1[3]~output_o\ : std_logic;
SIGNAL \Output1[4]~output_o\ : std_logic;
SIGNAL \Output1[5]~output_o\ : std_logic;
SIGNAL \Output1[6]~output_o\ : std_logic;
SIGNAL \Output2[0]~output_o\ : std_logic;
SIGNAL \Output2[1]~output_o\ : std_logic;
SIGNAL \Output2[2]~output_o\ : std_logic;
SIGNAL \Output2[3]~output_o\ : std_logic;
SIGNAL \Output2[4]~output_o\ : std_logic;
SIGNAL \Output2[5]~output_o\ : std_logic;
SIGNAL \Output2[6]~output_o\ : std_logic;
SIGNAL \Output3[0]~output_o\ : std_logic;
SIGNAL \Output3[1]~output_o\ : std_logic;
SIGNAL \Output3[2]~output_o\ : std_logic;
SIGNAL \Output3[3]~output_o\ : std_logic;
SIGNAL \Output3[4]~output_o\ : std_logic;
SIGNAL \Output3[5]~output_o\ : std_logic;
SIGNAL \Output3[6]~output_o\ : std_logic;
SIGNAL \Output4[0]~output_o\ : std_logic;
SIGNAL \Output4[1]~output_o\ : std_logic;
SIGNAL \Output4[2]~output_o\ : std_logic;
SIGNAL \Output4[3]~output_o\ : std_logic;
SIGNAL \Output4[4]~output_o\ : std_logic;
SIGNAL \Output4[5]~output_o\ : std_logic;
SIGNAL \Output4[6]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[0]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[1]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[2]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[3]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[4]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[5]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[6]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[7]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[8]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[9]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[10]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[11]~output_o\ : std_logic;
SIGNAL \CountValueMainOut[12]~output_o\ : std_logic;
SIGNAL \DebugLED[0]~output_o\ : std_logic;
SIGNAL \DebugLED[1]~output_o\ : std_logic;
SIGNAL \DebugLED[2]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[0]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[1]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[2]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[3]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[4]~output_o\ : std_logic;
SIGNAL \DebugLED_Control[5]~output_o\ : std_logic;
SIGNAL \Debug_clk_Deci~output_o\ : std_logic;
SIGNAL \BuzzerOut~output_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \BtnStart~input_o\ : std_logic;
SIGNAL \FallingEdge_Start|SavedValue~q\ : std_logic;
SIGNAL \FallingEdge_Start|Falling_o~0_combout\ : std_logic;
SIGNAL \BtnClear~input_o\ : std_logic;
SIGNAL \FallingEdge_Clear|SavedValue~q\ : std_logic;
SIGNAL \StateMachine_1|Selector3~4_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~5_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~6_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector5~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector5~1_combout\ : std_logic;
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \StateMachine_1|mode.st_190~q\ : std_logic;
SIGNAL \StateMachine_1|Selector10~2_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_390~q\ : std_logic;
SIGNAL \StateMachine_1|Selector7~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector7~1_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_290~q\ : std_logic;
SIGNAL \StateMachine_1|Selector3~7_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector8~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector8~1_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_291~q\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[0]~27_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[21]~70\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[22]~71_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[22]~72\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[23]~73_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[23]~74\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[24]~75_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[24]~76\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[25]~77_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[25]~78\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[26]~79_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~7_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~0_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~0_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~1_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~2_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~3_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~4_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~5_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan0~6_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[0]~28\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[1]~29_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[1]~30\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[2]~31_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[2]~32\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[3]~33_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[3]~34\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[4]~35_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[4]~36\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[5]~37_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[5]~38\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[6]~39_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[6]~40\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[7]~41_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[7]~42\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[8]~43_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[8]~44\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[9]~45_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[9]~46\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[10]~47_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[10]~48\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[11]~49_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[11]~50\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[12]~51_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[12]~52\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[13]~53_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[13]~54\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[14]~55_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[14]~56\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[15]~57_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[15]~58\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[16]~59_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[16]~60\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[17]~61_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[17]~62\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[18]~63_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[18]~64\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[19]~65_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[19]~66\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[20]~67_combout\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[20]~68\ : std_logic;
SIGNAL \ClockDivider_1|clock_divider[21]~69_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~1_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~2_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~3_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~4_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~5_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~6_combout\ : std_logic;
SIGNAL \ClockDivider_1|LessThan1~8_combout\ : std_logic;
SIGNAL \ClockDivider_1|clk_out_alt~q\ : std_logic;
SIGNAL \StateMachine_1|output_proc~0_combout\ : std_logic;
SIGNAL \StateMachine_1|AlreadyDone~0_combout\ : std_logic;
SIGNAL \StateMachine_1|AlreadyDone~combout\ : std_logic;
SIGNAL \StateMachine_1|Selector1~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector1~0clkctrl_outclk\ : std_logic;
SIGNAL \StateMachine_1|Add0~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~36_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~1\ : std_logic;
SIGNAL \StateMachine_1|Add0~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~4_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~3\ : std_logic;
SIGNAL \StateMachine_1|Add0~5_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~38_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~6\ : std_logic;
SIGNAL \StateMachine_1|Add0~7_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~37_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~8\ : std_logic;
SIGNAL \StateMachine_1|Add0~9_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~11_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~10\ : std_logic;
SIGNAL \StateMachine_1|Add0~12_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~34_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~13\ : std_logic;
SIGNAL \StateMachine_1|Add0~14_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~35_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~15\ : std_logic;
SIGNAL \StateMachine_1|Add0~16_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~18_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~17\ : std_logic;
SIGNAL \StateMachine_1|Add0~19_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~21_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~20\ : std_logic;
SIGNAL \StateMachine_1|Add0~22_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~24_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~23\ : std_logic;
SIGNAL \StateMachine_1|Add0~25_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~27_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~26\ : std_logic;
SIGNAL \StateMachine_1|Add0~28_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~30_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~29\ : std_logic;
SIGNAL \StateMachine_1|Add0~31_combout\ : std_logic;
SIGNAL \StateMachine_1|Add0~33_combout\ : std_logic;
SIGNAL \StateMachine_1|Equal0~1_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~1_combout\ : std_logic;
SIGNAL \StateMachine_1|Equal0~0_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~3_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~8_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector9~0_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_300~q\ : std_logic;
SIGNAL \StateMachine_1|Selector3~9_combout\ : std_logic;
SIGNAL \StateMachine_1|Equal0~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~10_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector3~11_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_reset~q\ : std_logic;
SIGNAL \StateMachine_1|Selector4~3_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector4~2_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector4~5_combout\ : std_logic;
SIGNAL \StateMachine_1|Selector4~4_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_100~q\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~13_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved[12]~1_combout\ : std_logic;
SIGNAL \Counter_1|Add0~1_combout\ : std_logic;
SIGNAL \Counter_1|Add0~50_combout\ : std_logic;
SIGNAL \BtnMin~input_o\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[0]~27_combout\ : std_logic;
SIGNAL \BtnSec~input_o\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[19]~66\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[20]~67_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[20]~68\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[21]~69_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[21]~70\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[22]~71_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[22]~72\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[23]~73_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~5_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~4_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~0_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~1_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|LessThan0~0_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|LessThan0~1_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|divide_proc~0_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[23]~74\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[24]~75_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[24]~76\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[25]~77_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[25]~78\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[26]~79_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~10_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|divide_proc~1_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[0]~28\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[1]~29_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[1]~30\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[2]~31_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[2]~32\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[3]~33_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[3]~34\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[4]~35_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[4]~36\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[5]~37_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[5]~38\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[6]~39_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[6]~40\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[7]~41_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[7]~42\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[8]~43_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[8]~44\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[9]~45_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[9]~46\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[10]~47_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[10]~48\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[11]~49_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[11]~50\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[12]~51_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[12]~52\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[13]~53_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[13]~54\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[14]~55_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[14]~56\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[15]~57_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[15]~58\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[16]~59_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[16]~60\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[17]~61_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[17]~62\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[18]~63_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[18]~64\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clock_divider[19]~65_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~2_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~3_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~7_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~6_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~8_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|Equal0~9_combout\ : std_logic;
SIGNAL \Counter_1|ClockDivider_1|clk_out~q\ : std_logic;
SIGNAL \FallingEdge_Min|SavedValue~q\ : std_logic;
SIGNAL \FallingEdge_Sec|SavedValue~q\ : std_logic;
SIGNAL \Counter_1|count_proc~0_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~11_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~12_combout\ : std_logic;
SIGNAL \Counter_1|AlreadyIncremented~0_combout\ : std_logic;
SIGNAL \Counter_1|AlreadyIncremented~1_combout\ : std_logic;
SIGNAL \Counter_1|AlreadyIncremented~q\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~13_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~14_combout\ : std_logic;
SIGNAL \Counter_1|Add0~2\ : std_logic;
SIGNAL \Counter_1|Add0~3_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~12_combout\ : std_logic;
SIGNAL \Counter_1|Add0~22\ : std_logic;
SIGNAL \Counter_1|Add0~23_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ : std_logic;
SIGNAL \Counter_1|Add1~1\ : std_logic;
SIGNAL \Counter_1|Add1~3\ : std_logic;
SIGNAL \Counter_1|Add1~5\ : std_logic;
SIGNAL \Counter_1|Add1~7\ : std_logic;
SIGNAL \Counter_1|Add1~9\ : std_logic;
SIGNAL \Counter_1|Add1~11\ : std_logic;
SIGNAL \Counter_1|Add1~13\ : std_logic;
SIGNAL \Counter_1|Add1~15\ : std_logic;
SIGNAL \Counter_1|Add1~16_combout\ : std_logic;
SIGNAL \Counter_1|Add1~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ : std_logic;
SIGNAL \Counter_1|Add1~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ : std_logic;
SIGNAL \Counter_1|Add1~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ : std_logic;
SIGNAL \Counter_1|Add1~8_combout\ : std_logic;
SIGNAL \Counter_1|Add1~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ : std_logic;
SIGNAL \Counter_1|Add1~4_combout\ : std_logic;
SIGNAL \Counter_1|Add1~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ : std_logic;
SIGNAL \Counter_1|Add1~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ : std_logic;
SIGNAL \Counter_1|Add2~1\ : std_logic;
SIGNAL \Counter_1|Add2~3\ : std_logic;
SIGNAL \Counter_1|Add2~5\ : std_logic;
SIGNAL \Counter_1|Add2~7\ : std_logic;
SIGNAL \Counter_1|Add2~9\ : std_logic;
SIGNAL \Counter_1|Add2~11\ : std_logic;
SIGNAL \Counter_1|Add2~13\ : std_logic;
SIGNAL \Counter_1|Add2~15\ : std_logic;
SIGNAL \Counter_1|Add2~17\ : std_logic;
SIGNAL \Counter_1|Add2~19\ : std_logic;
SIGNAL \Counter_1|Add2~20_combout\ : std_logic;
SIGNAL \Counter_1|Add8~1\ : std_logic;
SIGNAL \Counter_1|Add8~3\ : std_logic;
SIGNAL \Counter_1|Add8~5\ : std_logic;
SIGNAL \Counter_1|Add8~7\ : std_logic;
SIGNAL \Counter_1|Add8~9\ : std_logic;
SIGNAL \Counter_1|Add8~11\ : std_logic;
SIGNAL \Counter_1|Add8~13\ : std_logic;
SIGNAL \Counter_1|Add8~15\ : std_logic;
SIGNAL \Counter_1|Add8~17\ : std_logic;
SIGNAL \Counter_1|Add8~19\ : std_logic;
SIGNAL \Counter_1|Add8~20_combout\ : std_logic;
SIGNAL \Counter_1|Add8~18_combout\ : std_logic;
SIGNAL \Counter_1|Add8~16_combout\ : std_logic;
SIGNAL \Counter_1|Add8~14_combout\ : std_logic;
SIGNAL \Counter_1|Add8~12_combout\ : std_logic;
SIGNAL \Counter_1|Add8~10_combout\ : std_logic;
SIGNAL \Counter_1|Add8~8_combout\ : std_logic;
SIGNAL \Counter_1|Add8~6_combout\ : std_logic;
SIGNAL \Counter_1|Add8~4_combout\ : std_logic;
SIGNAL \Counter_1|Add8~2_combout\ : std_logic;
SIGNAL \Counter_1|Add8~0_combout\ : std_logic;
SIGNAL \Counter_1|Add9~1\ : std_logic;
SIGNAL \Counter_1|Add9~3\ : std_logic;
SIGNAL \Counter_1|Add9~5\ : std_logic;
SIGNAL \Counter_1|Add9~7\ : std_logic;
SIGNAL \Counter_1|Add9~9\ : std_logic;
SIGNAL \Counter_1|Add9~11\ : std_logic;
SIGNAL \Counter_1|Add9~13\ : std_logic;
SIGNAL \Counter_1|Add9~15\ : std_logic;
SIGNAL \Counter_1|Add9~17\ : std_logic;
SIGNAL \Counter_1|Add9~19\ : std_logic;
SIGNAL \Counter_1|Add9~20_combout\ : std_logic;
SIGNAL \Counter_1|Add10~1\ : std_logic;
SIGNAL \Counter_1|Add10~3\ : std_logic;
SIGNAL \Counter_1|Add10~5\ : std_logic;
SIGNAL \Counter_1|Add10~7\ : std_logic;
SIGNAL \Counter_1|Add10~9\ : std_logic;
SIGNAL \Counter_1|Add10~11\ : std_logic;
SIGNAL \Counter_1|Add10~13\ : std_logic;
SIGNAL \Counter_1|Add10~15\ : std_logic;
SIGNAL \Counter_1|Add10~17\ : std_logic;
SIGNAL \Counter_1|Add10~19\ : std_logic;
SIGNAL \Counter_1|Add10~20_combout\ : std_logic;
SIGNAL \Counter_1|Add10~18_combout\ : std_logic;
SIGNAL \Counter_1|Add10~16_combout\ : std_logic;
SIGNAL \Counter_1|Add10~14_combout\ : std_logic;
SIGNAL \Counter_1|Add10~12_combout\ : std_logic;
SIGNAL \Counter_1|Add10~10_combout\ : std_logic;
SIGNAL \Counter_1|Add10~8_combout\ : std_logic;
SIGNAL \Counter_1|Add10~6_combout\ : std_logic;
SIGNAL \Counter_1|Add10~4_combout\ : std_logic;
SIGNAL \Counter_1|Add10~2_combout\ : std_logic;
SIGNAL \Counter_1|Add10~0_combout\ : std_logic;
SIGNAL \Counter_1|Add11~1\ : std_logic;
SIGNAL \Counter_1|Add11~3\ : std_logic;
SIGNAL \Counter_1|Add11~5\ : std_logic;
SIGNAL \Counter_1|Add11~7\ : std_logic;
SIGNAL \Counter_1|Add11~9\ : std_logic;
SIGNAL \Counter_1|Add11~11\ : std_logic;
SIGNAL \Counter_1|Add11~13\ : std_logic;
SIGNAL \Counter_1|Add11~15\ : std_logic;
SIGNAL \Counter_1|Add11~17\ : std_logic;
SIGNAL \Counter_1|Add11~19\ : std_logic;
SIGNAL \Counter_1|Add11~20_combout\ : std_logic;
SIGNAL \Counter_1|LessThan1~0_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~0_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~1_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~2_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~3_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109_combout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\ : std_logic;
SIGNAL \Counter_1|Add5~1\ : std_logic;
SIGNAL \Counter_1|Add5~3\ : std_logic;
SIGNAL \Counter_1|Add5~5\ : std_logic;
SIGNAL \Counter_1|Add5~7\ : std_logic;
SIGNAL \Counter_1|Add5~9\ : std_logic;
SIGNAL \Counter_1|Add5~11\ : std_logic;
SIGNAL \Counter_1|Add5~13\ : std_logic;
SIGNAL \Counter_1|Add5~15\ : std_logic;
SIGNAL \Counter_1|Add5~17\ : std_logic;
SIGNAL \Counter_1|Add5~19\ : std_logic;
SIGNAL \Counter_1|Add5~21\ : std_logic;
SIGNAL \Counter_1|Add5~22_combout\ : std_logic;
SIGNAL \Counter_1|Add5~20_combout\ : std_logic;
SIGNAL \Counter_1|Add5~18_combout\ : std_logic;
SIGNAL \Counter_1|Add5~16_combout\ : std_logic;
SIGNAL \Counter_1|Add5~14_combout\ : std_logic;
SIGNAL \Counter_1|Add5~12_combout\ : std_logic;
SIGNAL \Counter_1|Add5~10_combout\ : std_logic;
SIGNAL \Counter_1|Add5~8_combout\ : std_logic;
SIGNAL \Counter_1|Add5~6_combout\ : std_logic;
SIGNAL \Counter_1|Add5~4_combout\ : std_logic;
SIGNAL \Counter_1|Add5~2_combout\ : std_logic;
SIGNAL \Counter_1|Add5~0_combout\ : std_logic;
SIGNAL \Counter_1|Add6~1\ : std_logic;
SIGNAL \Counter_1|Add6~3\ : std_logic;
SIGNAL \Counter_1|Add6~5\ : std_logic;
SIGNAL \Counter_1|Add6~7\ : std_logic;
SIGNAL \Counter_1|Add6~9\ : std_logic;
SIGNAL \Counter_1|Add6~11\ : std_logic;
SIGNAL \Counter_1|Add6~13\ : std_logic;
SIGNAL \Counter_1|Add6~15\ : std_logic;
SIGNAL \Counter_1|Add6~17\ : std_logic;
SIGNAL \Counter_1|Add6~19\ : std_logic;
SIGNAL \Counter_1|Add6~21\ : std_logic;
SIGNAL \Counter_1|Add6~23\ : std_logic;
SIGNAL \Counter_1|Add6~24_combout\ : std_logic;
SIGNAL \Counter_1|Add6~22_combout\ : std_logic;
SIGNAL \Counter_1|Add6~20_combout\ : std_logic;
SIGNAL \Counter_1|Add6~18_combout\ : std_logic;
SIGNAL \Counter_1|Add6~16_combout\ : std_logic;
SIGNAL \Counter_1|Add6~14_combout\ : std_logic;
SIGNAL \Counter_1|Add6~12_combout\ : std_logic;
SIGNAL \Counter_1|Add6~10_combout\ : std_logic;
SIGNAL \Counter_1|Add6~8_combout\ : std_logic;
SIGNAL \Counter_1|Add6~6_combout\ : std_logic;
SIGNAL \Counter_1|Add6~4_combout\ : std_logic;
SIGNAL \Counter_1|Add6~2_combout\ : std_logic;
SIGNAL \Counter_1|Add6~0_combout\ : std_logic;
SIGNAL \Counter_1|Add6~26_combout\ : std_logic;
SIGNAL \Counter_1|Add6~28_combout\ : std_logic;
SIGNAL \Counter_1|Add7~1\ : std_logic;
SIGNAL \Counter_1|Add7~3\ : std_logic;
SIGNAL \Counter_1|Add7~5\ : std_logic;
SIGNAL \Counter_1|Add7~7\ : std_logic;
SIGNAL \Counter_1|Add7~9\ : std_logic;
SIGNAL \Counter_1|Add7~11\ : std_logic;
SIGNAL \Counter_1|Add7~13\ : std_logic;
SIGNAL \Counter_1|Add7~15\ : std_logic;
SIGNAL \Counter_1|Add7~17\ : std_logic;
SIGNAL \Counter_1|Add7~19\ : std_logic;
SIGNAL \Counter_1|Add7~21\ : std_logic;
SIGNAL \Counter_1|Add7~23\ : std_logic;
SIGNAL \Counter_1|Add7~25\ : std_logic;
SIGNAL \Counter_1|Add7~27\ : std_logic;
SIGNAL \Counter_1|Add7~29\ : std_logic;
SIGNAL \Counter_1|Add7~31\ : std_logic;
SIGNAL \Counter_1|Add7~32_combout\ : std_logic;
SIGNAL \Counter_1|Add7~28_combout\ : std_logic;
SIGNAL \Counter_1|Add7~30_combout\ : std_logic;
SIGNAL \Counter_1|Add7~26_combout\ : std_logic;
SIGNAL \Counter_1|Add7~22_combout\ : std_logic;
SIGNAL \Counter_1|Add7~24_combout\ : std_logic;
SIGNAL \Counter_1|Add7~20_combout\ : std_logic;
SIGNAL \Counter_1|Add7~14_combout\ : std_logic;
SIGNAL \Counter_1|Add7~16_combout\ : std_logic;
SIGNAL \Counter_1|Add7~18_combout\ : std_logic;
SIGNAL \Counter_1|Add7~36_combout\ : std_logic;
SIGNAL \Counter_1|Add7~34_combout\ : std_logic;
SIGNAL \Counter_1|Add7~0_combout\ : std_logic;
SIGNAL \Counter_1|LessThan2~0_combout\ : std_logic;
SIGNAL \Counter_1|Add7~2_combout\ : std_logic;
SIGNAL \Counter_1|Add7~6_combout\ : std_logic;
SIGNAL \Counter_1|Add7~4_combout\ : std_logic;
SIGNAL \Counter_1|LessThan2~1_combout\ : std_logic;
SIGNAL \Counter_1|Add7~8_combout\ : std_logic;
SIGNAL \Counter_1|Add7~10_combout\ : std_logic;
SIGNAL \Counter_1|Add7~12_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~4_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~5_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~7_combout\ : std_logic;
SIGNAL \Counter_1|CountValue[4]~8_combout\ : std_logic;
SIGNAL \Counter_1|Add3~1\ : std_logic;
SIGNAL \Counter_1|Add3~3\ : std_logic;
SIGNAL \Counter_1|Add3~5\ : std_logic;
SIGNAL \Counter_1|Add3~7\ : std_logic;
SIGNAL \Counter_1|Add3~9\ : std_logic;
SIGNAL \Counter_1|Add3~11\ : std_logic;
SIGNAL \Counter_1|Add3~13\ : std_logic;
SIGNAL \Counter_1|Add3~15\ : std_logic;
SIGNAL \Counter_1|Add3~16_combout\ : std_logic;
SIGNAL \Counter_1|Add3~14_combout\ : std_logic;
SIGNAL \Counter_1|Add3~12_combout\ : std_logic;
SIGNAL \Counter_1|Add3~10_combout\ : std_logic;
SIGNAL \Counter_1|Add3~8_combout\ : std_logic;
SIGNAL \Counter_1|Add3~6_combout\ : std_logic;
SIGNAL \Counter_1|Add3~4_combout\ : std_logic;
SIGNAL \Counter_1|Add3~2_combout\ : std_logic;
SIGNAL \Counter_1|Add3~0_combout\ : std_logic;
SIGNAL \Counter_1|Add4~1\ : std_logic;
SIGNAL \Counter_1|Add4~3\ : std_logic;
SIGNAL \Counter_1|Add4~5\ : std_logic;
SIGNAL \Counter_1|Add4~7\ : std_logic;
SIGNAL \Counter_1|Add4~9\ : std_logic;
SIGNAL \Counter_1|Add4~11\ : std_logic;
SIGNAL \Counter_1|Add4~13\ : std_logic;
SIGNAL \Counter_1|Add4~15\ : std_logic;
SIGNAL \Counter_1|Add4~17\ : std_logic;
SIGNAL \Counter_1|Add4~19\ : std_logic;
SIGNAL \Counter_1|Add4~20_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~15_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~16_combout\ : std_logic;
SIGNAL \Counter_1|Add0~28_combout\ : std_logic;
SIGNAL \Counter_1|Add0~29_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ : std_logic;
SIGNAL \Counter_1|Add2~0_combout\ : std_logic;
SIGNAL \Counter_1|Add9~0_combout\ : std_logic;
SIGNAL \Counter_1|Add4~0_combout\ : std_logic;
SIGNAL \Counter_1|Add11~0_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~35_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~36_combout\ : std_logic;
SIGNAL \Counter_1|Add0~48_combout\ : std_logic;
SIGNAL \Counter_1|Add0~49_combout\ : std_logic;
SIGNAL \Counter_1|Add0~4\ : std_logic;
SIGNAL \Counter_1|Add0~5_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~11_combout\ : std_logic;
SIGNAL \Counter_1|Add11~2_combout\ : std_logic;
SIGNAL \Counter_1|Add9~2_combout\ : std_logic;
SIGNAL \Counter_1|Add4~2_combout\ : std_logic;
SIGNAL \Counter_1|Add2~2_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~33_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~34_combout\ : std_logic;
SIGNAL \Counter_1|Add0~46_combout\ : std_logic;
SIGNAL \Counter_1|Add0~47_combout\ : std_logic;
SIGNAL \Counter_1|Add0~6\ : std_logic;
SIGNAL \Counter_1|Add0~7_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~10_combout\ : std_logic;
SIGNAL \Counter_1|Add2~4_combout\ : std_logic;
SIGNAL \Counter_1|Add9~4_combout\ : std_logic;
SIGNAL \Counter_1|Add4~4_combout\ : std_logic;
SIGNAL \Counter_1|Add11~4_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~31_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~32_combout\ : std_logic;
SIGNAL \Counter_1|Add0~44_combout\ : std_logic;
SIGNAL \Counter_1|Add0~45_combout\ : std_logic;
SIGNAL \Counter_1|Add0~8\ : std_logic;
SIGNAL \Counter_1|Add0~9_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~9_combout\ : std_logic;
SIGNAL \Counter_1|Add9~6_combout\ : std_logic;
SIGNAL \Counter_1|Add11~6_combout\ : std_logic;
SIGNAL \Counter_1|Add4~6_combout\ : std_logic;
SIGNAL \Counter_1|Add2~6_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~29_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~30_combout\ : std_logic;
SIGNAL \Counter_1|Add0~42_combout\ : std_logic;
SIGNAL \Counter_1|Add0~43_combout\ : std_logic;
SIGNAL \Counter_1|Add0~10\ : std_logic;
SIGNAL \Counter_1|Add0~11_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~8_combout\ : std_logic;
SIGNAL \Counter_1|Add2~8_combout\ : std_logic;
SIGNAL \Counter_1|Add9~8_combout\ : std_logic;
SIGNAL \Counter_1|Add4~8_combout\ : std_logic;
SIGNAL \Counter_1|Add11~8_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~27_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~28_combout\ : std_logic;
SIGNAL \Counter_1|Add0~40_combout\ : std_logic;
SIGNAL \Counter_1|Add0~41_combout\ : std_logic;
SIGNAL \Counter_1|Add0~12\ : std_logic;
SIGNAL \Counter_1|Add0~13_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~7_combout\ : std_logic;
SIGNAL \Counter_1|Add9~10_combout\ : std_logic;
SIGNAL \Counter_1|Add11~10_combout\ : std_logic;
SIGNAL \Counter_1|Add2~10_combout\ : std_logic;
SIGNAL \Counter_1|Add4~10_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~25_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~26_combout\ : std_logic;
SIGNAL \Counter_1|Add0~38_combout\ : std_logic;
SIGNAL \Counter_1|Add0~39_combout\ : std_logic;
SIGNAL \Counter_1|Add0~14\ : std_logic;
SIGNAL \Counter_1|Add0~15_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~6_combout\ : std_logic;
SIGNAL \Counter_1|Add2~12_combout\ : std_logic;
SIGNAL \Counter_1|Add9~12_combout\ : std_logic;
SIGNAL \Counter_1|Add11~12_combout\ : std_logic;
SIGNAL \Counter_1|Add4~12_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~23_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~24_combout\ : std_logic;
SIGNAL \Counter_1|Add0~36_combout\ : std_logic;
SIGNAL \Counter_1|Add0~37_combout\ : std_logic;
SIGNAL \Counter_1|Add0~16\ : std_logic;
SIGNAL \Counter_1|Add0~17_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~5_combout\ : std_logic;
SIGNAL \Counter_1|Add9~14_combout\ : std_logic;
SIGNAL \Counter_1|Add11~14_combout\ : std_logic;
SIGNAL \Counter_1|Add4~14_combout\ : std_logic;
SIGNAL \Counter_1|Add2~14_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~21_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~22_combout\ : std_logic;
SIGNAL \Counter_1|Add0~34_combout\ : std_logic;
SIGNAL \Counter_1|Add0~35_combout\ : std_logic;
SIGNAL \Counter_1|Add0~18\ : std_logic;
SIGNAL \Counter_1|Add0~19_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~4_combout\ : std_logic;
SIGNAL \Counter_1|Add2~16_combout\ : std_logic;
SIGNAL \Counter_1|Add9~16_combout\ : std_logic;
SIGNAL \Counter_1|Add4~16_combout\ : std_logic;
SIGNAL \Counter_1|Add11~16_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~19_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~20_combout\ : std_logic;
SIGNAL \Counter_1|Add0~32_combout\ : std_logic;
SIGNAL \Counter_1|Add0~33_combout\ : std_logic;
SIGNAL \Counter_1|Add0~20\ : std_logic;
SIGNAL \Counter_1|Add0~21_combout\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~3_combout\ : std_logic;
SIGNAL \Counter_1|Add9~18_combout\ : std_logic;
SIGNAL \Counter_1|Add4~18_combout\ : std_logic;
SIGNAL \Counter_1|Add2~18_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~17_combout\ : std_logic;
SIGNAL \Counter_1|Add11~18_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~18_combout\ : std_logic;
SIGNAL \Counter_1|Add0~30_combout\ : std_logic;
SIGNAL \Counter_1|Add0~31_combout\ : std_logic;
SIGNAL \Counter_1|LessThan0~1_combout\ : std_logic;
SIGNAL \Counter_1|LessThan0~0_combout\ : std_logic;
SIGNAL \Counter_1|LessThan0~2_combout\ : std_logic;
SIGNAL \Counter_1|LessThan0~3_combout\ : std_logic;
SIGNAL \Counter_1|CountBlockTelemet_o~feeder_combout\ : std_logic;
SIGNAL \Counter_1|CountBlockTelemet_o~q\ : std_logic;
SIGNAL \StateMachine_1|Selector6~3_combout\ : std_logic;
SIGNAL \StateMachine_1|mode.st_200~q\ : std_logic;
SIGNAL \Counter_1|CountValueSaved~0_combout\ : std_logic;
SIGNAL \Counter_1|Add1~17\ : std_logic;
SIGNAL \Counter_1|Add1~18_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ : std_logic;
SIGNAL \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\ : std_logic;
SIGNAL \Counter_1|Add2~21\ : std_logic;
SIGNAL \Counter_1|Add2~22_combout\ : std_logic;
SIGNAL \Counter_1|Add8~21\ : std_logic;
SIGNAL \Counter_1|Add8~22_combout\ : std_logic;
SIGNAL \Counter_1|Add9~21\ : std_logic;
SIGNAL \Counter_1|Add9~22_combout\ : std_logic;
SIGNAL \Counter_1|Add3~17\ : std_logic;
SIGNAL \Counter_1|Add3~18_combout\ : std_logic;
SIGNAL \Counter_1|Add4~21\ : std_logic;
SIGNAL \Counter_1|Add4~22_combout\ : std_logic;
SIGNAL \Counter_1|Add10~21\ : std_logic;
SIGNAL \Counter_1|Add10~22_combout\ : std_logic;
SIGNAL \Counter_1|Add11~21\ : std_logic;
SIGNAL \Counter_1|Add11~22_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~9_combout\ : std_logic;
SIGNAL \Counter_1|CountValue~10_combout\ : std_logic;
SIGNAL \Counter_1|Add0~0_combout\ : std_logic;
SIGNAL \Counter_1|Add0~24\ : std_logic;
SIGNAL \Counter_1|Add0~25_combout\ : std_logic;
SIGNAL \Counter_1|Add0~27_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[12]~feeder_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[10]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[7]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[6]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[5]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[4]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[2]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~23\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~25\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~26_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Add0~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ : std_logic;
SIGNAL \Counter_1|CountValue_o[0]~feeder_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\ : std_logic;
SIGNAL \StateMachine_1|WideOr2~0_combout\ : std_logic;
SIGNAL \StateMachine_1|WideOr1~combout\ : std_logic;
SIGNAL \StateMachine_1|WideOr0~combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[0]~10_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[0]~11\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[1]~12_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[1]~13\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[2]~14_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[2]~15\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[3]~16_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[3]~17\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[4]~18_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[4]~19\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[5]~20_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[5]~21\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[6]~22_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[6]~23\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[7]~24_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[7]~25\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[8]~26_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[8]~27\ : std_logic;
SIGNAL \Buzzer_1|CountedValue[9]~28_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~q\ : std_logic;
SIGNAL \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[0]~10_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~30_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~31_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~32_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~33_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[0]~11\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[1]~12_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[1]~13\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~14_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[2]~15\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[3]~16_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[3]~17\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[4]~18_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[4]~19\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[5]~20_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[5]~21\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~22_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[6]~23\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[7]~24_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[7]~25\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[8]~26_combout\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[8]~27\ : std_logic;
SIGNAL \Buzzer_1|CountedValue2nd[9]~28_combout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~1_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~3_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~5_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~7_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~9_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~11_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~13_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~15_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~17_cout\ : std_logic;
SIGNAL \Buzzer_1|LessThan2~18_combout\ : std_logic;
SIGNAL \ConvertIntBcd_1|Decoder_Min|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Buzzer_1|CountedValue\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Counter_1|ClockDivider_1|clock_divider\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \Buzzer_1|CountedValue2nd\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \Counter_1|CountValue\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Buzzer_1|ClockDivider_PWM|clock_divider\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_SecTen|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ClockDivider_1|clock_divider\ : std_logic_vector(26 DOWNTO 0);
SIGNAL \Counter_1|CountValue_o\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_Sec|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ConvertIntBcd_1|Decoder_SecDeci|Output\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \Counter_1|CountValueSaved\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \StateMachine_1|CountValueBuzzer\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \ALT_INV_reset~input_o\ : std_logic;
SIGNAL \StateMachine_1|ALT_INV_WideOr0~combout\ : std_logic;
SIGNAL \StateMachine_1|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \StateMachine_1|ALT_INV_mode.st_reset~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_reset <= reset;
ww_clk <= clk;
ww_BtnMin <= BtnMin;
ww_BtnSec <= BtnSec;
ww_BtnStart <= BtnStart;
ww_BtnClear <= BtnClear;
ww_BuzzerOverride <= BuzzerOverride;
ww_SW2 <= SW2;
ww_SW3 <= SW3;
Output1 <= ww_Output1;
Output2 <= ww_Output2;
Output3 <= ww_Output3;
Output4 <= ww_Output4;
CountValueMainOut <= ww_CountValueMainOut;
DebugLED <= ww_DebugLED;
DebugLED_Control <= ww_DebugLED_Control;
Debug_clk_Deci <= ww_Debug_clk_Deci;
BuzzerOut <= ww_BuzzerOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);

\StateMachine_1|Selector1~0clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \StateMachine_1|Selector1~0_combout\);

\Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \Buzzer_1|ClockDivider_PWM|clk_out~q\);
\ALT_INV_reset~input_o\ <= NOT \reset~input_o\;
\StateMachine_1|ALT_INV_WideOr0~combout\ <= NOT \StateMachine_1|WideOr0~combout\;
\StateMachine_1|ALT_INV_WideOr1~combout\ <= NOT \StateMachine_1|WideOr1~combout\;
\StateMachine_1|ALT_INV_mode.st_reset~q\ <= NOT \StateMachine_1|mode.st_reset~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X89_Y0_N23
\Output1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output1[0]~output_o\);

-- Location: IOOBUF_X65_Y0_N2
\Output1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output1[1]~output_o\);

-- Location: IOOBUF_X65_Y0_N9
\Output1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(2),
	devoe => ww_devoe,
	o => \Output1[2]~output_o\);

-- Location: IOOBUF_X89_Y0_N16
\Output1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(3),
	devoe => ww_devoe,
	o => \Output1[3]~output_o\);

-- Location: IOOBUF_X67_Y0_N16
\Output1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output\(4),
	devoe => ww_devoe,
	o => \Output1[4]~output_o\);

-- Location: IOOBUF_X67_Y0_N23
\Output1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output1[5]~output_o\);

-- Location: IOOBUF_X74_Y0_N23
\Output1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output1[6]~output_o\);

-- Location: IOOBUF_X85_Y0_N9
\Output2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output2[0]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\Output2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output2[1]~output_o\);

-- Location: IOOBUF_X98_Y0_N16
\Output2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(2),
	devoe => ww_devoe,
	o => \Output2[2]~output_o\);

-- Location: IOOBUF_X72_Y0_N2
\Output2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(3),
	devoe => ww_devoe,
	o => \Output2[3]~output_o\);

-- Location: IOOBUF_X72_Y0_N9
\Output2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output\(4),
	devoe => ww_devoe,
	o => \Output2[4]~output_o\);

-- Location: IOOBUF_X79_Y0_N16
\Output2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output2[5]~output_o\);

-- Location: IOOBUF_X69_Y0_N2
\Output2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output2[6]~output_o\);

-- Location: IOOBUF_X98_Y0_N23
\Output3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output3[0]~output_o\);

-- Location: IOOBUF_X107_Y0_N9
\Output3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output3[1]~output_o\);

-- Location: IOOBUF_X74_Y0_N9
\Output3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(2),
	devoe => ww_devoe,
	o => \Output3[2]~output_o\);

-- Location: IOOBUF_X74_Y0_N2
\Output3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(3),
	devoe => ww_devoe,
	o => \Output3[3]~output_o\);

-- Location: IOOBUF_X83_Y0_N23
\Output3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output\(4),
	devoe => ww_devoe,
	o => \Output3[4]~output_o\);

-- Location: IOOBUF_X83_Y0_N16
\Output3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output3[5]~output_o\);

-- Location: IOOBUF_X79_Y0_N23
\Output3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output3[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\Output4[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\,
	devoe => ww_devoe,
	o => \Output4[0]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\Output4[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\,
	devoe => ww_devoe,
	o => \Output4[1]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\Output4[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(2),
	devoe => ww_devoe,
	o => \Output4[2]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\Output4[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(3),
	devoe => ww_devoe,
	o => \Output4[3]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\Output4[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output\(4),
	devoe => ww_devoe,
	o => \Output4[4]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\Output4[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\,
	devoe => ww_devoe,
	o => \Output4[5]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\Output4[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\,
	devoe => ww_devoe,
	o => \Output4[6]~output_o\);

-- Location: IOOBUF_X94_Y73_N2
\CountValueMainOut[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(0),
	devoe => ww_devoe,
	o => \CountValueMainOut[0]~output_o\);

-- Location: IOOBUF_X94_Y73_N9
\CountValueMainOut[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(1),
	devoe => ww_devoe,
	o => \CountValueMainOut[1]~output_o\);

-- Location: IOOBUF_X107_Y73_N16
\CountValueMainOut[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(2),
	devoe => ww_devoe,
	o => \CountValueMainOut[2]~output_o\);

-- Location: IOOBUF_X87_Y73_N16
\CountValueMainOut[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(3),
	devoe => ww_devoe,
	o => \CountValueMainOut[3]~output_o\);

-- Location: IOOBUF_X87_Y73_N9
\CountValueMainOut[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(4),
	devoe => ww_devoe,
	o => \CountValueMainOut[4]~output_o\);

-- Location: IOOBUF_X72_Y73_N9
\CountValueMainOut[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(5),
	devoe => ww_devoe,
	o => \CountValueMainOut[5]~output_o\);

-- Location: IOOBUF_X72_Y73_N2
\CountValueMainOut[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(6),
	devoe => ww_devoe,
	o => \CountValueMainOut[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N2
\CountValueMainOut[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(7),
	devoe => ww_devoe,
	o => \CountValueMainOut[7]~output_o\);

-- Location: IOOBUF_X83_Y73_N23
\CountValueMainOut[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(8),
	devoe => ww_devoe,
	o => \CountValueMainOut[8]~output_o\);

-- Location: IOOBUF_X60_Y73_N23
\CountValueMainOut[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(9),
	devoe => ww_devoe,
	o => \CountValueMainOut[9]~output_o\);

-- Location: IOOBUF_X65_Y73_N23
\CountValueMainOut[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(10),
	devoe => ww_devoe,
	o => \CountValueMainOut[10]~output_o\);

-- Location: IOOBUF_X65_Y73_N16
\CountValueMainOut[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(11),
	devoe => ww_devoe,
	o => \CountValueMainOut[11]~output_o\);

-- Location: IOOBUF_X67_Y73_N9
\CountValueMainOut[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Counter_1|CountValue_o\(12),
	devoe => ww_devoe,
	o => \CountValueMainOut[12]~output_o\);

-- Location: IOOBUF_X107_Y73_N9
\DebugLED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => \DebugLED[0]~output_o\);

-- Location: IOOBUF_X111_Y73_N9
\DebugLED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|ALT_INV_WideOr1~combout\,
	devoe => ww_devoe,
	o => \DebugLED[1]~output_o\);

-- Location: IOOBUF_X83_Y73_N2
\DebugLED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|ALT_INV_WideOr0~combout\,
	devoe => ww_devoe,
	o => \DebugLED[2]~output_o\);

-- Location: IOOBUF_X69_Y73_N16
\DebugLED_Control[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|mode.st_300~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[0]~output_o\);

-- Location: IOOBUF_X74_Y73_N23
\DebugLED_Control[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|mode.st_390~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[1]~output_o\);

-- Location: IOOBUF_X72_Y73_N23
\DebugLED_Control[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|mode.st_190~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[2]~output_o\);

-- Location: IOOBUF_X74_Y73_N16
\DebugLED_Control[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|mode.st_100~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[3]~output_o\);

-- Location: IOOBUF_X72_Y73_N16
\DebugLED_Control[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|mode.st_200~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[4]~output_o\);

-- Location: IOOBUF_X85_Y73_N23
\DebugLED_Control[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	devoe => ww_devoe,
	o => \DebugLED_Control[5]~output_o\);

-- Location: IOOBUF_X67_Y73_N16
\Debug_clk_Deci~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \Debug_clk_Deci~output_o\);

-- Location: IOOBUF_X100_Y0_N16
\BuzzerOut~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Buzzer_1|LessThan2~18_combout\,
	devoe => ww_devoe,
	o => \BuzzerOut~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G4
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: IOIBUF_X115_Y40_N8
\BtnStart~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnStart,
	o => \BtnStart~input_o\);

-- Location: FF_X49_Y46_N31
\FallingEdge_Start|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BtnStart~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Start|SavedValue~q\);

-- Location: LCCOMB_X48_Y46_N12
\FallingEdge_Start|Falling_o~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \FallingEdge_Start|Falling_o~0_combout\ = (\FallingEdge_Start|SavedValue~q\ & !\BtnStart~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|SavedValue~q\,
	datac => \BtnStart~input_o\,
	combout => \FallingEdge_Start|Falling_o~0_combout\);

-- Location: IOIBUF_X115_Y53_N15
\BtnClear~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnClear,
	o => \BtnClear~input_o\);

-- Location: FF_X49_Y46_N27
\FallingEdge_Clear|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BtnClear~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Clear|SavedValue~q\);

-- Location: LCCOMB_X49_Y46_N12
\StateMachine_1|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~4_combout\ = (!\BtnClear~input_o\ & \FallingEdge_Clear|SavedValue~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BtnClear~input_o\,
	datad => \FallingEdge_Clear|SavedValue~q\,
	combout => \StateMachine_1|Selector3~4_combout\);

-- Location: LCCOMB_X49_Y46_N24
\StateMachine_1|Selector3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~5_combout\ = (\StateMachine_1|mode.st_100~q\ & ((\StateMachine_1|Selector3~4_combout\) # ((!\Counter_1|CountBlockTelemet_o~q\ & \FallingEdge_Start|Falling_o~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector3~4_combout\,
	datab => \StateMachine_1|mode.st_100~q\,
	datac => \Counter_1|CountBlockTelemet_o~q\,
	datad => \FallingEdge_Start|Falling_o~0_combout\,
	combout => \StateMachine_1|Selector3~5_combout\);

-- Location: LCCOMB_X49_Y46_N14
\StateMachine_1|Selector3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~6_combout\ = (\StateMachine_1|Selector3~5_combout\) # ((\StateMachine_1|mode.st_200~q\ & ((\Counter_1|CountBlockTelemet_o~q\) # (\FallingEdge_Start|Falling_o~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \StateMachine_1|Selector3~5_combout\,
	datac => \Counter_1|CountBlockTelemet_o~q\,
	datad => \FallingEdge_Start|Falling_o~0_combout\,
	combout => \StateMachine_1|Selector3~6_combout\);

-- Location: LCCOMB_X49_Y46_N6
\StateMachine_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector5~0_combout\ = (!\BtnStart~input_o\ & (\StateMachine_1|mode.st_100~q\ & (!\Counter_1|CountBlockTelemet_o~q\ & \FallingEdge_Start|SavedValue~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnStart~input_o\,
	datab => \StateMachine_1|mode.st_100~q\,
	datac => \Counter_1|CountBlockTelemet_o~q\,
	datad => \FallingEdge_Start|SavedValue~q\,
	combout => \StateMachine_1|Selector5~0_combout\);

-- Location: LCCOMB_X49_Y46_N20
\StateMachine_1|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector5~1_combout\ = (!\StateMachine_1|Selector3~10_combout\ & ((\StateMachine_1|Selector5~0_combout\) # ((!\StateMachine_1|Selector3~8_combout\ & \StateMachine_1|mode.st_190~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector5~0_combout\,
	datab => \StateMachine_1|Selector3~8_combout\,
	datac => \StateMachine_1|mode.st_190~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector5~1_combout\);

-- Location: IOIBUF_X115_Y17_N1
\reset~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

-- Location: FF_X49_Y46_N21
\StateMachine_1|mode.st_190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector5~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_190~q\);

-- Location: LCCOMB_X49_Y46_N4
\StateMachine_1|Selector10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector10~2_combout\ = (\StateMachine_1|Selector3~10_combout\) # ((!\BtnStart~input_o\ & (\FallingEdge_Start|SavedValue~q\ & \StateMachine_1|mode.st_390~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnStart~input_o\,
	datab => \FallingEdge_Start|SavedValue~q\,
	datac => \StateMachine_1|mode.st_390~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector10~2_combout\);

-- Location: FF_X49_Y46_N5
\StateMachine_1|mode.st_390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector10~2_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_390~q\);

-- Location: LCCOMB_X48_Y46_N14
\StateMachine_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector7~0_combout\ = (\FallingEdge_Start|SavedValue~q\ & (!\BtnStart~input_o\ & (\StateMachine_1|mode.st_200~q\ & !\Counter_1|CountBlockTelemet_o~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|SavedValue~q\,
	datab => \BtnStart~input_o\,
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|CountBlockTelemet_o~q\,
	combout => \StateMachine_1|Selector7~0_combout\);

-- Location: LCCOMB_X50_Y46_N18
\StateMachine_1|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector7~1_combout\ = (!\StateMachine_1|Selector3~10_combout\ & ((\StateMachine_1|Selector7~0_combout\) # ((!\StateMachine_1|Selector3~8_combout\ & \StateMachine_1|mode.st_290~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector7~0_combout\,
	datab => \StateMachine_1|Selector3~8_combout\,
	datac => \StateMachine_1|mode.st_290~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector7~1_combout\);

-- Location: FF_X50_Y46_N19
\StateMachine_1|mode.st_290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector7~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_290~q\);

-- Location: LCCOMB_X49_Y46_N16
\StateMachine_1|Selector3~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~7_combout\ = (!\FallingEdge_Start|Falling_o~0_combout\ & ((\StateMachine_1|mode.st_190~q\) # ((\StateMachine_1|mode.st_390~q\) # (\StateMachine_1|mode.st_290~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|Falling_o~0_combout\,
	datab => \StateMachine_1|mode.st_190~q\,
	datac => \StateMachine_1|mode.st_390~q\,
	datad => \StateMachine_1|mode.st_290~q\,
	combout => \StateMachine_1|Selector3~7_combout\);

-- Location: LCCOMB_X54_Y44_N26
\StateMachine_1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector8~0_combout\ = (\StateMachine_1|mode.st_200~q\ & \Counter_1|CountBlockTelemet_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|CountBlockTelemet_o~q\,
	combout => \StateMachine_1|Selector8~0_combout\);

-- Location: LCCOMB_X50_Y46_N6
\StateMachine_1|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector8~1_combout\ = (!\StateMachine_1|Selector3~10_combout\ & ((\StateMachine_1|Selector8~0_combout\) # ((!\StateMachine_1|Selector3~8_combout\ & \StateMachine_1|mode.st_291~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector8~0_combout\,
	datab => \StateMachine_1|Selector3~8_combout\,
	datac => \StateMachine_1|mode.st_291~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector8~1_combout\);

-- Location: FF_X50_Y46_N7
\StateMachine_1|mode.st_291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|Selector8~1_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_291~q\);

-- Location: LCCOMB_X60_Y52_N6
\ClockDivider_1|clock_divider[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[0]~27_combout\ = \ClockDivider_1|clock_divider\(0) $ (VCC)
-- \ClockDivider_1|clock_divider[0]~28\ = CARRY(\ClockDivider_1|clock_divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(0),
	datad => VCC,
	combout => \ClockDivider_1|clock_divider[0]~27_combout\,
	cout => \ClockDivider_1|clock_divider[0]~28\);

-- Location: LCCOMB_X60_Y51_N16
\ClockDivider_1|clock_divider[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[21]~69_combout\ = (\ClockDivider_1|clock_divider\(21) & (!\ClockDivider_1|clock_divider[20]~68\)) # (!\ClockDivider_1|clock_divider\(21) & ((\ClockDivider_1|clock_divider[20]~68\) # (GND)))
-- \ClockDivider_1|clock_divider[21]~70\ = CARRY((!\ClockDivider_1|clock_divider[20]~68\) # (!\ClockDivider_1|clock_divider\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(21),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[20]~68\,
	combout => \ClockDivider_1|clock_divider[21]~69_combout\,
	cout => \ClockDivider_1|clock_divider[21]~70\);

-- Location: LCCOMB_X60_Y51_N18
\ClockDivider_1|clock_divider[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[22]~71_combout\ = (\ClockDivider_1|clock_divider\(22) & (\ClockDivider_1|clock_divider[21]~70\ $ (GND))) # (!\ClockDivider_1|clock_divider\(22) & (!\ClockDivider_1|clock_divider[21]~70\ & VCC))
-- \ClockDivider_1|clock_divider[22]~72\ = CARRY((\ClockDivider_1|clock_divider\(22) & !\ClockDivider_1|clock_divider[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(22),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[21]~70\,
	combout => \ClockDivider_1|clock_divider[22]~71_combout\,
	cout => \ClockDivider_1|clock_divider[22]~72\);

-- Location: FF_X60_Y51_N19
\ClockDivider_1|clock_divider[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[22]~71_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(22));

-- Location: LCCOMB_X60_Y51_N20
\ClockDivider_1|clock_divider[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[23]~73_combout\ = (\ClockDivider_1|clock_divider\(23) & (!\ClockDivider_1|clock_divider[22]~72\)) # (!\ClockDivider_1|clock_divider\(23) & ((\ClockDivider_1|clock_divider[22]~72\) # (GND)))
-- \ClockDivider_1|clock_divider[23]~74\ = CARRY((!\ClockDivider_1|clock_divider[22]~72\) # (!\ClockDivider_1|clock_divider\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(23),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[22]~72\,
	combout => \ClockDivider_1|clock_divider[23]~73_combout\,
	cout => \ClockDivider_1|clock_divider[23]~74\);

-- Location: FF_X60_Y51_N21
\ClockDivider_1|clock_divider[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[23]~73_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(23));

-- Location: LCCOMB_X60_Y51_N22
\ClockDivider_1|clock_divider[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[24]~75_combout\ = (\ClockDivider_1|clock_divider\(24) & (\ClockDivider_1|clock_divider[23]~74\ $ (GND))) # (!\ClockDivider_1|clock_divider\(24) & (!\ClockDivider_1|clock_divider[23]~74\ & VCC))
-- \ClockDivider_1|clock_divider[24]~76\ = CARRY((\ClockDivider_1|clock_divider\(24) & !\ClockDivider_1|clock_divider[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(24),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[23]~74\,
	combout => \ClockDivider_1|clock_divider[24]~75_combout\,
	cout => \ClockDivider_1|clock_divider[24]~76\);

-- Location: FF_X60_Y51_N23
\ClockDivider_1|clock_divider[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[24]~75_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(24));

-- Location: LCCOMB_X60_Y51_N24
\ClockDivider_1|clock_divider[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[25]~77_combout\ = (\ClockDivider_1|clock_divider\(25) & (!\ClockDivider_1|clock_divider[24]~76\)) # (!\ClockDivider_1|clock_divider\(25) & ((\ClockDivider_1|clock_divider[24]~76\) # (GND)))
-- \ClockDivider_1|clock_divider[25]~78\ = CARRY((!\ClockDivider_1|clock_divider[24]~76\) # (!\ClockDivider_1|clock_divider\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(25),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[24]~76\,
	combout => \ClockDivider_1|clock_divider[25]~77_combout\,
	cout => \ClockDivider_1|clock_divider[25]~78\);

-- Location: FF_X60_Y51_N25
\ClockDivider_1|clock_divider[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[25]~77_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(25));

-- Location: LCCOMB_X60_Y51_N26
\ClockDivider_1|clock_divider[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[26]~79_combout\ = \ClockDivider_1|clock_divider\(26) $ (!\ClockDivider_1|clock_divider[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(26),
	cin => \ClockDivider_1|clock_divider[25]~78\,
	combout => \ClockDivider_1|clock_divider[26]~79_combout\);

-- Location: FF_X60_Y51_N27
\ClockDivider_1|clock_divider[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[26]~79_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(26));

-- Location: LCCOMB_X60_Y51_N28
\ClockDivider_1|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~7_combout\ = (!\ClockDivider_1|clock_divider\(26) & (!\ClockDivider_1|clock_divider\(23) & (!\ClockDivider_1|clock_divider\(24) & !\ClockDivider_1|clock_divider\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(26),
	datab => \ClockDivider_1|clock_divider\(23),
	datac => \ClockDivider_1|clock_divider\(24),
	datad => \ClockDivider_1|clock_divider\(25),
	combout => \ClockDivider_1|LessThan1~7_combout\);

-- Location: LCCOMB_X60_Y52_N0
\ClockDivider_1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~0_combout\ = (\ClockDivider_1|clock_divider\(0)) # ((\ClockDivider_1|clock_divider\(2)) # ((\ClockDivider_1|clock_divider\(1)) # (\ClockDivider_1|clock_divider\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(0),
	datab => \ClockDivider_1|clock_divider\(2),
	datac => \ClockDivider_1|clock_divider\(1),
	datad => \ClockDivider_1|clock_divider\(3),
	combout => \ClockDivider_1|LessThan1~0_combout\);

-- Location: LCCOMB_X60_Y52_N4
\ClockDivider_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~0_combout\ = (\ClockDivider_1|clock_divider\(6) & ((\ClockDivider_1|clock_divider\(5)) # ((\ClockDivider_1|clock_divider\(4)) # (\ClockDivider_1|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(6),
	datab => \ClockDivider_1|clock_divider\(5),
	datac => \ClockDivider_1|clock_divider\(4),
	datad => \ClockDivider_1|LessThan1~0_combout\,
	combout => \ClockDivider_1|LessThan0~0_combout\);

-- Location: LCCOMB_X59_Y52_N20
\ClockDivider_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~1_combout\ = (\ClockDivider_1|clock_divider\(8) & ((\ClockDivider_1|clock_divider\(7)) # (\ClockDivider_1|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(7),
	datab => \ClockDivider_1|clock_divider\(8),
	datad => \ClockDivider_1|LessThan0~0_combout\,
	combout => \ClockDivider_1|LessThan0~1_combout\);

-- Location: LCCOMB_X59_Y52_N6
\ClockDivider_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~2_combout\ = (\ClockDivider_1|clock_divider\(11) & ((\ClockDivider_1|clock_divider\(10)) # ((\ClockDivider_1|clock_divider\(9) & \ClockDivider_1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(10),
	datab => \ClockDivider_1|clock_divider\(11),
	datac => \ClockDivider_1|clock_divider\(9),
	datad => \ClockDivider_1|LessThan0~1_combout\,
	combout => \ClockDivider_1|LessThan0~2_combout\);

-- Location: LCCOMB_X59_Y52_N0
\ClockDivider_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~3_combout\ = (\ClockDivider_1|clock_divider\(14) & ((\ClockDivider_1|clock_divider\(13)) # ((\ClockDivider_1|clock_divider\(12)) # (\ClockDivider_1|LessThan0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(13),
	datab => \ClockDivider_1|clock_divider\(14),
	datac => \ClockDivider_1|clock_divider\(12),
	datad => \ClockDivider_1|LessThan0~2_combout\,
	combout => \ClockDivider_1|LessThan0~3_combout\);

-- Location: LCCOMB_X59_Y52_N2
\ClockDivider_1|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~4_combout\ = (\ClockDivider_1|clock_divider\(15)) # ((\ClockDivider_1|clock_divider\(17)) # ((\ClockDivider_1|clock_divider\(16)) # (\ClockDivider_1|LessThan0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(15),
	datab => \ClockDivider_1|clock_divider\(17),
	datac => \ClockDivider_1|clock_divider\(16),
	datad => \ClockDivider_1|LessThan0~3_combout\,
	combout => \ClockDivider_1|LessThan0~4_combout\);

-- Location: LCCOMB_X59_Y52_N24
\ClockDivider_1|LessThan0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~5_combout\ = (\ClockDivider_1|clock_divider\(20)) # ((\ClockDivider_1|clock_divider\(18) & (\ClockDivider_1|clock_divider\(19) & \ClockDivider_1|LessThan0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(18),
	datab => \ClockDivider_1|clock_divider\(20),
	datac => \ClockDivider_1|clock_divider\(19),
	datad => \ClockDivider_1|LessThan0~4_combout\,
	combout => \ClockDivider_1|LessThan0~5_combout\);

-- Location: LCCOMB_X59_Y52_N30
\ClockDivider_1|LessThan0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan0~6_combout\ = ((\ClockDivider_1|clock_divider\(22) & ((\ClockDivider_1|clock_divider\(21)) # (\ClockDivider_1|LessThan0~5_combout\)))) # (!\ClockDivider_1|LessThan1~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(22),
	datab => \ClockDivider_1|LessThan1~7_combout\,
	datac => \ClockDivider_1|clock_divider\(21),
	datad => \ClockDivider_1|LessThan0~5_combout\,
	combout => \ClockDivider_1|LessThan0~6_combout\);

-- Location: FF_X60_Y52_N7
\ClockDivider_1|clock_divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[0]~27_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(0));

-- Location: LCCOMB_X60_Y52_N8
\ClockDivider_1|clock_divider[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[1]~29_combout\ = (\ClockDivider_1|clock_divider\(1) & (!\ClockDivider_1|clock_divider[0]~28\)) # (!\ClockDivider_1|clock_divider\(1) & ((\ClockDivider_1|clock_divider[0]~28\) # (GND)))
-- \ClockDivider_1|clock_divider[1]~30\ = CARRY((!\ClockDivider_1|clock_divider[0]~28\) # (!\ClockDivider_1|clock_divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(1),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[0]~28\,
	combout => \ClockDivider_1|clock_divider[1]~29_combout\,
	cout => \ClockDivider_1|clock_divider[1]~30\);

-- Location: FF_X60_Y52_N9
\ClockDivider_1|clock_divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[1]~29_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(1));

-- Location: LCCOMB_X60_Y52_N10
\ClockDivider_1|clock_divider[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[2]~31_combout\ = (\ClockDivider_1|clock_divider\(2) & (\ClockDivider_1|clock_divider[1]~30\ $ (GND))) # (!\ClockDivider_1|clock_divider\(2) & (!\ClockDivider_1|clock_divider[1]~30\ & VCC))
-- \ClockDivider_1|clock_divider[2]~32\ = CARRY((\ClockDivider_1|clock_divider\(2) & !\ClockDivider_1|clock_divider[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(2),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[1]~30\,
	combout => \ClockDivider_1|clock_divider[2]~31_combout\,
	cout => \ClockDivider_1|clock_divider[2]~32\);

-- Location: FF_X60_Y52_N11
\ClockDivider_1|clock_divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[2]~31_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(2));

-- Location: LCCOMB_X60_Y52_N12
\ClockDivider_1|clock_divider[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[3]~33_combout\ = (\ClockDivider_1|clock_divider\(3) & (!\ClockDivider_1|clock_divider[2]~32\)) # (!\ClockDivider_1|clock_divider\(3) & ((\ClockDivider_1|clock_divider[2]~32\) # (GND)))
-- \ClockDivider_1|clock_divider[3]~34\ = CARRY((!\ClockDivider_1|clock_divider[2]~32\) # (!\ClockDivider_1|clock_divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(3),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[2]~32\,
	combout => \ClockDivider_1|clock_divider[3]~33_combout\,
	cout => \ClockDivider_1|clock_divider[3]~34\);

-- Location: FF_X60_Y52_N13
\ClockDivider_1|clock_divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[3]~33_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(3));

-- Location: LCCOMB_X60_Y52_N14
\ClockDivider_1|clock_divider[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[4]~35_combout\ = (\ClockDivider_1|clock_divider\(4) & (\ClockDivider_1|clock_divider[3]~34\ $ (GND))) # (!\ClockDivider_1|clock_divider\(4) & (!\ClockDivider_1|clock_divider[3]~34\ & VCC))
-- \ClockDivider_1|clock_divider[4]~36\ = CARRY((\ClockDivider_1|clock_divider\(4) & !\ClockDivider_1|clock_divider[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(4),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[3]~34\,
	combout => \ClockDivider_1|clock_divider[4]~35_combout\,
	cout => \ClockDivider_1|clock_divider[4]~36\);

-- Location: FF_X60_Y52_N15
\ClockDivider_1|clock_divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[4]~35_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(4));

-- Location: LCCOMB_X60_Y52_N16
\ClockDivider_1|clock_divider[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[5]~37_combout\ = (\ClockDivider_1|clock_divider\(5) & (!\ClockDivider_1|clock_divider[4]~36\)) # (!\ClockDivider_1|clock_divider\(5) & ((\ClockDivider_1|clock_divider[4]~36\) # (GND)))
-- \ClockDivider_1|clock_divider[5]~38\ = CARRY((!\ClockDivider_1|clock_divider[4]~36\) # (!\ClockDivider_1|clock_divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(5),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[4]~36\,
	combout => \ClockDivider_1|clock_divider[5]~37_combout\,
	cout => \ClockDivider_1|clock_divider[5]~38\);

-- Location: FF_X60_Y52_N17
\ClockDivider_1|clock_divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[5]~37_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(5));

-- Location: LCCOMB_X60_Y52_N18
\ClockDivider_1|clock_divider[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[6]~39_combout\ = (\ClockDivider_1|clock_divider\(6) & (\ClockDivider_1|clock_divider[5]~38\ $ (GND))) # (!\ClockDivider_1|clock_divider\(6) & (!\ClockDivider_1|clock_divider[5]~38\ & VCC))
-- \ClockDivider_1|clock_divider[6]~40\ = CARRY((\ClockDivider_1|clock_divider\(6) & !\ClockDivider_1|clock_divider[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(6),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[5]~38\,
	combout => \ClockDivider_1|clock_divider[6]~39_combout\,
	cout => \ClockDivider_1|clock_divider[6]~40\);

-- Location: FF_X60_Y52_N19
\ClockDivider_1|clock_divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[6]~39_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(6));

-- Location: LCCOMB_X60_Y52_N20
\ClockDivider_1|clock_divider[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[7]~41_combout\ = (\ClockDivider_1|clock_divider\(7) & (!\ClockDivider_1|clock_divider[6]~40\)) # (!\ClockDivider_1|clock_divider\(7) & ((\ClockDivider_1|clock_divider[6]~40\) # (GND)))
-- \ClockDivider_1|clock_divider[7]~42\ = CARRY((!\ClockDivider_1|clock_divider[6]~40\) # (!\ClockDivider_1|clock_divider\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(7),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[6]~40\,
	combout => \ClockDivider_1|clock_divider[7]~41_combout\,
	cout => \ClockDivider_1|clock_divider[7]~42\);

-- Location: FF_X59_Y52_N11
\ClockDivider_1|clock_divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[7]~41_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(7));

-- Location: LCCOMB_X60_Y52_N22
\ClockDivider_1|clock_divider[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[8]~43_combout\ = (\ClockDivider_1|clock_divider\(8) & (\ClockDivider_1|clock_divider[7]~42\ $ (GND))) # (!\ClockDivider_1|clock_divider\(8) & (!\ClockDivider_1|clock_divider[7]~42\ & VCC))
-- \ClockDivider_1|clock_divider[8]~44\ = CARRY((\ClockDivider_1|clock_divider\(8) & !\ClockDivider_1|clock_divider[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(8),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[7]~42\,
	combout => \ClockDivider_1|clock_divider[8]~43_combout\,
	cout => \ClockDivider_1|clock_divider[8]~44\);

-- Location: FF_X59_Y52_N29
\ClockDivider_1|clock_divider[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[8]~43_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(8));

-- Location: LCCOMB_X60_Y52_N24
\ClockDivider_1|clock_divider[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[9]~45_combout\ = (\ClockDivider_1|clock_divider\(9) & (!\ClockDivider_1|clock_divider[8]~44\)) # (!\ClockDivider_1|clock_divider\(9) & ((\ClockDivider_1|clock_divider[8]~44\) # (GND)))
-- \ClockDivider_1|clock_divider[9]~46\ = CARRY((!\ClockDivider_1|clock_divider[8]~44\) # (!\ClockDivider_1|clock_divider\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(9),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[8]~44\,
	combout => \ClockDivider_1|clock_divider[9]~45_combout\,
	cout => \ClockDivider_1|clock_divider[9]~46\);

-- Location: FF_X60_Y52_N25
\ClockDivider_1|clock_divider[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[9]~45_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(9));

-- Location: LCCOMB_X60_Y52_N26
\ClockDivider_1|clock_divider[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[10]~47_combout\ = (\ClockDivider_1|clock_divider\(10) & (\ClockDivider_1|clock_divider[9]~46\ $ (GND))) # (!\ClockDivider_1|clock_divider\(10) & (!\ClockDivider_1|clock_divider[9]~46\ & VCC))
-- \ClockDivider_1|clock_divider[10]~48\ = CARRY((\ClockDivider_1|clock_divider\(10) & !\ClockDivider_1|clock_divider[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(10),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[9]~46\,
	combout => \ClockDivider_1|clock_divider[10]~47_combout\,
	cout => \ClockDivider_1|clock_divider[10]~48\);

-- Location: FF_X60_Y52_N27
\ClockDivider_1|clock_divider[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[10]~47_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(10));

-- Location: LCCOMB_X60_Y52_N28
\ClockDivider_1|clock_divider[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[11]~49_combout\ = (\ClockDivider_1|clock_divider\(11) & (!\ClockDivider_1|clock_divider[10]~48\)) # (!\ClockDivider_1|clock_divider\(11) & ((\ClockDivider_1|clock_divider[10]~48\) # (GND)))
-- \ClockDivider_1|clock_divider[11]~50\ = CARRY((!\ClockDivider_1|clock_divider[10]~48\) # (!\ClockDivider_1|clock_divider\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(11),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[10]~48\,
	combout => \ClockDivider_1|clock_divider[11]~49_combout\,
	cout => \ClockDivider_1|clock_divider[11]~50\);

-- Location: FF_X60_Y52_N29
\ClockDivider_1|clock_divider[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[11]~49_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(11));

-- Location: LCCOMB_X60_Y52_N30
\ClockDivider_1|clock_divider[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[12]~51_combout\ = (\ClockDivider_1|clock_divider\(12) & (\ClockDivider_1|clock_divider[11]~50\ $ (GND))) # (!\ClockDivider_1|clock_divider\(12) & (!\ClockDivider_1|clock_divider[11]~50\ & VCC))
-- \ClockDivider_1|clock_divider[12]~52\ = CARRY((\ClockDivider_1|clock_divider\(12) & !\ClockDivider_1|clock_divider[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(12),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[11]~50\,
	combout => \ClockDivider_1|clock_divider[12]~51_combout\,
	cout => \ClockDivider_1|clock_divider[12]~52\);

-- Location: FF_X60_Y52_N31
\ClockDivider_1|clock_divider[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[12]~51_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(12));

-- Location: LCCOMB_X60_Y51_N0
\ClockDivider_1|clock_divider[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[13]~53_combout\ = (\ClockDivider_1|clock_divider\(13) & (!\ClockDivider_1|clock_divider[12]~52\)) # (!\ClockDivider_1|clock_divider\(13) & ((\ClockDivider_1|clock_divider[12]~52\) # (GND)))
-- \ClockDivider_1|clock_divider[13]~54\ = CARRY((!\ClockDivider_1|clock_divider[12]~52\) # (!\ClockDivider_1|clock_divider\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(13),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[12]~52\,
	combout => \ClockDivider_1|clock_divider[13]~53_combout\,
	cout => \ClockDivider_1|clock_divider[13]~54\);

-- Location: FF_X59_Y52_N13
\ClockDivider_1|clock_divider[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[13]~53_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(13));

-- Location: LCCOMB_X60_Y51_N2
\ClockDivider_1|clock_divider[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[14]~55_combout\ = (\ClockDivider_1|clock_divider\(14) & (\ClockDivider_1|clock_divider[13]~54\ $ (GND))) # (!\ClockDivider_1|clock_divider\(14) & (!\ClockDivider_1|clock_divider[13]~54\ & VCC))
-- \ClockDivider_1|clock_divider[14]~56\ = CARRY((\ClockDivider_1|clock_divider\(14) & !\ClockDivider_1|clock_divider[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(14),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[13]~54\,
	combout => \ClockDivider_1|clock_divider[14]~55_combout\,
	cout => \ClockDivider_1|clock_divider[14]~56\);

-- Location: FF_X59_Y52_N15
\ClockDivider_1|clock_divider[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \ClockDivider_1|clock_divider[14]~55_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(14));

-- Location: LCCOMB_X60_Y51_N4
\ClockDivider_1|clock_divider[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[15]~57_combout\ = (\ClockDivider_1|clock_divider\(15) & (!\ClockDivider_1|clock_divider[14]~56\)) # (!\ClockDivider_1|clock_divider\(15) & ((\ClockDivider_1|clock_divider[14]~56\) # (GND)))
-- \ClockDivider_1|clock_divider[15]~58\ = CARRY((!\ClockDivider_1|clock_divider[14]~56\) # (!\ClockDivider_1|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(15),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[14]~56\,
	combout => \ClockDivider_1|clock_divider[15]~57_combout\,
	cout => \ClockDivider_1|clock_divider[15]~58\);

-- Location: FF_X60_Y51_N5
\ClockDivider_1|clock_divider[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[15]~57_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(15));

-- Location: LCCOMB_X60_Y51_N6
\ClockDivider_1|clock_divider[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[16]~59_combout\ = (\ClockDivider_1|clock_divider\(16) & (\ClockDivider_1|clock_divider[15]~58\ $ (GND))) # (!\ClockDivider_1|clock_divider\(16) & (!\ClockDivider_1|clock_divider[15]~58\ & VCC))
-- \ClockDivider_1|clock_divider[16]~60\ = CARRY((\ClockDivider_1|clock_divider\(16) & !\ClockDivider_1|clock_divider[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(16),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[15]~58\,
	combout => \ClockDivider_1|clock_divider[16]~59_combout\,
	cout => \ClockDivider_1|clock_divider[16]~60\);

-- Location: FF_X60_Y51_N7
\ClockDivider_1|clock_divider[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[16]~59_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(16));

-- Location: LCCOMB_X60_Y51_N8
\ClockDivider_1|clock_divider[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[17]~61_combout\ = (\ClockDivider_1|clock_divider\(17) & (!\ClockDivider_1|clock_divider[16]~60\)) # (!\ClockDivider_1|clock_divider\(17) & ((\ClockDivider_1|clock_divider[16]~60\) # (GND)))
-- \ClockDivider_1|clock_divider[17]~62\ = CARRY((!\ClockDivider_1|clock_divider[16]~60\) # (!\ClockDivider_1|clock_divider\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(17),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[16]~60\,
	combout => \ClockDivider_1|clock_divider[17]~61_combout\,
	cout => \ClockDivider_1|clock_divider[17]~62\);

-- Location: FF_X60_Y51_N9
\ClockDivider_1|clock_divider[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[17]~61_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(17));

-- Location: LCCOMB_X60_Y51_N10
\ClockDivider_1|clock_divider[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[18]~63_combout\ = (\ClockDivider_1|clock_divider\(18) & (\ClockDivider_1|clock_divider[17]~62\ $ (GND))) # (!\ClockDivider_1|clock_divider\(18) & (!\ClockDivider_1|clock_divider[17]~62\ & VCC))
-- \ClockDivider_1|clock_divider[18]~64\ = CARRY((\ClockDivider_1|clock_divider\(18) & !\ClockDivider_1|clock_divider[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(18),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[17]~62\,
	combout => \ClockDivider_1|clock_divider[18]~63_combout\,
	cout => \ClockDivider_1|clock_divider[18]~64\);

-- Location: FF_X60_Y51_N11
\ClockDivider_1|clock_divider[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[18]~63_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(18));

-- Location: LCCOMB_X60_Y51_N12
\ClockDivider_1|clock_divider[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[19]~65_combout\ = (\ClockDivider_1|clock_divider\(19) & (!\ClockDivider_1|clock_divider[18]~64\)) # (!\ClockDivider_1|clock_divider\(19) & ((\ClockDivider_1|clock_divider[18]~64\) # (GND)))
-- \ClockDivider_1|clock_divider[19]~66\ = CARRY((!\ClockDivider_1|clock_divider[18]~64\) # (!\ClockDivider_1|clock_divider\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(19),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[18]~64\,
	combout => \ClockDivider_1|clock_divider[19]~65_combout\,
	cout => \ClockDivider_1|clock_divider[19]~66\);

-- Location: FF_X60_Y51_N13
\ClockDivider_1|clock_divider[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[19]~65_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(19));

-- Location: LCCOMB_X60_Y51_N14
\ClockDivider_1|clock_divider[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|clock_divider[20]~67_combout\ = (\ClockDivider_1|clock_divider\(20) & (\ClockDivider_1|clock_divider[19]~66\ $ (GND))) # (!\ClockDivider_1|clock_divider\(20) & (!\ClockDivider_1|clock_divider[19]~66\ & VCC))
-- \ClockDivider_1|clock_divider[20]~68\ = CARRY((\ClockDivider_1|clock_divider\(20) & !\ClockDivider_1|clock_divider[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clock_divider\(20),
	datad => VCC,
	cin => \ClockDivider_1|clock_divider[19]~66\,
	combout => \ClockDivider_1|clock_divider[20]~67_combout\,
	cout => \ClockDivider_1|clock_divider[20]~68\);

-- Location: FF_X60_Y51_N15
\ClockDivider_1|clock_divider[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[20]~67_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(20));

-- Location: FF_X60_Y51_N17
\ClockDivider_1|clock_divider[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|clock_divider[21]~69_combout\,
	sclr => \ClockDivider_1|LessThan0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clock_divider\(21));

-- Location: LCCOMB_X60_Y52_N2
\ClockDivider_1|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~1_combout\ = (\ClockDivider_1|clock_divider\(6)) # ((\ClockDivider_1|clock_divider\(5) & ((\ClockDivider_1|LessThan1~0_combout\) # (\ClockDivider_1|clock_divider\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|LessThan1~0_combout\,
	datab => \ClockDivider_1|clock_divider\(5),
	datac => \ClockDivider_1|clock_divider\(4),
	datad => \ClockDivider_1|clock_divider\(6),
	combout => \ClockDivider_1|LessThan1~1_combout\);

-- Location: LCCOMB_X59_Y52_N8
\ClockDivider_1|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~2_combout\ = (\ClockDivider_1|clock_divider\(9)) # ((\ClockDivider_1|clock_divider\(7) & (\ClockDivider_1|clock_divider\(8) & \ClockDivider_1|LessThan1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(7),
	datab => \ClockDivider_1|clock_divider\(8),
	datac => \ClockDivider_1|LessThan1~1_combout\,
	datad => \ClockDivider_1|clock_divider\(9),
	combout => \ClockDivider_1|LessThan1~2_combout\);

-- Location: LCCOMB_X59_Y52_N18
\ClockDivider_1|LessThan1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~3_combout\ = (\ClockDivider_1|clock_divider\(12)) # ((\ClockDivider_1|clock_divider\(11)) # ((\ClockDivider_1|LessThan1~2_combout\ & \ClockDivider_1|clock_divider\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(12),
	datab => \ClockDivider_1|LessThan1~2_combout\,
	datac => \ClockDivider_1|clock_divider\(10),
	datad => \ClockDivider_1|clock_divider\(11),
	combout => \ClockDivider_1|LessThan1~3_combout\);

-- Location: LCCOMB_X59_Y52_N12
\ClockDivider_1|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~4_combout\ = (\ClockDivider_1|clock_divider\(14)) # ((\ClockDivider_1|clock_divider\(16)) # (\ClockDivider_1|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(14),
	datab => \ClockDivider_1|clock_divider\(16),
	datad => \ClockDivider_1|clock_divider\(15),
	combout => \ClockDivider_1|LessThan1~4_combout\);

-- Location: LCCOMB_X59_Y52_N16
\ClockDivider_1|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~5_combout\ = (\ClockDivider_1|clock_divider\(17) & ((\ClockDivider_1|LessThan1~4_combout\) # ((\ClockDivider_1|clock_divider\(13) & \ClockDivider_1|LessThan1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(13),
	datab => \ClockDivider_1|LessThan1~3_combout\,
	datac => \ClockDivider_1|clock_divider\(17),
	datad => \ClockDivider_1|LessThan1~4_combout\,
	combout => \ClockDivider_1|LessThan1~5_combout\);

-- Location: LCCOMB_X59_Y52_N26
\ClockDivider_1|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~6_combout\ = (\ClockDivider_1|clock_divider\(20)) # ((\ClockDivider_1|clock_divider\(19)) # ((\ClockDivider_1|clock_divider\(18) & \ClockDivider_1|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(18),
	datab => \ClockDivider_1|clock_divider\(20),
	datac => \ClockDivider_1|clock_divider\(19),
	datad => \ClockDivider_1|LessThan1~5_combout\,
	combout => \ClockDivider_1|LessThan1~6_combout\);

-- Location: LCCOMB_X58_Y52_N8
\ClockDivider_1|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ClockDivider_1|LessThan1~8_combout\ = (\ClockDivider_1|clock_divider\(22)) # (((\ClockDivider_1|clock_divider\(21) & \ClockDivider_1|LessThan1~6_combout\)) # (!\ClockDivider_1|LessThan1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ClockDivider_1|clock_divider\(21),
	datab => \ClockDivider_1|clock_divider\(22),
	datac => \ClockDivider_1|LessThan1~7_combout\,
	datad => \ClockDivider_1|LessThan1~6_combout\,
	combout => \ClockDivider_1|LessThan1~8_combout\);

-- Location: FF_X58_Y52_N9
\ClockDivider_1|clk_out_alt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \ClockDivider_1|LessThan1~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ClockDivider_1|clk_out_alt~q\);

-- Location: LCCOMB_X58_Y52_N28
\StateMachine_1|output_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|output_proc~0_combout\ = (!\ClockDivider_1|clk_out_alt~q\ & \StateMachine_1|AlreadyDone~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ClockDivider_1|clk_out_alt~q\,
	datad => \StateMachine_1|AlreadyDone~combout\,
	combout => \StateMachine_1|output_proc~0_combout\);

-- Location: LCCOMB_X58_Y52_N16
\StateMachine_1|AlreadyDone~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|AlreadyDone~0_combout\ = (\StateMachine_1|mode.st_300~q\ & (\StateMachine_1|AlreadyDone~combout\ $ (\ClockDivider_1|clk_out_alt~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|AlreadyDone~combout\,
	datac => \ClockDivider_1|clk_out_alt~q\,
	datad => \StateMachine_1|mode.st_300~q\,
	combout => \StateMachine_1|AlreadyDone~0_combout\);

-- Location: LCCOMB_X58_Y52_N20
\StateMachine_1|AlreadyDone\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|AlreadyDone~combout\ = (\StateMachine_1|AlreadyDone~0_combout\ & ((!\StateMachine_1|output_proc~0_combout\))) # (!\StateMachine_1|AlreadyDone~0_combout\ & (\StateMachine_1|AlreadyDone~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|AlreadyDone~combout\,
	datac => \StateMachine_1|output_proc~0_combout\,
	datad => \StateMachine_1|AlreadyDone~0_combout\,
	combout => \StateMachine_1|AlreadyDone~combout\);

-- Location: LCCOMB_X58_Y52_N22
\StateMachine_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector1~0_combout\ = (\StateMachine_1|mode.st_291~q\) # ((\StateMachine_1|mode.st_300~q\ & (\ClockDivider_1|clk_out_alt~q\ & !\StateMachine_1|AlreadyDone~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_291~q\,
	datab => \StateMachine_1|mode.st_300~q\,
	datac => \ClockDivider_1|clk_out_alt~q\,
	datad => \StateMachine_1|AlreadyDone~combout\,
	combout => \StateMachine_1|Selector1~0_combout\);

-- Location: CLKCTRL_G10
\StateMachine_1|Selector1~0clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \StateMachine_1|Selector1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \StateMachine_1|Selector1~0clkctrl_outclk\);

-- Location: LCCOMB_X52_Y46_N0
\StateMachine_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~0_combout\ = \StateMachine_1|CountValueBuzzer\(0) $ (VCC)
-- \StateMachine_1|Add0~1\ = CARRY(\StateMachine_1|CountValueBuzzer\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(0),
	datad => VCC,
	combout => \StateMachine_1|Add0~0_combout\,
	cout => \StateMachine_1|Add0~1\);

-- Location: LCCOMB_X49_Y46_N30
\StateMachine_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~36_combout\ = (\StateMachine_1|Add0~0_combout\ & \StateMachine_1|mode.st_300~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|Add0~0_combout\,
	datad => \StateMachine_1|mode.st_300~q\,
	combout => \StateMachine_1|Add0~36_combout\);

-- Location: LCCOMB_X52_Y46_N30
\StateMachine_1|CountValueBuzzer[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(0) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~36_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(0),
	datac => \StateMachine_1|Selector1~0clkctrl_outclk\,
	datad => \StateMachine_1|Add0~36_combout\,
	combout => \StateMachine_1|CountValueBuzzer\(0));

-- Location: LCCOMB_X52_Y46_N2
\StateMachine_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~2_combout\ = (\StateMachine_1|CountValueBuzzer\(1) & (\StateMachine_1|Add0~1\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(1) & (!\StateMachine_1|Add0~1\))
-- \StateMachine_1|Add0~3\ = CARRY((!\StateMachine_1|CountValueBuzzer\(1) & !\StateMachine_1|Add0~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(1),
	datad => VCC,
	cin => \StateMachine_1|Add0~1\,
	combout => \StateMachine_1|Add0~2_combout\,
	cout => \StateMachine_1|Add0~3\);

-- Location: LCCOMB_X52_Y46_N26
\StateMachine_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~4_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~2_combout\,
	combout => \StateMachine_1|Add0~4_combout\);

-- Location: LCCOMB_X52_Y46_N28
\StateMachine_1|CountValueBuzzer[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(1) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|Add0~4_combout\)) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|CountValueBuzzer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add0~4_combout\,
	datab => \StateMachine_1|CountValueBuzzer\(1),
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(1));

-- Location: LCCOMB_X52_Y46_N4
\StateMachine_1|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~5_combout\ = (\StateMachine_1|CountValueBuzzer\(2) & ((GND) # (!\StateMachine_1|Add0~3\))) # (!\StateMachine_1|CountValueBuzzer\(2) & (\StateMachine_1|Add0~3\ $ (GND)))
-- \StateMachine_1|Add0~6\ = CARRY((\StateMachine_1|CountValueBuzzer\(2)) # (!\StateMachine_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(2),
	datad => VCC,
	cin => \StateMachine_1|Add0~3\,
	combout => \StateMachine_1|Add0~5_combout\,
	cout => \StateMachine_1|Add0~6\);

-- Location: LCCOMB_X49_Y46_N8
\StateMachine_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~38_combout\ = (\StateMachine_1|Add0~5_combout\) # (!\StateMachine_1|mode.st_300~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|Add0~5_combout\,
	datad => \StateMachine_1|mode.st_300~q\,
	combout => \StateMachine_1|Add0~38_combout\);

-- Location: LCCOMB_X49_Y46_N2
\StateMachine_1|CountValueBuzzer[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(2) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~38_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(2),
	datac => \StateMachine_1|Add0~38_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(2));

-- Location: LCCOMB_X52_Y46_N6
\StateMachine_1|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~7_combout\ = (\StateMachine_1|CountValueBuzzer\(3) & (\StateMachine_1|Add0~6\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(3) & (!\StateMachine_1|Add0~6\))
-- \StateMachine_1|Add0~8\ = CARRY((!\StateMachine_1|CountValueBuzzer\(3) & !\StateMachine_1|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(3),
	datad => VCC,
	cin => \StateMachine_1|Add0~6\,
	combout => \StateMachine_1|Add0~7_combout\,
	cout => \StateMachine_1|Add0~8\);

-- Location: LCCOMB_X50_Y46_N22
\StateMachine_1|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~37_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~7_combout\,
	combout => \StateMachine_1|Add0~37_combout\);

-- Location: LCCOMB_X50_Y46_N24
\StateMachine_1|CountValueBuzzer[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(3) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~37_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(3),
	datac => \StateMachine_1|Add0~37_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(3));

-- Location: LCCOMB_X50_Y46_N12
\StateMachine_1|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~2_combout\ = (!\StateMachine_1|CountValueBuzzer\(3) & \StateMachine_1|CountValueBuzzer\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(3),
	datad => \StateMachine_1|CountValueBuzzer\(2),
	combout => \StateMachine_1|Selector3~2_combout\);

-- Location: LCCOMB_X52_Y46_N8
\StateMachine_1|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~9_combout\ = (\StateMachine_1|CountValueBuzzer\(4) & ((GND) # (!\StateMachine_1|Add0~8\))) # (!\StateMachine_1|CountValueBuzzer\(4) & (\StateMachine_1|Add0~8\ $ (GND)))
-- \StateMachine_1|Add0~10\ = CARRY((\StateMachine_1|CountValueBuzzer\(4)) # (!\StateMachine_1|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(4),
	datad => VCC,
	cin => \StateMachine_1|Add0~8\,
	combout => \StateMachine_1|Add0~9_combout\,
	cout => \StateMachine_1|Add0~10\);

-- Location: LCCOMB_X53_Y46_N10
\StateMachine_1|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~11_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~9_combout\,
	combout => \StateMachine_1|Add0~11_combout\);

-- Location: LCCOMB_X53_Y46_N22
\StateMachine_1|CountValueBuzzer[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(4) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|Add0~11_combout\)) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|CountValueBuzzer\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Add0~11_combout\,
	datac => \StateMachine_1|CountValueBuzzer\(4),
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(4));

-- Location: LCCOMB_X52_Y46_N10
\StateMachine_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~12_combout\ = (\StateMachine_1|CountValueBuzzer\(5) & (\StateMachine_1|Add0~10\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(5) & (!\StateMachine_1|Add0~10\))
-- \StateMachine_1|Add0~13\ = CARRY((!\StateMachine_1|CountValueBuzzer\(5) & !\StateMachine_1|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(5),
	datad => VCC,
	cin => \StateMachine_1|Add0~10\,
	combout => \StateMachine_1|Add0~12_combout\,
	cout => \StateMachine_1|Add0~13\);

-- Location: LCCOMB_X50_Y46_N26
\StateMachine_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~34_combout\ = (\StateMachine_1|Add0~12_combout\) # (!\StateMachine_1|mode.st_300~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~12_combout\,
	combout => \StateMachine_1|Add0~34_combout\);

-- Location: LCCOMB_X50_Y46_N10
\StateMachine_1|CountValueBuzzer[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(5) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~34_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(5),
	datac => \StateMachine_1|Add0~34_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(5));

-- Location: LCCOMB_X52_Y46_N12
\StateMachine_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~14_combout\ = (\StateMachine_1|CountValueBuzzer\(6) & ((GND) # (!\StateMachine_1|Add0~13\))) # (!\StateMachine_1|CountValueBuzzer\(6) & (\StateMachine_1|Add0~13\ $ (GND)))
-- \StateMachine_1|Add0~15\ = CARRY((\StateMachine_1|CountValueBuzzer\(6)) # (!\StateMachine_1|Add0~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(6),
	datad => VCC,
	cin => \StateMachine_1|Add0~13\,
	combout => \StateMachine_1|Add0~14_combout\,
	cout => \StateMachine_1|Add0~15\);

-- Location: LCCOMB_X50_Y46_N20
\StateMachine_1|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~35_combout\ = (\StateMachine_1|Add0~14_combout\) # (!\StateMachine_1|mode.st_300~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~14_combout\,
	combout => \StateMachine_1|Add0~35_combout\);

-- Location: LCCOMB_X50_Y46_N30
\StateMachine_1|CountValueBuzzer[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(6) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~35_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(6),
	datac => \StateMachine_1|Selector1~0clkctrl_outclk\,
	datad => \StateMachine_1|Add0~35_combout\,
	combout => \StateMachine_1|CountValueBuzzer\(6));

-- Location: LCCOMB_X52_Y46_N14
\StateMachine_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~16_combout\ = (\StateMachine_1|CountValueBuzzer\(7) & (\StateMachine_1|Add0~15\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(7) & (!\StateMachine_1|Add0~15\))
-- \StateMachine_1|Add0~17\ = CARRY((!\StateMachine_1|CountValueBuzzer\(7) & !\StateMachine_1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(7),
	datad => VCC,
	cin => \StateMachine_1|Add0~15\,
	combout => \StateMachine_1|Add0~16_combout\,
	cout => \StateMachine_1|Add0~17\);

-- Location: LCCOMB_X53_Y46_N28
\StateMachine_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~18_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~16_combout\,
	combout => \StateMachine_1|Add0~18_combout\);

-- Location: LCCOMB_X53_Y46_N30
\StateMachine_1|CountValueBuzzer[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(7) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~18_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(7),
	datac => \StateMachine_1|Selector1~0clkctrl_outclk\,
	datad => \StateMachine_1|Add0~18_combout\,
	combout => \StateMachine_1|CountValueBuzzer\(7));

-- Location: LCCOMB_X52_Y46_N16
\StateMachine_1|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~19_combout\ = (\StateMachine_1|CountValueBuzzer\(8) & ((GND) # (!\StateMachine_1|Add0~17\))) # (!\StateMachine_1|CountValueBuzzer\(8) & (\StateMachine_1|Add0~17\ $ (GND)))
-- \StateMachine_1|Add0~20\ = CARRY((\StateMachine_1|CountValueBuzzer\(8)) # (!\StateMachine_1|Add0~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(8),
	datad => VCC,
	cin => \StateMachine_1|Add0~17\,
	combout => \StateMachine_1|Add0~19_combout\,
	cout => \StateMachine_1|Add0~20\);

-- Location: LCCOMB_X53_Y46_N14
\StateMachine_1|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~21_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_300~q\,
	datac => \StateMachine_1|Add0~19_combout\,
	combout => \StateMachine_1|Add0~21_combout\);

-- Location: LCCOMB_X53_Y46_N2
\StateMachine_1|CountValueBuzzer[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(8) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~21_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(8),
	datac => \StateMachine_1|Add0~21_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(8));

-- Location: LCCOMB_X52_Y46_N18
\StateMachine_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~22_combout\ = (\StateMachine_1|CountValueBuzzer\(9) & (\StateMachine_1|Add0~20\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(9) & (!\StateMachine_1|Add0~20\))
-- \StateMachine_1|Add0~23\ = CARRY((!\StateMachine_1|CountValueBuzzer\(9) & !\StateMachine_1|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(9),
	datad => VCC,
	cin => \StateMachine_1|Add0~20\,
	combout => \StateMachine_1|Add0~22_combout\,
	cout => \StateMachine_1|Add0~23\);

-- Location: LCCOMB_X53_Y46_N4
\StateMachine_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~24_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~22_combout\,
	combout => \StateMachine_1|Add0~24_combout\);

-- Location: LCCOMB_X53_Y46_N12
\StateMachine_1|CountValueBuzzer[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(9) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~24_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(9),
	datac => \StateMachine_1|Add0~24_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(9));

-- Location: LCCOMB_X52_Y46_N20
\StateMachine_1|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~25_combout\ = (\StateMachine_1|CountValueBuzzer\(10) & ((GND) # (!\StateMachine_1|Add0~23\))) # (!\StateMachine_1|CountValueBuzzer\(10) & (\StateMachine_1|Add0~23\ $ (GND)))
-- \StateMachine_1|Add0~26\ = CARRY((\StateMachine_1|CountValueBuzzer\(10)) # (!\StateMachine_1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(10),
	datad => VCC,
	cin => \StateMachine_1|Add0~23\,
	combout => \StateMachine_1|Add0~25_combout\,
	cout => \StateMachine_1|Add0~26\);

-- Location: LCCOMB_X53_Y46_N8
\StateMachine_1|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~27_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~25_combout\,
	combout => \StateMachine_1|Add0~27_combout\);

-- Location: LCCOMB_X53_Y46_N18
\StateMachine_1|CountValueBuzzer[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(10) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~27_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(10),
	datac => \StateMachine_1|Add0~27_combout\,
	datad => \StateMachine_1|Selector1~0clkctrl_outclk\,
	combout => \StateMachine_1|CountValueBuzzer\(10));

-- Location: LCCOMB_X52_Y46_N22
\StateMachine_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~28_combout\ = (\StateMachine_1|CountValueBuzzer\(11) & (\StateMachine_1|Add0~26\ & VCC)) # (!\StateMachine_1|CountValueBuzzer\(11) & (!\StateMachine_1|Add0~26\))
-- \StateMachine_1|Add0~29\ = CARRY((!\StateMachine_1|CountValueBuzzer\(11) & !\StateMachine_1|Add0~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(11),
	datad => VCC,
	cin => \StateMachine_1|Add0~26\,
	combout => \StateMachine_1|Add0~28_combout\,
	cout => \StateMachine_1|Add0~29\);

-- Location: LCCOMB_X53_Y46_N0
\StateMachine_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~30_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~28_combout\,
	combout => \StateMachine_1|Add0~30_combout\);

-- Location: LCCOMB_X53_Y46_N16
\StateMachine_1|CountValueBuzzer[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(11) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~30_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(11),
	datac => \StateMachine_1|Selector1~0clkctrl_outclk\,
	datad => \StateMachine_1|Add0~30_combout\,
	combout => \StateMachine_1|CountValueBuzzer\(11));

-- Location: LCCOMB_X52_Y46_N24
\StateMachine_1|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~31_combout\ = \StateMachine_1|CountValueBuzzer\(12) $ (\StateMachine_1|Add0~29\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(12),
	cin => \StateMachine_1|Add0~29\,
	combout => \StateMachine_1|Add0~31_combout\);

-- Location: LCCOMB_X53_Y46_N24
\StateMachine_1|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Add0~33_combout\ = (\StateMachine_1|mode.st_300~q\ & \StateMachine_1|Add0~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Add0~31_combout\,
	combout => \StateMachine_1|Add0~33_combout\);

-- Location: LCCOMB_X53_Y46_N20
\StateMachine_1|CountValueBuzzer[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|CountValueBuzzer\(12) = (GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & ((\StateMachine_1|Add0~33_combout\))) # (!GLOBAL(\StateMachine_1|Selector1~0clkctrl_outclk\) & (\StateMachine_1|CountValueBuzzer\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(12),
	datac => \StateMachine_1|Selector1~0clkctrl_outclk\,
	datad => \StateMachine_1|Add0~33_combout\,
	combout => \StateMachine_1|CountValueBuzzer\(12));

-- Location: LCCOMB_X50_Y46_N14
\StateMachine_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Equal0~1_combout\ = (!\StateMachine_1|CountValueBuzzer\(12) & (!\StateMachine_1|CountValueBuzzer\(9) & (!\StateMachine_1|CountValueBuzzer\(10) & !\StateMachine_1|CountValueBuzzer\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(12),
	datab => \StateMachine_1|CountValueBuzzer\(9),
	datac => \StateMachine_1|CountValueBuzzer\(10),
	datad => \StateMachine_1|CountValueBuzzer\(11),
	combout => \StateMachine_1|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y46_N8
\StateMachine_1|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~1_combout\ = (\StateMachine_1|CountValueBuzzer\(5) & (\StateMachine_1|mode.st_291~q\ & (\StateMachine_1|CountValueBuzzer\(6) & !\StateMachine_1|CountValueBuzzer\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(5),
	datab => \StateMachine_1|mode.st_291~q\,
	datac => \StateMachine_1|CountValueBuzzer\(6),
	datad => \StateMachine_1|CountValueBuzzer\(0),
	combout => \StateMachine_1|Selector3~1_combout\);

-- Location: LCCOMB_X53_Y46_N26
\StateMachine_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Equal0~0_combout\ = (!\StateMachine_1|CountValueBuzzer\(7) & (!\StateMachine_1|CountValueBuzzer\(8) & (!\StateMachine_1|CountValueBuzzer\(4) & !\StateMachine_1|CountValueBuzzer\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(7),
	datab => \StateMachine_1|CountValueBuzzer\(8),
	datac => \StateMachine_1|CountValueBuzzer\(4),
	datad => \StateMachine_1|CountValueBuzzer\(1),
	combout => \StateMachine_1|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y46_N0
\StateMachine_1|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~3_combout\ = (\StateMachine_1|Selector3~2_combout\ & (\StateMachine_1|Equal0~1_combout\ & (\StateMachine_1|Selector3~1_combout\ & \StateMachine_1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector3~2_combout\,
	datab => \StateMachine_1|Equal0~1_combout\,
	datac => \StateMachine_1|Selector3~1_combout\,
	datad => \StateMachine_1|Equal0~0_combout\,
	combout => \StateMachine_1|Selector3~3_combout\);

-- Location: LCCOMB_X50_Y46_N28
\StateMachine_1|Selector3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~8_combout\ = (\StateMachine_1|Selector3~6_combout\) # (((\StateMachine_1|Selector3~7_combout\) # (\StateMachine_1|Selector3~3_combout\)) # (!\StateMachine_1|mode.st_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector3~6_combout\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|Selector3~7_combout\,
	datad => \StateMachine_1|Selector3~3_combout\,
	combout => \StateMachine_1|Selector3~8_combout\);

-- Location: LCCOMB_X53_Y46_N6
\StateMachine_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector9~0_combout\ = (!\StateMachine_1|Selector3~10_combout\ & ((\StateMachine_1|Selector3~8_combout\ & (\StateMachine_1|Selector3~3_combout\)) # (!\StateMachine_1|Selector3~8_combout\ & ((\StateMachine_1|mode.st_300~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector3~8_combout\,
	datab => \StateMachine_1|Selector3~3_combout\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector9~0_combout\);

-- Location: FF_X53_Y46_N7
\StateMachine_1|mode.st_300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \StateMachine_1|Selector9~0_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_300~q\);

-- Location: LCCOMB_X50_Y46_N4
\StateMachine_1|Selector3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~9_combout\ = (!\StateMachine_1|CountValueBuzzer\(5) & (!\StateMachine_1|CountValueBuzzer\(6) & !\StateMachine_1|CountValueBuzzer\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|CountValueBuzzer\(5),
	datac => \StateMachine_1|CountValueBuzzer\(6),
	datad => \StateMachine_1|CountValueBuzzer\(2),
	combout => \StateMachine_1|Selector3~9_combout\);

-- Location: LCCOMB_X50_Y46_N16
\StateMachine_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Equal0~2_combout\ = (!\StateMachine_1|CountValueBuzzer\(3) & (\StateMachine_1|Equal0~1_combout\ & \StateMachine_1|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|CountValueBuzzer\(3),
	datac => \StateMachine_1|Equal0~1_combout\,
	datad => \StateMachine_1|Equal0~0_combout\,
	combout => \StateMachine_1|Equal0~2_combout\);

-- Location: LCCOMB_X50_Y46_N2
\StateMachine_1|Selector3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~10_combout\ = (\StateMachine_1|mode.st_300~q\ & ((\FallingEdge_Start|Falling_o~0_combout\) # ((\StateMachine_1|Selector3~9_combout\ & \StateMachine_1|Equal0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_300~q\,
	datab => \StateMachine_1|Selector3~9_combout\,
	datac => \FallingEdge_Start|Falling_o~0_combout\,
	datad => \StateMachine_1|Equal0~2_combout\,
	combout => \StateMachine_1|Selector3~10_combout\);

-- Location: LCCOMB_X49_Y46_N18
\StateMachine_1|Selector3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector3~11_combout\ = ((\StateMachine_1|Selector3~10_combout\) # ((\FallingEdge_Start|Falling_o~0_combout\ & !\Counter_1|CountBlockTelemet_o~q\))) # (!\StateMachine_1|Selector3~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|Falling_o~0_combout\,
	datab => \StateMachine_1|Selector3~5_combout\,
	datac => \Counter_1|CountBlockTelemet_o~q\,
	datad => \StateMachine_1|Selector3~10_combout\,
	combout => \StateMachine_1|Selector3~11_combout\);

-- Location: FF_X49_Y46_N19
\StateMachine_1|mode.st_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector3~11_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_reset~q\);

-- Location: LCCOMB_X49_Y46_N28
\StateMachine_1|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector4~3_combout\ = ((!\FallingEdge_Start|Falling_o~0_combout\ & ((\StateMachine_1|mode.st_390~q\) # (\StateMachine_1|mode.st_290~q\)))) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|Falling_o~0_combout\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|mode.st_390~q\,
	datad => \StateMachine_1|mode.st_290~q\,
	combout => \StateMachine_1|Selector4~3_combout\);

-- Location: LCCOMB_X49_Y46_N22
\StateMachine_1|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector4~2_combout\ = (\StateMachine_1|mode.st_200~q\ & (!\Counter_1|CountBlockTelemet_o~q\)) # (!\StateMachine_1|mode.st_200~q\ & ((\Counter_1|CountBlockTelemet_o~q\) # ((\BtnStart~input_o\) # (!\FallingEdge_Start|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \Counter_1|CountBlockTelemet_o~q\,
	datac => \BtnStart~input_o\,
	datad => \FallingEdge_Start|SavedValue~q\,
	combout => \StateMachine_1|Selector4~2_combout\);

-- Location: LCCOMB_X49_Y46_N26
\StateMachine_1|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector4~5_combout\ = (\StateMachine_1|Selector4~2_combout\ & (\StateMachine_1|mode.st_100~q\ & ((\BtnClear~input_o\) # (!\FallingEdge_Clear|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector4~2_combout\,
	datab => \BtnClear~input_o\,
	datac => \FallingEdge_Clear|SavedValue~q\,
	datad => \StateMachine_1|mode.st_100~q\,
	combout => \StateMachine_1|Selector4~5_combout\);

-- Location: LCCOMB_X49_Y46_N0
\StateMachine_1|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector4~4_combout\ = (\StateMachine_1|Selector4~3_combout\ & (((\FallingEdge_Start|Falling_o~0_combout\)) # (!\StateMachine_1|mode.st_190~q\))) # (!\StateMachine_1|Selector4~3_combout\ & (\StateMachine_1|Selector4~5_combout\ & 
-- ((\FallingEdge_Start|Falling_o~0_combout\) # (!\StateMachine_1|mode.st_190~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|Selector4~3_combout\,
	datab => \StateMachine_1|mode.st_190~q\,
	datac => \StateMachine_1|Selector4~5_combout\,
	datad => \FallingEdge_Start|Falling_o~0_combout\,
	combout => \StateMachine_1|Selector4~4_combout\);

-- Location: FF_X49_Y46_N1
\StateMachine_1|mode.st_100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector4~4_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_100~q\);

-- Location: LCCOMB_X58_Y48_N22
\Counter_1|CountValueSaved~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~13_combout\ = (\Counter_1|CountValue\(0) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(0),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~13_combout\);

-- Location: LCCOMB_X53_Y47_N14
\Counter_1|CountValueSaved[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved[12]~1_combout\ = (\StateMachine_1|mode.st_190~q\) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \StateMachine_1|mode.st_190~q\,
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved[12]~1_combout\);

-- Location: FF_X58_Y48_N23
\Counter_1|CountValueSaved[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~13_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(0));

-- Location: LCCOMB_X59_Y48_N2
\Counter_1|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~1_combout\ = \Counter_1|CountValue\(0) $ (VCC)
-- \Counter_1|Add0~2\ = CARRY(\Counter_1|CountValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(0),
	datad => VCC,
	combout => \Counter_1|Add0~1_combout\,
	cout => \Counter_1|Add0~2\);

-- Location: LCCOMB_X58_Y48_N2
\Counter_1|Add0~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~50_combout\ = (\StateMachine_1|mode.st_200~q\ & (((\Counter_1|Add0~1_combout\)))) # (!\StateMachine_1|mode.st_200~q\ & (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(0),
	datad => \Counter_1|Add0~1_combout\,
	combout => \Counter_1|Add0~50_combout\);

-- Location: IOIBUF_X115_Y35_N22
\BtnMin~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnMin,
	o => \BtnMin~input_o\);

-- Location: LCCOMB_X53_Y45_N6
\Counter_1|ClockDivider_1|clock_divider[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[0]~27_combout\ = \Counter_1|ClockDivider_1|clock_divider\(0) $ (VCC)
-- \Counter_1|ClockDivider_1|clock_divider[0]~28\ = CARRY(\Counter_1|ClockDivider_1|clock_divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(0),
	datad => VCC,
	combout => \Counter_1|ClockDivider_1|clock_divider[0]~27_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[0]~28\);

-- Location: IOIBUF_X115_Y42_N15
\BtnSec~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BtnSec,
	o => \BtnSec~input_o\);

-- Location: LCCOMB_X53_Y44_N12
\Counter_1|ClockDivider_1|clock_divider[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[19]~65_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(19) & (!\Counter_1|ClockDivider_1|clock_divider[18]~64\)) # (!\Counter_1|ClockDivider_1|clock_divider\(19) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[18]~64\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[19]~66\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[18]~64\) # (!\Counter_1|ClockDivider_1|clock_divider\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(19),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[18]~64\,
	combout => \Counter_1|ClockDivider_1|clock_divider[19]~65_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[19]~66\);

-- Location: LCCOMB_X53_Y44_N14
\Counter_1|ClockDivider_1|clock_divider[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[20]~67_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(20) & (\Counter_1|ClockDivider_1|clock_divider[19]~66\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(20) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[19]~66\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[20]~68\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(20) & !\Counter_1|ClockDivider_1|clock_divider[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(20),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[19]~66\,
	combout => \Counter_1|ClockDivider_1|clock_divider[20]~67_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[20]~68\);

-- Location: FF_X53_Y44_N15
\Counter_1|ClockDivider_1|clock_divider[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[20]~67_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(20));

-- Location: LCCOMB_X53_Y44_N16
\Counter_1|ClockDivider_1|clock_divider[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[21]~69_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(21) & (!\Counter_1|ClockDivider_1|clock_divider[20]~68\)) # (!\Counter_1|ClockDivider_1|clock_divider\(21) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[20]~68\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[21]~70\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[20]~68\) # (!\Counter_1|ClockDivider_1|clock_divider\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(21),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[20]~68\,
	combout => \Counter_1|ClockDivider_1|clock_divider[21]~69_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[21]~70\);

-- Location: FF_X53_Y44_N17
\Counter_1|ClockDivider_1|clock_divider[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[21]~69_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(21));

-- Location: LCCOMB_X53_Y44_N18
\Counter_1|ClockDivider_1|clock_divider[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[22]~71_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(22) & (\Counter_1|ClockDivider_1|clock_divider[21]~70\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(22) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[21]~70\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[22]~72\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(22) & !\Counter_1|ClockDivider_1|clock_divider[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(22),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[21]~70\,
	combout => \Counter_1|ClockDivider_1|clock_divider[22]~71_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[22]~72\);

-- Location: FF_X53_Y44_N19
\Counter_1|ClockDivider_1|clock_divider[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[22]~71_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(22));

-- Location: LCCOMB_X53_Y44_N20
\Counter_1|ClockDivider_1|clock_divider[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[23]~73_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(23) & (!\Counter_1|ClockDivider_1|clock_divider[22]~72\)) # (!\Counter_1|ClockDivider_1|clock_divider\(23) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[22]~72\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[23]~74\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[22]~72\) # (!\Counter_1|ClockDivider_1|clock_divider\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(23),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[22]~72\,
	combout => \Counter_1|ClockDivider_1|clock_divider[23]~73_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[23]~74\);

-- Location: FF_X53_Y44_N21
\Counter_1|ClockDivider_1|clock_divider[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[23]~73_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(23));

-- Location: LCCOMB_X53_Y45_N0
\Counter_1|ClockDivider_1|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~5_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(12) & (\Counter_1|ClockDivider_1|clock_divider\(13) & (\Counter_1|ClockDivider_1|clock_divider\(10) & \Counter_1|ClockDivider_1|clock_divider\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(12),
	datab => \Counter_1|ClockDivider_1|clock_divider\(13),
	datac => \Counter_1|ClockDivider_1|clock_divider\(10),
	datad => \Counter_1|ClockDivider_1|clock_divider\(11),
	combout => \Counter_1|ClockDivider_1|Equal0~5_combout\);

-- Location: LCCOMB_X53_Y45_N2
\Counter_1|ClockDivider_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~4_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(9) & (!\Counter_1|ClockDivider_1|clock_divider\(7) & (!\Counter_1|ClockDivider_1|clock_divider\(8) & !\Counter_1|ClockDivider_1|clock_divider\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(9),
	datab => \Counter_1|ClockDivider_1|clock_divider\(7),
	datac => \Counter_1|ClockDivider_1|clock_divider\(8),
	datad => \Counter_1|ClockDivider_1|clock_divider\(6),
	combout => \Counter_1|ClockDivider_1|Equal0~4_combout\);

-- Location: LCCOMB_X52_Y45_N24
\Counter_1|ClockDivider_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~0_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(3) & (!\Counter_1|ClockDivider_1|clock_divider\(1) & (!\Counter_1|ClockDivider_1|clock_divider\(2) & !\Counter_1|ClockDivider_1|clock_divider\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(3),
	datab => \Counter_1|ClockDivider_1|clock_divider\(1),
	datac => \Counter_1|ClockDivider_1|clock_divider\(2),
	datad => \Counter_1|ClockDivider_1|clock_divider\(0),
	combout => \Counter_1|ClockDivider_1|Equal0~0_combout\);

-- Location: LCCOMB_X53_Y45_N4
\Counter_1|ClockDivider_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~1_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(4) & \Counter_1|ClockDivider_1|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|ClockDivider_1|clock_divider\(4),
	datad => \Counter_1|ClockDivider_1|Equal0~0_combout\,
	combout => \Counter_1|ClockDivider_1|Equal0~1_combout\);

-- Location: LCCOMB_X54_Y44_N28
\Counter_1|ClockDivider_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|LessThan0~0_combout\ = (\Counter_1|ClockDivider_1|Equal0~5_combout\ & (((\Counter_1|ClockDivider_1|clock_divider\(5) & !\Counter_1|ClockDivider_1|Equal0~1_combout\)) # (!\Counter_1|ClockDivider_1|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|Equal0~5_combout\,
	datab => \Counter_1|ClockDivider_1|clock_divider\(5),
	datac => \Counter_1|ClockDivider_1|Equal0~4_combout\,
	datad => \Counter_1|ClockDivider_1|Equal0~1_combout\,
	combout => \Counter_1|ClockDivider_1|LessThan0~0_combout\);

-- Location: LCCOMB_X54_Y44_N22
\Counter_1|ClockDivider_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|LessThan0~1_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(16)) # ((\Counter_1|ClockDivider_1|clock_divider\(15) & ((\Counter_1|ClockDivider_1|clock_divider\(14)) # (\Counter_1|ClockDivider_1|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(14),
	datab => \Counter_1|ClockDivider_1|clock_divider\(16),
	datac => \Counter_1|ClockDivider_1|clock_divider\(15),
	datad => \Counter_1|ClockDivider_1|LessThan0~0_combout\,
	combout => \Counter_1|ClockDivider_1|LessThan0~1_combout\);

-- Location: LCCOMB_X54_Y44_N4
\Counter_1|ClockDivider_1|divide_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|divide_proc~0_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(23) & ((\Counter_1|ClockDivider_1|clock_divider\(22)) # ((\Counter_1|ClockDivider_1|Equal0~3_combout\ & \Counter_1|ClockDivider_1|LessThan0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|Equal0~3_combout\,
	datab => \Counter_1|ClockDivider_1|clock_divider\(23),
	datac => \Counter_1|ClockDivider_1|LessThan0~1_combout\,
	datad => \Counter_1|ClockDivider_1|clock_divider\(22),
	combout => \Counter_1|ClockDivider_1|divide_proc~0_combout\);

-- Location: LCCOMB_X53_Y44_N22
\Counter_1|ClockDivider_1|clock_divider[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[24]~75_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(24) & (\Counter_1|ClockDivider_1|clock_divider[23]~74\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(24) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[23]~74\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[24]~76\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(24) & !\Counter_1|ClockDivider_1|clock_divider[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(24),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[23]~74\,
	combout => \Counter_1|ClockDivider_1|clock_divider[24]~75_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[24]~76\);

-- Location: FF_X53_Y44_N23
\Counter_1|ClockDivider_1|clock_divider[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[24]~75_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(24));

-- Location: LCCOMB_X53_Y44_N24
\Counter_1|ClockDivider_1|clock_divider[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[25]~77_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(25) & (!\Counter_1|ClockDivider_1|clock_divider[24]~76\)) # (!\Counter_1|ClockDivider_1|clock_divider\(25) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[24]~76\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[25]~78\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[24]~76\) # (!\Counter_1|ClockDivider_1|clock_divider\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(25),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[24]~76\,
	combout => \Counter_1|ClockDivider_1|clock_divider[25]~77_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[25]~78\);

-- Location: FF_X53_Y44_N25
\Counter_1|ClockDivider_1|clock_divider[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[25]~77_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(25));

-- Location: LCCOMB_X53_Y44_N26
\Counter_1|ClockDivider_1|clock_divider[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[26]~79_combout\ = \Counter_1|ClockDivider_1|clock_divider\(26) $ (!\Counter_1|ClockDivider_1|clock_divider[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(26),
	cin => \Counter_1|ClockDivider_1|clock_divider[25]~78\,
	combout => \Counter_1|ClockDivider_1|clock_divider[26]~79_combout\);

-- Location: FF_X53_Y44_N27
\Counter_1|ClockDivider_1|clock_divider[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[26]~79_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(26));

-- Location: LCCOMB_X54_Y44_N10
\Counter_1|ClockDivider_1|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~10_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(26) & (!\Counter_1|ClockDivider_1|clock_divider\(25) & !\Counter_1|ClockDivider_1|clock_divider\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(26),
	datac => \Counter_1|ClockDivider_1|clock_divider\(25),
	datad => \Counter_1|ClockDivider_1|clock_divider\(24),
	combout => \Counter_1|ClockDivider_1|Equal0~10_combout\);

-- Location: LCCOMB_X54_Y44_N0
\Counter_1|ClockDivider_1|divide_proc~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|divide_proc~1_combout\ = (\Counter_1|ClockDivider_1|divide_proc~0_combout\) # (((\BtnSec~input_o\ & \BtnMin~input_o\)) # (!\Counter_1|ClockDivider_1|Equal0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnSec~input_o\,
	datab => \Counter_1|ClockDivider_1|divide_proc~0_combout\,
	datac => \BtnMin~input_o\,
	datad => \Counter_1|ClockDivider_1|Equal0~10_combout\,
	combout => \Counter_1|ClockDivider_1|divide_proc~1_combout\);

-- Location: FF_X53_Y45_N7
\Counter_1|ClockDivider_1|clock_divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[0]~27_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(0));

-- Location: LCCOMB_X53_Y45_N8
\Counter_1|ClockDivider_1|clock_divider[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[1]~29_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(1) & (!\Counter_1|ClockDivider_1|clock_divider[0]~28\)) # (!\Counter_1|ClockDivider_1|clock_divider\(1) & ((\Counter_1|ClockDivider_1|clock_divider[0]~28\) 
-- # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[1]~30\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[0]~28\) # (!\Counter_1|ClockDivider_1|clock_divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(1),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[0]~28\,
	combout => \Counter_1|ClockDivider_1|clock_divider[1]~29_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[1]~30\);

-- Location: FF_X53_Y45_N9
\Counter_1|ClockDivider_1|clock_divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[1]~29_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(1));

-- Location: LCCOMB_X53_Y45_N10
\Counter_1|ClockDivider_1|clock_divider[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[2]~31_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(2) & (\Counter_1|ClockDivider_1|clock_divider[1]~30\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(2) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[1]~30\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[2]~32\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(2) & !\Counter_1|ClockDivider_1|clock_divider[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(2),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[1]~30\,
	combout => \Counter_1|ClockDivider_1|clock_divider[2]~31_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[2]~32\);

-- Location: FF_X53_Y45_N11
\Counter_1|ClockDivider_1|clock_divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[2]~31_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(2));

-- Location: LCCOMB_X53_Y45_N12
\Counter_1|ClockDivider_1|clock_divider[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[3]~33_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(3) & (!\Counter_1|ClockDivider_1|clock_divider[2]~32\)) # (!\Counter_1|ClockDivider_1|clock_divider\(3) & ((\Counter_1|ClockDivider_1|clock_divider[2]~32\) 
-- # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[3]~34\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[2]~32\) # (!\Counter_1|ClockDivider_1|clock_divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(3),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[2]~32\,
	combout => \Counter_1|ClockDivider_1|clock_divider[3]~33_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[3]~34\);

-- Location: FF_X53_Y45_N13
\Counter_1|ClockDivider_1|clock_divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[3]~33_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(3));

-- Location: LCCOMB_X53_Y45_N14
\Counter_1|ClockDivider_1|clock_divider[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[4]~35_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(4) & (\Counter_1|ClockDivider_1|clock_divider[3]~34\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(4) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[3]~34\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[4]~36\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(4) & !\Counter_1|ClockDivider_1|clock_divider[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(4),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[3]~34\,
	combout => \Counter_1|ClockDivider_1|clock_divider[4]~35_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[4]~36\);

-- Location: FF_X53_Y45_N15
\Counter_1|ClockDivider_1|clock_divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[4]~35_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(4));

-- Location: LCCOMB_X53_Y45_N16
\Counter_1|ClockDivider_1|clock_divider[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[5]~37_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(5) & (!\Counter_1|ClockDivider_1|clock_divider[4]~36\)) # (!\Counter_1|ClockDivider_1|clock_divider\(5) & ((\Counter_1|ClockDivider_1|clock_divider[4]~36\) 
-- # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[5]~38\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[4]~36\) # (!\Counter_1|ClockDivider_1|clock_divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(5),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[4]~36\,
	combout => \Counter_1|ClockDivider_1|clock_divider[5]~37_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[5]~38\);

-- Location: FF_X53_Y45_N17
\Counter_1|ClockDivider_1|clock_divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[5]~37_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(5));

-- Location: LCCOMB_X53_Y45_N18
\Counter_1|ClockDivider_1|clock_divider[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[6]~39_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(6) & (\Counter_1|ClockDivider_1|clock_divider[5]~38\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(6) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[5]~38\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[6]~40\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(6) & !\Counter_1|ClockDivider_1|clock_divider[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(6),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[5]~38\,
	combout => \Counter_1|ClockDivider_1|clock_divider[6]~39_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[6]~40\);

-- Location: FF_X53_Y45_N19
\Counter_1|ClockDivider_1|clock_divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[6]~39_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(6));

-- Location: LCCOMB_X53_Y45_N20
\Counter_1|ClockDivider_1|clock_divider[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[7]~41_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(7) & (!\Counter_1|ClockDivider_1|clock_divider[6]~40\)) # (!\Counter_1|ClockDivider_1|clock_divider\(7) & ((\Counter_1|ClockDivider_1|clock_divider[6]~40\) 
-- # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[7]~42\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[6]~40\) # (!\Counter_1|ClockDivider_1|clock_divider\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(7),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[6]~40\,
	combout => \Counter_1|ClockDivider_1|clock_divider[7]~41_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[7]~42\);

-- Location: FF_X53_Y45_N21
\Counter_1|ClockDivider_1|clock_divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[7]~41_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(7));

-- Location: LCCOMB_X53_Y45_N22
\Counter_1|ClockDivider_1|clock_divider[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[8]~43_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(8) & (\Counter_1|ClockDivider_1|clock_divider[7]~42\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(8) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[7]~42\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[8]~44\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(8) & !\Counter_1|ClockDivider_1|clock_divider[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(8),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[7]~42\,
	combout => \Counter_1|ClockDivider_1|clock_divider[8]~43_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[8]~44\);

-- Location: FF_X53_Y45_N23
\Counter_1|ClockDivider_1|clock_divider[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[8]~43_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(8));

-- Location: LCCOMB_X53_Y45_N24
\Counter_1|ClockDivider_1|clock_divider[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[9]~45_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(9) & (!\Counter_1|ClockDivider_1|clock_divider[8]~44\)) # (!\Counter_1|ClockDivider_1|clock_divider\(9) & ((\Counter_1|ClockDivider_1|clock_divider[8]~44\) 
-- # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[9]~46\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[8]~44\) # (!\Counter_1|ClockDivider_1|clock_divider\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(9),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[8]~44\,
	combout => \Counter_1|ClockDivider_1|clock_divider[9]~45_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[9]~46\);

-- Location: FF_X53_Y45_N25
\Counter_1|ClockDivider_1|clock_divider[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[9]~45_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(9));

-- Location: LCCOMB_X53_Y45_N26
\Counter_1|ClockDivider_1|clock_divider[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[10]~47_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(10) & (\Counter_1|ClockDivider_1|clock_divider[9]~46\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(10) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[9]~46\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[10]~48\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(10) & !\Counter_1|ClockDivider_1|clock_divider[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(10),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[9]~46\,
	combout => \Counter_1|ClockDivider_1|clock_divider[10]~47_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[10]~48\);

-- Location: FF_X53_Y45_N27
\Counter_1|ClockDivider_1|clock_divider[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[10]~47_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(10));

-- Location: LCCOMB_X53_Y45_N28
\Counter_1|ClockDivider_1|clock_divider[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[11]~49_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(11) & (!\Counter_1|ClockDivider_1|clock_divider[10]~48\)) # (!\Counter_1|ClockDivider_1|clock_divider\(11) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[10]~48\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[11]~50\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[10]~48\) # (!\Counter_1|ClockDivider_1|clock_divider\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(11),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[10]~48\,
	combout => \Counter_1|ClockDivider_1|clock_divider[11]~49_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[11]~50\);

-- Location: FF_X53_Y45_N29
\Counter_1|ClockDivider_1|clock_divider[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[11]~49_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(11));

-- Location: LCCOMB_X53_Y45_N30
\Counter_1|ClockDivider_1|clock_divider[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[12]~51_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(12) & (\Counter_1|ClockDivider_1|clock_divider[11]~50\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(12) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[11]~50\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[12]~52\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(12) & !\Counter_1|ClockDivider_1|clock_divider[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(12),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[11]~50\,
	combout => \Counter_1|ClockDivider_1|clock_divider[12]~51_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[12]~52\);

-- Location: FF_X53_Y45_N31
\Counter_1|ClockDivider_1|clock_divider[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[12]~51_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(12));

-- Location: LCCOMB_X53_Y44_N0
\Counter_1|ClockDivider_1|clock_divider[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[13]~53_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(13) & (!\Counter_1|ClockDivider_1|clock_divider[12]~52\)) # (!\Counter_1|ClockDivider_1|clock_divider\(13) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[12]~52\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[13]~54\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[12]~52\) # (!\Counter_1|ClockDivider_1|clock_divider\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(13),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[12]~52\,
	combout => \Counter_1|ClockDivider_1|clock_divider[13]~53_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[13]~54\);

-- Location: FF_X53_Y44_N1
\Counter_1|ClockDivider_1|clock_divider[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[13]~53_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(13));

-- Location: LCCOMB_X53_Y44_N2
\Counter_1|ClockDivider_1|clock_divider[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[14]~55_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(14) & (\Counter_1|ClockDivider_1|clock_divider[13]~54\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(14) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[13]~54\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[14]~56\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(14) & !\Counter_1|ClockDivider_1|clock_divider[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(14),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[13]~54\,
	combout => \Counter_1|ClockDivider_1|clock_divider[14]~55_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[14]~56\);

-- Location: FF_X53_Y44_N3
\Counter_1|ClockDivider_1|clock_divider[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[14]~55_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(14));

-- Location: LCCOMB_X53_Y44_N4
\Counter_1|ClockDivider_1|clock_divider[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[15]~57_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(15) & (!\Counter_1|ClockDivider_1|clock_divider[14]~56\)) # (!\Counter_1|ClockDivider_1|clock_divider\(15) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[14]~56\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[15]~58\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[14]~56\) # (!\Counter_1|ClockDivider_1|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(15),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[14]~56\,
	combout => \Counter_1|ClockDivider_1|clock_divider[15]~57_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[15]~58\);

-- Location: FF_X53_Y44_N5
\Counter_1|ClockDivider_1|clock_divider[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[15]~57_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(15));

-- Location: LCCOMB_X53_Y44_N6
\Counter_1|ClockDivider_1|clock_divider[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[16]~59_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(16) & (\Counter_1|ClockDivider_1|clock_divider[15]~58\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(16) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[15]~58\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[16]~60\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(16) & !\Counter_1|ClockDivider_1|clock_divider[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(16),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[15]~58\,
	combout => \Counter_1|ClockDivider_1|clock_divider[16]~59_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[16]~60\);

-- Location: FF_X53_Y44_N7
\Counter_1|ClockDivider_1|clock_divider[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[16]~59_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(16));

-- Location: LCCOMB_X53_Y44_N8
\Counter_1|ClockDivider_1|clock_divider[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[17]~61_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(17) & (!\Counter_1|ClockDivider_1|clock_divider[16]~60\)) # (!\Counter_1|ClockDivider_1|clock_divider\(17) & 
-- ((\Counter_1|ClockDivider_1|clock_divider[16]~60\) # (GND)))
-- \Counter_1|ClockDivider_1|clock_divider[17]~62\ = CARRY((!\Counter_1|ClockDivider_1|clock_divider[16]~60\) # (!\Counter_1|ClockDivider_1|clock_divider\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|clock_divider\(17),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[16]~60\,
	combout => \Counter_1|ClockDivider_1|clock_divider[17]~61_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[17]~62\);

-- Location: FF_X53_Y44_N9
\Counter_1|ClockDivider_1|clock_divider[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[17]~61_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(17));

-- Location: LCCOMB_X53_Y44_N10
\Counter_1|ClockDivider_1|clock_divider[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|clock_divider[18]~63_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(18) & (\Counter_1|ClockDivider_1|clock_divider[17]~62\ $ (GND))) # (!\Counter_1|ClockDivider_1|clock_divider\(18) & 
-- (!\Counter_1|ClockDivider_1|clock_divider[17]~62\ & VCC))
-- \Counter_1|ClockDivider_1|clock_divider[18]~64\ = CARRY((\Counter_1|ClockDivider_1|clock_divider\(18) & !\Counter_1|ClockDivider_1|clock_divider[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(18),
	datad => VCC,
	cin => \Counter_1|ClockDivider_1|clock_divider[17]~62\,
	combout => \Counter_1|ClockDivider_1|clock_divider[18]~63_combout\,
	cout => \Counter_1|ClockDivider_1|clock_divider[18]~64\);

-- Location: FF_X53_Y44_N11
\Counter_1|ClockDivider_1|clock_divider[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[18]~63_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(18));

-- Location: FF_X53_Y44_N13
\Counter_1|ClockDivider_1|clock_divider[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|clock_divider[19]~65_combout\,
	sclr => \Counter_1|ClockDivider_1|divide_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clock_divider\(19));

-- Location: LCCOMB_X53_Y44_N28
\Counter_1|ClockDivider_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~2_combout\ = (\Counter_1|ClockDivider_1|clock_divider\(19) & (\Counter_1|ClockDivider_1|clock_divider\(17) & (\Counter_1|ClockDivider_1|clock_divider\(20) & \Counter_1|ClockDivider_1|clock_divider\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(19),
	datab => \Counter_1|ClockDivider_1|clock_divider\(17),
	datac => \Counter_1|ClockDivider_1|clock_divider\(20),
	datad => \Counter_1|ClockDivider_1|clock_divider\(18),
	combout => \Counter_1|ClockDivider_1|Equal0~2_combout\);

-- Location: LCCOMB_X53_Y44_N30
\Counter_1|ClockDivider_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~3_combout\ = (\Counter_1|ClockDivider_1|Equal0~2_combout\ & \Counter_1|ClockDivider_1|clock_divider\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|ClockDivider_1|Equal0~2_combout\,
	datad => \Counter_1|ClockDivider_1|clock_divider\(21),
	combout => \Counter_1|ClockDivider_1|Equal0~3_combout\);

-- Location: LCCOMB_X54_Y44_N8
\Counter_1|ClockDivider_1|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~7_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(14) & (!\Counter_1|ClockDivider_1|clock_divider\(16) & (\Counter_1|ClockDivider_1|clock_divider\(15) & !\Counter_1|ClockDivider_1|clock_divider\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(14),
	datab => \Counter_1|ClockDivider_1|clock_divider\(16),
	datac => \Counter_1|ClockDivider_1|clock_divider\(15),
	datad => \Counter_1|ClockDivider_1|clock_divider\(22),
	combout => \Counter_1|ClockDivider_1|Equal0~7_combout\);

-- Location: LCCOMB_X54_Y44_N6
\Counter_1|ClockDivider_1|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~6_combout\ = (!\Counter_1|ClockDivider_1|clock_divider\(25) & (!\Counter_1|ClockDivider_1|clock_divider\(26) & (\Counter_1|ClockDivider_1|clock_divider\(5) & !\Counter_1|ClockDivider_1|clock_divider\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|clock_divider\(25),
	datab => \Counter_1|ClockDivider_1|clock_divider\(26),
	datac => \Counter_1|ClockDivider_1|clock_divider\(5),
	datad => \Counter_1|ClockDivider_1|clock_divider\(24),
	combout => \Counter_1|ClockDivider_1|Equal0~6_combout\);

-- Location: LCCOMB_X54_Y44_N30
\Counter_1|ClockDivider_1|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~8_combout\ = (\Counter_1|ClockDivider_1|Equal0~5_combout\ & (\Counter_1|ClockDivider_1|Equal0~7_combout\ & (\Counter_1|ClockDivider_1|Equal0~4_combout\ & \Counter_1|ClockDivider_1|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|Equal0~5_combout\,
	datab => \Counter_1|ClockDivider_1|Equal0~7_combout\,
	datac => \Counter_1|ClockDivider_1|Equal0~4_combout\,
	datad => \Counter_1|ClockDivider_1|Equal0~6_combout\,
	combout => \Counter_1|ClockDivider_1|Equal0~8_combout\);

-- Location: LCCOMB_X54_Y44_N18
\Counter_1|ClockDivider_1|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|ClockDivider_1|Equal0~9_combout\ = (\Counter_1|ClockDivider_1|Equal0~3_combout\ & (\Counter_1|ClockDivider_1|clock_divider\(23) & (\Counter_1|ClockDivider_1|Equal0~8_combout\ & \Counter_1|ClockDivider_1|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|ClockDivider_1|Equal0~3_combout\,
	datab => \Counter_1|ClockDivider_1|clock_divider\(23),
	datac => \Counter_1|ClockDivider_1|Equal0~8_combout\,
	datad => \Counter_1|ClockDivider_1|Equal0~1_combout\,
	combout => \Counter_1|ClockDivider_1|Equal0~9_combout\);

-- Location: FF_X54_Y44_N19
\Counter_1|ClockDivider_1|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|ClockDivider_1|Equal0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|ClockDivider_1|clk_out~q\);

-- Location: FF_X54_Y44_N3
\FallingEdge_Min|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BtnMin~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Min|SavedValue~q\);

-- Location: FF_X54_Y44_N17
\FallingEdge_Sec|SavedValue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BtnSec~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \FallingEdge_Sec|SavedValue~q\);

-- Location: LCCOMB_X54_Y44_N16
\Counter_1|count_proc~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|count_proc~0_combout\ = (!\BtnSec~input_o\ & ((\FallingEdge_Sec|SavedValue~q\) # (\Counter_1|ClockDivider_1|clk_out~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnSec~input_o\,
	datac => \FallingEdge_Sec|SavedValue~q\,
	datad => \Counter_1|ClockDivider_1|clk_out~q\,
	combout => \Counter_1|count_proc~0_combout\);

-- Location: LCCOMB_X54_Y44_N2
\Counter_1|CountValue[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~11_combout\ = (!\Counter_1|count_proc~0_combout\ & ((\BtnMin~input_o\) # ((!\Counter_1|ClockDivider_1|clk_out~q\ & !\FallingEdge_Min|SavedValue~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BtnMin~input_o\,
	datab => \Counter_1|ClockDivider_1|clk_out~q\,
	datac => \FallingEdge_Min|SavedValue~q\,
	datad => \Counter_1|count_proc~0_combout\,
	combout => \Counter_1|CountValue[4]~11_combout\);

-- Location: LCCOMB_X53_Y47_N12
\Counter_1|CountValue[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~12_combout\ = (\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue[4]~11_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (!\StateMachine_1|mode.st_390~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_390~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue[4]~11_combout\,
	combout => \Counter_1|CountValue[4]~12_combout\);

-- Location: LCCOMB_X57_Y48_N14
\Counter_1|AlreadyIncremented~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|AlreadyIncremented~0_combout\ = (\StateMachine_1|mode.st_reset~q\ & \ClockDivider_1|clk_out_alt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \ClockDivider_1|clk_out_alt~q\,
	combout => \Counter_1|AlreadyIncremented~0_combout\);

-- Location: LCCOMB_X54_Y44_N20
\Counter_1|AlreadyIncremented~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|AlreadyIncremented~1_combout\ = (\Counter_1|AlreadyIncremented~0_combout\ & ((\Counter_1|AlreadyIncremented~q\) # ((!\Counter_1|LessThan0~3_combout\ & \StateMachine_1|mode.st_200~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|LessThan0~3_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|AlreadyIncremented~q\,
	datad => \Counter_1|AlreadyIncremented~0_combout\,
	combout => \Counter_1|AlreadyIncremented~1_combout\);

-- Location: FF_X54_Y44_N21
\Counter_1|AlreadyIncremented\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|AlreadyIncremented~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|AlreadyIncremented~q\);

-- Location: LCCOMB_X54_Y44_N24
\Counter_1|CountValue[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~13_combout\ = (\StateMachine_1|mode.st_200~q\ & ((\Counter_1|LessThan0~3_combout\) # ((\Counter_1|AlreadyIncremented~q\)))) # (!\StateMachine_1|mode.st_200~q\ & (((\Counter_1|CountValue[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|LessThan0~3_combout\,
	datab => \Counter_1|CountValue[4]~12_combout\,
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|AlreadyIncremented~q\,
	combout => \Counter_1|CountValue[4]~13_combout\);

-- Location: LCCOMB_X57_Y48_N4
\Counter_1|CountValue[4]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~14_combout\ = ((!\Counter_1|CountValue[4]~13_combout\ & ((\ClockDivider_1|clk_out_alt~q\) # (!\StateMachine_1|mode.st_200~q\)))) # (!\StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \Counter_1|CountValue[4]~13_combout\,
	datad => \ClockDivider_1|clk_out_alt~q\,
	combout => \Counter_1|CountValue[4]~14_combout\);

-- Location: FF_X58_Y48_N3
\Counter_1|CountValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~50_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(0));

-- Location: LCCOMB_X59_Y48_N4
\Counter_1|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~3_combout\ = (\Counter_1|CountValue\(1) & (\Counter_1|Add0~2\ & VCC)) # (!\Counter_1|CountValue\(1) & (!\Counter_1|Add0~2\))
-- \Counter_1|Add0~4\ = CARRY((!\Counter_1|CountValue\(1) & !\Counter_1|Add0~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(1),
	datad => VCC,
	cin => \Counter_1|Add0~2\,
	combout => \Counter_1|Add0~3_combout\,
	cout => \Counter_1|Add0~4\);

-- Location: LCCOMB_X58_Y48_N26
\Counter_1|CountValueSaved~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~12_combout\ = (\Counter_1|CountValue\(1) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(1),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~12_combout\);

-- Location: FF_X58_Y48_N27
\Counter_1|CountValueSaved[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~12_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(1));

-- Location: LCCOMB_X59_Y48_N22
\Counter_1|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~21_combout\ = (\Counter_1|CountValue\(10) & ((GND) # (!\Counter_1|Add0~20\))) # (!\Counter_1|CountValue\(10) & (\Counter_1|Add0~20\ $ (GND)))
-- \Counter_1|Add0~22\ = CARRY((\Counter_1|CountValue\(10)) # (!\Counter_1|Add0~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datad => VCC,
	cin => \Counter_1|Add0~20\,
	combout => \Counter_1|Add0~21_combout\,
	cout => \Counter_1|Add0~22\);

-- Location: LCCOMB_X59_Y48_N24
\Counter_1|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~23_combout\ = (\Counter_1|CountValue\(11) & (\Counter_1|Add0~22\ & VCC)) # (!\Counter_1|CountValue\(11) & (!\Counter_1|Add0~22\))
-- \Counter_1|Add0~24\ = CARRY((!\Counter_1|CountValue\(11) & !\Counter_1|Add0~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Add0~22\,
	combout => \Counter_1|Add0~23_combout\,
	cout => \Counter_1|Add0~24\);

-- Location: LCCOMB_X57_Y44_N26
\Counter_1|CountValueSaved~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~2_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(11),
	combout => \Counter_1|CountValueSaved~2_combout\);

-- Location: FF_X57_Y44_N27
\Counter_1|CountValueSaved[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~2_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(11));

-- Location: LCCOMB_X56_Y46_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Counter_1|CountValue\(12) & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Counter_1|CountValue\(12) & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Counter_1|CountValue\(12) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(12),
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X55_Y46_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Counter_1|CountValue\(12))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(12),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\);

-- Location: LCCOMB_X56_Y46_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ = (\Counter_1|CountValue\(12) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(12),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\);

-- Location: LCCOMB_X56_Y46_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Counter_1|CountValue\(10) $ (VCC)
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Counter_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X56_Y46_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Counter_1|CountValue\(11) & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Counter_1|CountValue\(11) & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Counter_1|CountValue\(11) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X56_Y46_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\);

-- Location: LCCOMB_X56_Y46_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ = (\Counter_1|CountValue\(11) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(11),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\);

-- Location: LCCOMB_X59_Y46_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ = (\Counter_1|CountValue\(10) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(10),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\);

-- Location: LCCOMB_X56_Y46_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\);

-- Location: LCCOMB_X59_Y46_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ = (\Counter_1|CountValue\(9) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(9),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\);

-- Location: LCCOMB_X59_Y46_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ = (\Counter_1|CountValue\(9) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(9),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\);

-- Location: LCCOMB_X56_Y46_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X56_Y46_N20
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X56_Y46_N22
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X56_Y46_N24
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X55_Y46_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\);

-- Location: LCCOMB_X55_Y46_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Counter_1|CountValue\(11))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\);

-- Location: LCCOMB_X55_Y46_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\);

-- Location: LCCOMB_X55_Y46_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\);

-- Location: LCCOMB_X55_Y46_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Counter_1|CountValue\(10)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(10),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\);

-- Location: LCCOMB_X55_Y46_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ = (\Counter_1|CountValue\(9) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(9),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\);

-- Location: LCCOMB_X56_Y46_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\);

-- Location: LCCOMB_X56_Y46_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue\(8),
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\);

-- Location: LCCOMB_X55_Y46_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ = (\Counter_1|CountValue\(8) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(8),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\);

-- Location: LCCOMB_X55_Y46_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X55_Y46_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X55_Y46_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X55_Y46_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X55_Y46_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X55_Y46_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y46_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\);

-- Location: LCCOMB_X54_Y46_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[55]~311_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\);

-- Location: LCCOMB_X54_Y46_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\);

-- Location: LCCOMB_X54_Y46_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X54_Y46_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[54]~312_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\);

-- Location: LCCOMB_X55_Y46_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Counter_1|CountValue\(9))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(9),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\);

-- Location: LCCOMB_X55_Y46_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\);

-- Location: LCCOMB_X55_Y47_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X54_Y46_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|CountValue\(8),
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\);

-- Location: LCCOMB_X55_Y47_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ = (\Counter_1|CountValue\(7) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\);

-- Location: LCCOMB_X55_Y47_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ = (\Counter_1|CountValue\(7) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\);

-- Location: LCCOMB_X54_Y46_N0
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X54_Y46_N2
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X54_Y46_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X54_Y46_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X54_Y46_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X53_Y50_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\);

-- Location: LCCOMB_X53_Y50_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[69]~269_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\);

-- Location: LCCOMB_X53_Y50_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\);

-- Location: LCCOMB_X53_Y50_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[68]~270_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\);

-- Location: LCCOMB_X55_Y50_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[67]~313_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\);

-- Location: LCCOMB_X54_Y46_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\);

-- Location: LCCOMB_X54_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Counter_1|CountValue\(8)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Counter_1|CountValue\(8),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\);

-- Location: LCCOMB_X52_Y50_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\);

-- Location: LCCOMB_X52_Y50_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\);

-- Location: LCCOMB_X52_Y50_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ = (\Counter_1|CountValue\(7) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\);

-- Location: LCCOMB_X55_Y50_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|CountValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|CountValue\(6),
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\);

-- Location: LCCOMB_X53_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|CountValue\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|CountValue\(6),
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\);

-- Location: LCCOMB_X53_Y50_N2
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X53_Y50_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X53_Y50_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X53_Y50_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X53_Y50_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X53_Y50_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X53_Y50_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X53_Y50_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X54_Y50_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\);

-- Location: LCCOMB_X54_Y46_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\);

-- Location: LCCOMB_X54_Y46_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X54_Y50_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~271_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\);

-- Location: LCCOMB_X54_Y50_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X54_Y50_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[83]~272_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\);

-- Location: LCCOMB_X53_Y50_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\);

-- Location: LCCOMB_X54_Y50_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[82]~273_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\);

-- Location: LCCOMB_X53_Y50_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\);

-- Location: LCCOMB_X55_Y50_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[81]~274_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\);

-- Location: LCCOMB_X55_Y50_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\);

-- Location: LCCOMB_X54_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[80]~314_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\);

-- Location: LCCOMB_X55_Y50_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Counter_1|CountValue\(7)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(7),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\);

-- Location: LCCOMB_X53_Y50_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\);

-- Location: LCCOMB_X55_Y50_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ = (\Counter_1|CountValue\(6) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\);

-- Location: LCCOMB_X55_Y50_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\);

-- Location: LCCOMB_X55_Y50_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ = (\Counter_1|CountValue\(5) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\);

-- Location: LCCOMB_X55_Y50_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ = (\Counter_1|CountValue\(5) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\);

-- Location: LCCOMB_X54_Y50_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X54_Y50_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X54_Y50_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X54_Y50_N20
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X54_Y50_N22
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X54_Y50_N24
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X54_Y50_N26
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X54_Y50_N28
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X54_Y50_N30
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X54_Y48_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[97]~276_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\);

-- Location: LCCOMB_X54_Y48_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\);

-- Location: LCCOMB_X54_Y48_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\);

-- Location: LCCOMB_X53_Y48_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[96]~277_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\);

-- Location: LCCOMB_X54_Y50_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\);

-- Location: LCCOMB_X55_Y50_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[95]~278_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\);

-- Location: LCCOMB_X54_Y50_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\);

-- Location: LCCOMB_X54_Y49_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[94]~279_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\);

-- Location: LCCOMB_X53_Y48_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\);

-- Location: LCCOMB_X55_Y50_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\);

-- Location: LCCOMB_X55_Y50_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[93]~315_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\);

-- Location: LCCOMB_X53_Y48_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\);

-- Location: LCCOMB_X53_Y49_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\Counter_1|CountValue\(6)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|CountValue\(6),
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\);

-- Location: LCCOMB_X53_Y48_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ = (\Counter_1|CountValue\(5) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\);

-- Location: LCCOMB_X55_Y50_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\);

-- Location: LCCOMB_X53_Y48_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\Counter_1|CountValue\(4) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(4),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X53_Y48_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ = (\Counter_1|CountValue\(4) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(4),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\);

-- Location: LCCOMB_X54_Y48_N0
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X54_Y48_N2
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X54_Y48_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X54_Y48_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X54_Y48_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X54_Y48_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X54_Y48_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X54_Y48_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X54_Y48_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X54_Y48_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X55_Y48_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[111]~281_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\);

-- Location: LCCOMB_X55_Y48_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\);

-- Location: LCCOMB_X55_Y48_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\);

-- Location: LCCOMB_X55_Y48_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\);

-- Location: LCCOMB_X54_Y48_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\);

-- Location: LCCOMB_X56_Y48_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[110]~282_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\);

-- Location: LCCOMB_X56_Y48_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[109]~283_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\);

-- Location: LCCOMB_X54_Y48_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\);

-- Location: LCCOMB_X56_Y48_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\);

-- Location: LCCOMB_X54_Y49_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[108]~284_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\);

-- Location: LCCOMB_X56_Y48_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\);

-- Location: LCCOMB_X55_Y50_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[107]~285_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\);

-- Location: LCCOMB_X53_Y49_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[106]~316_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\);

-- Location: LCCOMB_X53_Y48_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\);

-- Location: LCCOMB_X55_Y50_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\Counter_1|CountValue\(5)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(5),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\);

-- Location: LCCOMB_X53_Y48_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\);

-- Location: LCCOMB_X56_Y48_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ = (\Counter_1|CountValue\(4) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\);

-- Location: LCCOMB_X53_Y48_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\);

-- Location: LCCOMB_X53_Y48_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ = (\Counter_1|CountValue\(3) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(3),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\);

-- Location: LCCOMB_X56_Y48_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ = (\Counter_1|CountValue\(3) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\);

-- Location: LCCOMB_X55_Y48_N0
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X55_Y48_N2
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X55_Y48_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X55_Y48_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X55_Y48_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X55_Y48_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X55_Y48_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X55_Y48_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X55_Y48_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X55_Y48_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X55_Y48_N20
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X56_Y49_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[125]~287_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\);

-- Location: LCCOMB_X56_Y49_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\);

-- Location: LCCOMB_X55_Y48_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\);

-- Location: LCCOMB_X56_Y48_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\);

-- Location: LCCOMB_X56_Y48_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[124]~288_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\);

-- Location: LCCOMB_X56_Y49_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\);

-- Location: LCCOMB_X56_Y48_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[123]~289_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\);

-- Location: LCCOMB_X54_Y49_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\);

-- Location: LCCOMB_X54_Y49_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[122]~290_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\);

-- Location: LCCOMB_X56_Y48_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\);

-- Location: LCCOMB_X56_Y48_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[121]~291_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\);

-- Location: LCCOMB_X54_Y49_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\);

-- Location: LCCOMB_X53_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[120]~292_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\);

-- Location: LCCOMB_X58_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[119]~317_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\);

-- Location: LCCOMB_X54_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\);

-- Location: LCCOMB_X58_Y49_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (\Counter_1|CountValue\(4))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\);

-- Location: LCCOMB_X54_Y49_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\);

-- Location: LCCOMB_X56_Y49_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\);

-- Location: LCCOMB_X54_Y49_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ = (\Counter_1|CountValue\(3) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(3),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\);

-- Location: LCCOMB_X54_Y49_N8
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ = (\Counter_1|CountValue\(2) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(2),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\);

-- Location: LCCOMB_X54_Y49_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ = (\Counter_1|CountValue\(2) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(2),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\);

-- Location: LCCOMB_X55_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X55_Y49_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X55_Y49_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X55_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X55_Y49_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X55_Y49_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X55_Y49_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X55_Y49_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X55_Y49_N20
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X55_Y49_N22
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[139]~294_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X55_Y49_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\);

-- Location: LCCOMB_X56_Y49_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\);

-- Location: LCCOMB_X56_Y48_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[138]~295_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\);

-- Location: LCCOMB_X56_Y48_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[137]~296_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\);

-- Location: LCCOMB_X56_Y49_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\);

-- Location: LCCOMB_X54_Y49_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\);

-- Location: LCCOMB_X54_Y49_N12
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[136]~297_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\);

-- Location: LCCOMB_X56_Y48_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[135]~298_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\);

-- Location: LCCOMB_X56_Y49_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\);

-- Location: LCCOMB_X54_Y49_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\);

-- Location: LCCOMB_X53_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[134]~299_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\);

-- Location: LCCOMB_X58_Y49_N20
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\);

-- Location: LCCOMB_X58_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[133]~300_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\);

-- Location: LCCOMB_X58_Y49_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\);

-- Location: LCCOMB_X58_Y49_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[132]~318_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\);

-- Location: LCCOMB_X56_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\);

-- Location: LCCOMB_X56_Y49_N22
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\Counter_1|CountValue\(3))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\);

-- Location: LCCOMB_X56_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\ = (\Counter_1|CountValue\(2) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(2),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\);

-- Location: LCCOMB_X56_Y49_N18
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\);

-- Location: LCCOMB_X58_Y49_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\ = (\Counter_1|CountValue\(1) & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(1),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\);

-- Location: LCCOMB_X57_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\) # (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~255_combout\,
	datad => VCC,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X57_Y49_N2
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X57_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\)))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X57_Y49_N6
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X57_Y49_N8
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\);

-- Location: LCCOMB_X57_Y49_N10
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\);

-- Location: LCCOMB_X57_Y49_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\);

-- Location: LCCOMB_X57_Y49_N14
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\);

-- Location: LCCOMB_X57_Y49_N16
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\);

-- Location: LCCOMB_X57_Y49_N18
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\);

-- Location: LCCOMB_X57_Y49_N20
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\);

-- Location: LCCOMB_X56_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\);

-- Location: LCCOMB_X55_Y49_N0
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\);

-- Location: LCCOMB_X55_Y49_N24
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\))))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # (GND))))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\) # ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X55_Y49_N2
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\);

-- Location: LCCOMB_X57_Y49_N22
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\)))
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ = CARRY((!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\ & (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\ & 
-- !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\,
	datad => VCC,
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	cout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\);

-- Location: LCCOMB_X57_Y49_N24
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X57_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~302_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~20_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[153]~243_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\);

-- Location: LCCOMB_X55_Y45_N6
\Counter_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~0_combout\ = \Counter_1|CountValue\(3) $ (VCC)
-- \Counter_1|Add1~1\ = CARRY(\Counter_1|CountValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(3),
	datad => VCC,
	combout => \Counter_1|Add1~0_combout\,
	cout => \Counter_1|Add1~1\);

-- Location: LCCOMB_X55_Y45_N8
\Counter_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~2_combout\ = (\Counter_1|CountValue\(4) & (\Counter_1|Add1~1\ & VCC)) # (!\Counter_1|CountValue\(4) & (!\Counter_1|Add1~1\))
-- \Counter_1|Add1~3\ = CARRY((!\Counter_1|CountValue\(4) & !\Counter_1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add1~1\,
	combout => \Counter_1|Add1~2_combout\,
	cout => \Counter_1|Add1~3\);

-- Location: LCCOMB_X55_Y45_N10
\Counter_1|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~4_combout\ = (\Counter_1|CountValue\(5) & (\Counter_1|Add1~3\ $ (GND))) # (!\Counter_1|CountValue\(5) & (!\Counter_1|Add1~3\ & VCC))
-- \Counter_1|Add1~5\ = CARRY((\Counter_1|CountValue\(5) & !\Counter_1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add1~3\,
	combout => \Counter_1|Add1~4_combout\,
	cout => \Counter_1|Add1~5\);

-- Location: LCCOMB_X55_Y45_N12
\Counter_1|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~6_combout\ = (\Counter_1|CountValue\(6) & (\Counter_1|Add1~5\ & VCC)) # (!\Counter_1|CountValue\(6) & (!\Counter_1|Add1~5\))
-- \Counter_1|Add1~7\ = CARRY((!\Counter_1|CountValue\(6) & !\Counter_1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datad => VCC,
	cin => \Counter_1|Add1~5\,
	combout => \Counter_1|Add1~6_combout\,
	cout => \Counter_1|Add1~7\);

-- Location: LCCOMB_X55_Y45_N14
\Counter_1|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~8_combout\ = (\Counter_1|CountValue\(7) & (\Counter_1|Add1~7\ $ (GND))) # (!\Counter_1|CountValue\(7) & (!\Counter_1|Add1~7\ & VCC))
-- \Counter_1|Add1~9\ = CARRY((\Counter_1|CountValue\(7) & !\Counter_1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add1~7\,
	combout => \Counter_1|Add1~8_combout\,
	cout => \Counter_1|Add1~9\);

-- Location: LCCOMB_X55_Y45_N16
\Counter_1|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~10_combout\ = (\Counter_1|CountValue\(8) & (!\Counter_1|Add1~9\)) # (!\Counter_1|CountValue\(8) & ((\Counter_1|Add1~9\) # (GND)))
-- \Counter_1|Add1~11\ = CARRY((!\Counter_1|Add1~9\) # (!\Counter_1|CountValue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(8),
	datad => VCC,
	cin => \Counter_1|Add1~9\,
	combout => \Counter_1|Add1~10_combout\,
	cout => \Counter_1|Add1~11\);

-- Location: LCCOMB_X55_Y45_N18
\Counter_1|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~12_combout\ = (\Counter_1|CountValue\(9) & ((GND) # (!\Counter_1|Add1~11\))) # (!\Counter_1|CountValue\(9) & (\Counter_1|Add1~11\ $ (GND)))
-- \Counter_1|Add1~13\ = CARRY((\Counter_1|CountValue\(9)) # (!\Counter_1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(9),
	datad => VCC,
	cin => \Counter_1|Add1~11\,
	combout => \Counter_1|Add1~12_combout\,
	cout => \Counter_1|Add1~13\);

-- Location: LCCOMB_X55_Y45_N20
\Counter_1|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~14_combout\ = (\Counter_1|CountValue\(10) & (!\Counter_1|Add1~13\)) # (!\Counter_1|CountValue\(10) & ((\Counter_1|Add1~13\) # (GND)))
-- \Counter_1|Add1~15\ = CARRY((!\Counter_1|Add1~13\) # (!\Counter_1|CountValue\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datad => VCC,
	cin => \Counter_1|Add1~13\,
	combout => \Counter_1|Add1~14_combout\,
	cout => \Counter_1|Add1~15\);

-- Location: LCCOMB_X55_Y45_N22
\Counter_1|Add1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~16_combout\ = (\Counter_1|CountValue\(11) & (\Counter_1|Add1~15\ $ (GND))) # (!\Counter_1|CountValue\(11) & (!\Counter_1|Add1~15\ & VCC))
-- \Counter_1|Add1~17\ = CARRY((\Counter_1|CountValue\(11) & !\Counter_1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Add1~15\,
	combout => \Counter_1|Add1~16_combout\,
	cout => \Counter_1|Add1~17\);

-- Location: LCCOMB_X57_Y49_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~244_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~18_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[152]~303_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\);

-- Location: LCCOMB_X56_Y48_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~245_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[151]~304_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\);

-- Location: LCCOMB_X54_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~305_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[150]~246_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~14_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\);

-- Location: LCCOMB_X56_Y48_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~306_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[149]~247_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\);

-- Location: LCCOMB_X53_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~307_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[148]~248_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\);

-- Location: LCCOMB_X58_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~249_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[147]~308_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\);

-- Location: LCCOMB_X58_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~309_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[146]~250_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\);

-- Location: LCCOMB_X56_Y49_N4
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~251_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[145]~319_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\);

-- Location: LCCOMB_X56_Y49_N6
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\) # 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~253_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[144]~252_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\);

-- Location: LCCOMB_X56_Y45_N0
\Counter_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~0_combout\ = (\Counter_1|CountValue\(1) & ((GND) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))) # (!\Counter_1|CountValue\(1) & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ $ 
-- (GND)))
-- \Counter_1|Add2~1\ = CARRY((\Counter_1|CountValue\(1)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(1),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\,
	datad => VCC,
	combout => \Counter_1|Add2~0_combout\,
	cout => \Counter_1|Add2~1\);

-- Location: LCCOMB_X56_Y45_N2
\Counter_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|CountValue\(2) & (!\Counter_1|Add2~1\)) # (!\Counter_1|CountValue\(2) & ((\Counter_1|Add2~1\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|CountValue\(2) & (\Counter_1|Add2~1\ & VCC)) # (!\Counter_1|CountValue\(2) & (!\Counter_1|Add2~1\))))
-- \Counter_1|Add2~3\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((!\Counter_1|Add2~1\) # (!\Counter_1|CountValue\(2)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (!\Counter_1|CountValue\(2) & !\Counter_1|Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\,
	datab => \Counter_1|CountValue\(2),
	datad => VCC,
	cin => \Counter_1|Add2~1\,
	combout => \Counter_1|Add2~2_combout\,
	cout => \Counter_1|Add2~3\);

-- Location: LCCOMB_X56_Y45_N4
\Counter_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~4_combout\ = ((\Counter_1|Add1~0_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ $ (\Counter_1|Add2~3\)))) # (GND)
-- \Counter_1|Add2~5\ = CARRY((\Counter_1|Add1~0_combout\ & ((!\Counter_1|Add2~3\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\))) # (!\Counter_1|Add1~0_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & !\Counter_1|Add2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~0_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~3\,
	combout => \Counter_1|Add2~4_combout\,
	cout => \Counter_1|Add2~5\);

-- Location: LCCOMB_X56_Y45_N6
\Counter_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~6_combout\ = (\Counter_1|Add1~2_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & (!\Counter_1|Add2~5\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (\Counter_1|Add2~5\ & VCC)))) # (!\Counter_1|Add1~2_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((\Counter_1|Add2~5\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (!\Counter_1|Add2~5\))))
-- \Counter_1|Add2~7\ = CARRY((\Counter_1|Add1~2_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & !\Counter_1|Add2~5\)) # (!\Counter_1|Add1~2_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\) # (!\Counter_1|Add2~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~2_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~5\,
	combout => \Counter_1|Add2~6_combout\,
	cout => \Counter_1|Add2~7\);

-- Location: LCCOMB_X56_Y45_N8
\Counter_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~8_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ $ (\Counter_1|Add1~4_combout\ $ (\Counter_1|Add2~7\)))) # (GND)
-- \Counter_1|Add2~9\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ & (\Counter_1|Add1~4_combout\ & !\Counter_1|Add2~7\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ & 
-- ((\Counter_1|Add1~4_combout\) # (!\Counter_1|Add2~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\,
	datab => \Counter_1|Add1~4_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~7\,
	combout => \Counter_1|Add2~8_combout\,
	cout => \Counter_1|Add2~9\);

-- Location: LCCOMB_X56_Y45_N10
\Counter_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~10_combout\ = (\Counter_1|Add1~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & (!\Counter_1|Add2~9\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (\Counter_1|Add2~9\ & VCC)))) # (!\Counter_1|Add1~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add2~9\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (!\Counter_1|Add2~9\))))
-- \Counter_1|Add2~11\ = CARRY((\Counter_1|Add1~6_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & !\Counter_1|Add2~9\)) # (!\Counter_1|Add1~6_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\) # (!\Counter_1|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~9\,
	combout => \Counter_1|Add2~10_combout\,
	cout => \Counter_1|Add2~11\);

-- Location: LCCOMB_X56_Y45_N12
\Counter_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~12_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ $ (\Counter_1|Add1~8_combout\ $ (\Counter_1|Add2~11\)))) # (GND)
-- \Counter_1|Add2~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & (\Counter_1|Add1~8_combout\ & !\Counter_1|Add2~11\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & 
-- ((\Counter_1|Add1~8_combout\) # (!\Counter_1|Add2~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\,
	datab => \Counter_1|Add1~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~11\,
	combout => \Counter_1|Add2~12_combout\,
	cout => \Counter_1|Add2~13\);

-- Location: LCCOMB_X56_Y45_N14
\Counter_1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~14_combout\ = (\Counter_1|Add1~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & (!\Counter_1|Add2~13\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (\Counter_1|Add2~13\ & VCC)))) # (!\Counter_1|Add1~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add2~13\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (!\Counter_1|Add2~13\))))
-- \Counter_1|Add2~15\ = CARRY((\Counter_1|Add1~10_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & !\Counter_1|Add2~13\)) # (!\Counter_1|Add1~10_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\) # (!\Counter_1|Add2~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~10_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~13\,
	combout => \Counter_1|Add2~14_combout\,
	cout => \Counter_1|Add2~15\);

-- Location: LCCOMB_X56_Y45_N16
\Counter_1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~16_combout\ = ((\Counter_1|Add1~12_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ $ (\Counter_1|Add2~15\)))) # (GND)
-- \Counter_1|Add2~17\ = CARRY((\Counter_1|Add1~12_combout\ & ((!\Counter_1|Add2~15\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\))) # (!\Counter_1|Add1~12_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & !\Counter_1|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~12_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~15\,
	combout => \Counter_1|Add2~16_combout\,
	cout => \Counter_1|Add2~17\);

-- Location: LCCOMB_X56_Y45_N18
\Counter_1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~18_combout\ = (\Counter_1|Add1~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & (!\Counter_1|Add2~17\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & 
-- (\Counter_1|Add2~17\ & VCC)))) # (!\Counter_1|Add1~14_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add2~17\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & 
-- (!\Counter_1|Add2~17\))))
-- \Counter_1|Add2~19\ = CARRY((\Counter_1|Add1~14_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & !\Counter_1|Add2~17\)) # (!\Counter_1|Add1~14_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\) # (!\Counter_1|Add2~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add1~14_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~17\,
	combout => \Counter_1|Add2~18_combout\,
	cout => \Counter_1|Add2~19\);

-- Location: LCCOMB_X56_Y45_N20
\Counter_1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~20_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ $ (\Counter_1|Add1~16_combout\ $ (\Counter_1|Add2~19\)))) # (GND)
-- \Counter_1|Add2~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & (\Counter_1|Add1~16_combout\ & !\Counter_1|Add2~19\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & 
-- ((\Counter_1|Add1~16_combout\) # (!\Counter_1|Add2~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\,
	datab => \Counter_1|Add1~16_combout\,
	datad => VCC,
	cin => \Counter_1|Add2~19\,
	combout => \Counter_1|Add2~20_combout\,
	cout => \Counter_1|Add2~21\);

-- Location: LCCOMB_X58_Y50_N4
\Counter_1|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~0_combout\ = \Counter_1|CountValue\(1) $ (VCC)
-- \Counter_1|Add8~1\ = CARRY(\Counter_1|CountValue\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(1),
	datad => VCC,
	combout => \Counter_1|Add8~0_combout\,
	cout => \Counter_1|Add8~1\);

-- Location: LCCOMB_X58_Y50_N6
\Counter_1|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~2_combout\ = (\Counter_1|CountValue\(2) & (!\Counter_1|Add8~1\)) # (!\Counter_1|CountValue\(2) & ((\Counter_1|Add8~1\) # (GND)))
-- \Counter_1|Add8~3\ = CARRY((!\Counter_1|Add8~1\) # (!\Counter_1|CountValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(2),
	datad => VCC,
	cin => \Counter_1|Add8~1\,
	combout => \Counter_1|Add8~2_combout\,
	cout => \Counter_1|Add8~3\);

-- Location: LCCOMB_X58_Y50_N8
\Counter_1|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~4_combout\ = (\Counter_1|CountValue\(3) & ((GND) # (!\Counter_1|Add8~3\))) # (!\Counter_1|CountValue\(3) & (\Counter_1|Add8~3\ $ (GND)))
-- \Counter_1|Add8~5\ = CARRY((\Counter_1|CountValue\(3)) # (!\Counter_1|Add8~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(3),
	datad => VCC,
	cin => \Counter_1|Add8~3\,
	combout => \Counter_1|Add8~4_combout\,
	cout => \Counter_1|Add8~5\);

-- Location: LCCOMB_X58_Y50_N10
\Counter_1|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~6_combout\ = (\Counter_1|CountValue\(4) & (!\Counter_1|Add8~5\)) # (!\Counter_1|CountValue\(4) & ((\Counter_1|Add8~5\) # (GND)))
-- \Counter_1|Add8~7\ = CARRY((!\Counter_1|Add8~5\) # (!\Counter_1|CountValue\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add8~5\,
	combout => \Counter_1|Add8~6_combout\,
	cout => \Counter_1|Add8~7\);

-- Location: LCCOMB_X58_Y50_N12
\Counter_1|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~8_combout\ = (\Counter_1|CountValue\(5) & (\Counter_1|Add8~7\ $ (GND))) # (!\Counter_1|CountValue\(5) & (!\Counter_1|Add8~7\ & VCC))
-- \Counter_1|Add8~9\ = CARRY((\Counter_1|CountValue\(5) & !\Counter_1|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add8~7\,
	combout => \Counter_1|Add8~8_combout\,
	cout => \Counter_1|Add8~9\);

-- Location: LCCOMB_X58_Y50_N14
\Counter_1|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~10_combout\ = (\Counter_1|CountValue\(6) & (!\Counter_1|Add8~9\)) # (!\Counter_1|CountValue\(6) & ((\Counter_1|Add8~9\) # (GND)))
-- \Counter_1|Add8~11\ = CARRY((!\Counter_1|Add8~9\) # (!\Counter_1|CountValue\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(6),
	datad => VCC,
	cin => \Counter_1|Add8~9\,
	combout => \Counter_1|Add8~10_combout\,
	cout => \Counter_1|Add8~11\);

-- Location: LCCOMB_X58_Y50_N16
\Counter_1|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~12_combout\ = (\Counter_1|CountValue\(7) & (\Counter_1|Add8~11\ $ (GND))) # (!\Counter_1|CountValue\(7) & (!\Counter_1|Add8~11\ & VCC))
-- \Counter_1|Add8~13\ = CARRY((\Counter_1|CountValue\(7) & !\Counter_1|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add8~11\,
	combout => \Counter_1|Add8~12_combout\,
	cout => \Counter_1|Add8~13\);

-- Location: LCCOMB_X58_Y50_N18
\Counter_1|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~14_combout\ = (\Counter_1|CountValue\(8) & (!\Counter_1|Add8~13\)) # (!\Counter_1|CountValue\(8) & ((\Counter_1|Add8~13\) # (GND)))
-- \Counter_1|Add8~15\ = CARRY((!\Counter_1|Add8~13\) # (!\Counter_1|CountValue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(8),
	datad => VCC,
	cin => \Counter_1|Add8~13\,
	combout => \Counter_1|Add8~14_combout\,
	cout => \Counter_1|Add8~15\);

-- Location: LCCOMB_X58_Y50_N20
\Counter_1|Add8~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~16_combout\ = (\Counter_1|CountValue\(9) & (\Counter_1|Add8~15\ $ (GND))) # (!\Counter_1|CountValue\(9) & (!\Counter_1|Add8~15\ & VCC))
-- \Counter_1|Add8~17\ = CARRY((\Counter_1|CountValue\(9) & !\Counter_1|Add8~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(9),
	datad => VCC,
	cin => \Counter_1|Add8~15\,
	combout => \Counter_1|Add8~16_combout\,
	cout => \Counter_1|Add8~17\);

-- Location: LCCOMB_X58_Y50_N22
\Counter_1|Add8~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~18_combout\ = (\Counter_1|CountValue\(10) & (!\Counter_1|Add8~17\)) # (!\Counter_1|CountValue\(10) & ((\Counter_1|Add8~17\) # (GND)))
-- \Counter_1|Add8~19\ = CARRY((!\Counter_1|Add8~17\) # (!\Counter_1|CountValue\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(10),
	datad => VCC,
	cin => \Counter_1|Add8~17\,
	combout => \Counter_1|Add8~18_combout\,
	cout => \Counter_1|Add8~19\);

-- Location: LCCOMB_X58_Y50_N24
\Counter_1|Add8~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~20_combout\ = (\Counter_1|CountValue\(11) & (\Counter_1|Add8~19\ $ (GND))) # (!\Counter_1|CountValue\(11) & (!\Counter_1|Add8~19\ & VCC))
-- \Counter_1|Add8~21\ = CARRY((\Counter_1|CountValue\(11) & !\Counter_1|Add8~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Add8~19\,
	combout => \Counter_1|Add8~20_combout\,
	cout => \Counter_1|Add8~21\);

-- Location: LCCOMB_X57_Y50_N4
\Counter_1|Add9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~0_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ & (\Counter_1|Add8~0_combout\ $ (VCC))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ & ((\Counter_1|Add8~0_combout\) # 
-- (GND)))
-- \Counter_1|Add9~1\ = CARRY((\Counter_1|Add8~0_combout\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\,
	datab => \Counter_1|Add8~0_combout\,
	datad => VCC,
	combout => \Counter_1|Add9~0_combout\,
	cout => \Counter_1|Add9~1\);

-- Location: LCCOMB_X57_Y50_N6
\Counter_1|Add9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~2_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|Add8~2_combout\ & (!\Counter_1|Add9~1\)) # (!\Counter_1|Add8~2_combout\ & ((\Counter_1|Add9~1\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|Add8~2_combout\ & (\Counter_1|Add9~1\ & VCC)) # (!\Counter_1|Add8~2_combout\ & (!\Counter_1|Add9~1\))))
-- \Counter_1|Add9~3\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((!\Counter_1|Add9~1\) # (!\Counter_1|Add8~2_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (!\Counter_1|Add8~2_combout\ & !\Counter_1|Add9~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\,
	datab => \Counter_1|Add8~2_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~1\,
	combout => \Counter_1|Add9~2_combout\,
	cout => \Counter_1|Add9~3\);

-- Location: LCCOMB_X57_Y50_N8
\Counter_1|Add9~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~4_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ $ (\Counter_1|Add8~4_combout\ $ (\Counter_1|Add9~3\)))) # (GND)
-- \Counter_1|Add9~5\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & (\Counter_1|Add8~4_combout\ & !\Counter_1|Add9~3\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & 
-- ((\Counter_1|Add8~4_combout\) # (!\Counter_1|Add9~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\,
	datab => \Counter_1|Add8~4_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~3\,
	combout => \Counter_1|Add9~4_combout\,
	cout => \Counter_1|Add9~5\);

-- Location: LCCOMB_X57_Y50_N10
\Counter_1|Add9~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~6_combout\ = (\Counter_1|Add8~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & (!\Counter_1|Add9~5\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (\Counter_1|Add9~5\ & VCC)))) # (!\Counter_1|Add8~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((\Counter_1|Add9~5\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (!\Counter_1|Add9~5\))))
-- \Counter_1|Add9~7\ = CARRY((\Counter_1|Add8~6_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & !\Counter_1|Add9~5\)) # (!\Counter_1|Add8~6_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\) # (!\Counter_1|Add9~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add8~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~5\,
	combout => \Counter_1|Add9~6_combout\,
	cout => \Counter_1|Add9~7\);

-- Location: LCCOMB_X57_Y50_N12
\Counter_1|Add9~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~8_combout\ = ((\Counter_1|Add8~8_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ $ (\Counter_1|Add9~7\)))) # (GND)
-- \Counter_1|Add9~9\ = CARRY((\Counter_1|Add8~8_combout\ & ((!\Counter_1|Add9~7\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\))) # (!\Counter_1|Add8~8_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ & !\Counter_1|Add9~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add8~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~7\,
	combout => \Counter_1|Add9~8_combout\,
	cout => \Counter_1|Add9~9\);

-- Location: LCCOMB_X57_Y50_N14
\Counter_1|Add9~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add8~10_combout\ & (!\Counter_1|Add9~9\)) # (!\Counter_1|Add8~10_combout\ & ((\Counter_1|Add9~9\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add8~10_combout\ & (\Counter_1|Add9~9\ & VCC)) # (!\Counter_1|Add8~10_combout\ & (!\Counter_1|Add9~9\))))
-- \Counter_1|Add9~11\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((!\Counter_1|Add9~9\) # (!\Counter_1|Add8~10_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (!\Counter_1|Add8~10_combout\ & !\Counter_1|Add9~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\,
	datab => \Counter_1|Add8~10_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~9\,
	combout => \Counter_1|Add9~10_combout\,
	cout => \Counter_1|Add9~11\);

-- Location: LCCOMB_X57_Y50_N16
\Counter_1|Add9~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~12_combout\ = ((\Counter_1|Add8~12_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ $ (\Counter_1|Add9~11\)))) # (GND)
-- \Counter_1|Add9~13\ = CARRY((\Counter_1|Add8~12_combout\ & ((!\Counter_1|Add9~11\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\))) # (!\Counter_1|Add8~12_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & !\Counter_1|Add9~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add8~12_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~11\,
	combout => \Counter_1|Add9~12_combout\,
	cout => \Counter_1|Add9~13\);

-- Location: LCCOMB_X57_Y50_N18
\Counter_1|Add9~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add8~14_combout\ & (!\Counter_1|Add9~13\)) # (!\Counter_1|Add8~14_combout\ & ((\Counter_1|Add9~13\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add8~14_combout\ & (\Counter_1|Add9~13\ & VCC)) # (!\Counter_1|Add8~14_combout\ & (!\Counter_1|Add9~13\))))
-- \Counter_1|Add9~15\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((!\Counter_1|Add9~13\) # (!\Counter_1|Add8~14_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (!\Counter_1|Add8~14_combout\ & !\Counter_1|Add9~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\,
	datab => \Counter_1|Add8~14_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~13\,
	combout => \Counter_1|Add9~14_combout\,
	cout => \Counter_1|Add9~15\);

-- Location: LCCOMB_X57_Y50_N20
\Counter_1|Add9~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~16_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ $ (\Counter_1|Add8~16_combout\ $ (\Counter_1|Add9~15\)))) # (GND)
-- \Counter_1|Add9~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & (\Counter_1|Add8~16_combout\ & !\Counter_1|Add9~15\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & 
-- ((\Counter_1|Add8~16_combout\) # (!\Counter_1|Add9~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\,
	datab => \Counter_1|Add8~16_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~15\,
	combout => \Counter_1|Add9~16_combout\,
	cout => \Counter_1|Add9~17\);

-- Location: LCCOMB_X57_Y50_N22
\Counter_1|Add9~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~18_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add8~18_combout\ & (!\Counter_1|Add9~17\)) # (!\Counter_1|Add8~18_combout\ & ((\Counter_1|Add9~17\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add8~18_combout\ & (\Counter_1|Add9~17\ & VCC)) # (!\Counter_1|Add8~18_combout\ & (!\Counter_1|Add9~17\))))
-- \Counter_1|Add9~19\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((!\Counter_1|Add9~17\) # (!\Counter_1|Add8~18_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & 
-- (!\Counter_1|Add8~18_combout\ & !\Counter_1|Add9~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\,
	datab => \Counter_1|Add8~18_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~17\,
	combout => \Counter_1|Add9~18_combout\,
	cout => \Counter_1|Add9~19\);

-- Location: LCCOMB_X57_Y50_N24
\Counter_1|Add9~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~20_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ $ (\Counter_1|Add8~20_combout\ $ (\Counter_1|Add9~19\)))) # (GND)
-- \Counter_1|Add9~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & (\Counter_1|Add8~20_combout\ & !\Counter_1|Add9~19\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & 
-- ((\Counter_1|Add8~20_combout\) # (!\Counter_1|Add9~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\,
	datab => \Counter_1|Add8~20_combout\,
	datad => VCC,
	cin => \Counter_1|Add9~19\,
	combout => \Counter_1|Add9~20_combout\,
	cout => \Counter_1|Add9~21\);

-- Location: LCCOMB_X59_Y46_N6
\Counter_1|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~0_combout\ = \Counter_1|CountValue\(1) $ (VCC)
-- \Counter_1|Add10~1\ = CARRY(\Counter_1|CountValue\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(1),
	datad => VCC,
	combout => \Counter_1|Add10~0_combout\,
	cout => \Counter_1|Add10~1\);

-- Location: LCCOMB_X59_Y46_N8
\Counter_1|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~2_combout\ = (\Counter_1|CountValue\(2) & (!\Counter_1|Add10~1\)) # (!\Counter_1|CountValue\(2) & ((\Counter_1|Add10~1\) # (GND)))
-- \Counter_1|Add10~3\ = CARRY((!\Counter_1|Add10~1\) # (!\Counter_1|CountValue\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(2),
	datad => VCC,
	cin => \Counter_1|Add10~1\,
	combout => \Counter_1|Add10~2_combout\,
	cout => \Counter_1|Add10~3\);

-- Location: LCCOMB_X59_Y46_N10
\Counter_1|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~4_combout\ = (\Counter_1|CountValue\(3) & (\Counter_1|Add10~3\ $ (GND))) # (!\Counter_1|CountValue\(3) & (!\Counter_1|Add10~3\ & VCC))
-- \Counter_1|Add10~5\ = CARRY((\Counter_1|CountValue\(3) & !\Counter_1|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datad => VCC,
	cin => \Counter_1|Add10~3\,
	combout => \Counter_1|Add10~4_combout\,
	cout => \Counter_1|Add10~5\);

-- Location: LCCOMB_X59_Y46_N12
\Counter_1|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~6_combout\ = (\Counter_1|CountValue\(4) & (\Counter_1|Add10~5\ & VCC)) # (!\Counter_1|CountValue\(4) & (!\Counter_1|Add10~5\))
-- \Counter_1|Add10~7\ = CARRY((!\Counter_1|CountValue\(4) & !\Counter_1|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add10~5\,
	combout => \Counter_1|Add10~6_combout\,
	cout => \Counter_1|Add10~7\);

-- Location: LCCOMB_X59_Y46_N14
\Counter_1|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~8_combout\ = (\Counter_1|CountValue\(5) & ((GND) # (!\Counter_1|Add10~7\))) # (!\Counter_1|CountValue\(5) & (\Counter_1|Add10~7\ $ (GND)))
-- \Counter_1|Add10~9\ = CARRY((\Counter_1|CountValue\(5)) # (!\Counter_1|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add10~7\,
	combout => \Counter_1|Add10~8_combout\,
	cout => \Counter_1|Add10~9\);

-- Location: LCCOMB_X59_Y46_N16
\Counter_1|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~10_combout\ = (\Counter_1|CountValue\(6) & (!\Counter_1|Add10~9\)) # (!\Counter_1|CountValue\(6) & ((\Counter_1|Add10~9\) # (GND)))
-- \Counter_1|Add10~11\ = CARRY((!\Counter_1|Add10~9\) # (!\Counter_1|CountValue\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(6),
	datad => VCC,
	cin => \Counter_1|Add10~9\,
	combout => \Counter_1|Add10~10_combout\,
	cout => \Counter_1|Add10~11\);

-- Location: LCCOMB_X59_Y46_N18
\Counter_1|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~12_combout\ = (\Counter_1|CountValue\(7) & ((GND) # (!\Counter_1|Add10~11\))) # (!\Counter_1|CountValue\(7) & (\Counter_1|Add10~11\ $ (GND)))
-- \Counter_1|Add10~13\ = CARRY((\Counter_1|CountValue\(7)) # (!\Counter_1|Add10~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add10~11\,
	combout => \Counter_1|Add10~12_combout\,
	cout => \Counter_1|Add10~13\);

-- Location: LCCOMB_X59_Y46_N20
\Counter_1|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~14_combout\ = (\Counter_1|CountValue\(8) & (\Counter_1|Add10~13\ & VCC)) # (!\Counter_1|CountValue\(8) & (!\Counter_1|Add10~13\))
-- \Counter_1|Add10~15\ = CARRY((!\Counter_1|CountValue\(8) & !\Counter_1|Add10~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(8),
	datad => VCC,
	cin => \Counter_1|Add10~13\,
	combout => \Counter_1|Add10~14_combout\,
	cout => \Counter_1|Add10~15\);

-- Location: LCCOMB_X59_Y46_N22
\Counter_1|Add10~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~16_combout\ = (\Counter_1|CountValue\(9) & (\Counter_1|Add10~15\ $ (GND))) # (!\Counter_1|CountValue\(9) & (!\Counter_1|Add10~15\ & VCC))
-- \Counter_1|Add10~17\ = CARRY((\Counter_1|CountValue\(9) & !\Counter_1|Add10~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(9),
	datad => VCC,
	cin => \Counter_1|Add10~15\,
	combout => \Counter_1|Add10~16_combout\,
	cout => \Counter_1|Add10~17\);

-- Location: LCCOMB_X59_Y46_N24
\Counter_1|Add10~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~18_combout\ = (\Counter_1|CountValue\(10) & (\Counter_1|Add10~17\ & VCC)) # (!\Counter_1|CountValue\(10) & (!\Counter_1|Add10~17\))
-- \Counter_1|Add10~19\ = CARRY((!\Counter_1|CountValue\(10) & !\Counter_1|Add10~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(10),
	datad => VCC,
	cin => \Counter_1|Add10~17\,
	combout => \Counter_1|Add10~18_combout\,
	cout => \Counter_1|Add10~19\);

-- Location: LCCOMB_X59_Y46_N26
\Counter_1|Add10~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~20_combout\ = (\Counter_1|CountValue\(11) & ((GND) # (!\Counter_1|Add10~19\))) # (!\Counter_1|CountValue\(11) & (\Counter_1|Add10~19\ $ (GND)))
-- \Counter_1|Add10~21\ = CARRY((\Counter_1|CountValue\(11)) # (!\Counter_1|Add10~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Add10~19\,
	combout => \Counter_1|Add10~20_combout\,
	cout => \Counter_1|Add10~21\);

-- Location: LCCOMB_X58_Y46_N0
\Counter_1|Add11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~0_combout\ = (\Counter_1|Add10~0_combout\ & ((GND) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))) # (!\Counter_1|Add10~0_combout\ & 
-- (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ $ (GND)))
-- \Counter_1|Add11~1\ = CARRY((\Counter_1|Add10~0_combout\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~0_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\,
	datad => VCC,
	combout => \Counter_1|Add11~0_combout\,
	cout => \Counter_1|Add11~1\);

-- Location: LCCOMB_X58_Y46_N2
\Counter_1|Add11~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~2_combout\ = (\Counter_1|Add10~2_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & (!\Counter_1|Add11~1\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (\Counter_1|Add11~1\ & VCC)))) # (!\Counter_1|Add10~2_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|Add11~1\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (!\Counter_1|Add11~1\))))
-- \Counter_1|Add11~3\ = CARRY((\Counter_1|Add10~2_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & !\Counter_1|Add11~1\)) # (!\Counter_1|Add10~2_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\) # (!\Counter_1|Add11~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~2_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~1\,
	combout => \Counter_1|Add11~2_combout\,
	cout => \Counter_1|Add11~3\);

-- Location: LCCOMB_X58_Y46_N4
\Counter_1|Add11~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~4_combout\ = ((\Counter_1|Add10~4_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ $ (\Counter_1|Add11~3\)))) # (GND)
-- \Counter_1|Add11~5\ = CARRY((\Counter_1|Add10~4_combout\ & ((!\Counter_1|Add11~3\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\))) # (!\Counter_1|Add10~4_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & !\Counter_1|Add11~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~3\,
	combout => \Counter_1|Add11~4_combout\,
	cout => \Counter_1|Add11~5\);

-- Location: LCCOMB_X58_Y46_N6
\Counter_1|Add11~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~6_combout\ = (\Counter_1|Add10~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & (!\Counter_1|Add11~5\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (\Counter_1|Add11~5\ & VCC)))) # (!\Counter_1|Add10~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((\Counter_1|Add11~5\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (!\Counter_1|Add11~5\))))
-- \Counter_1|Add11~7\ = CARRY((\Counter_1|Add10~6_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & !\Counter_1|Add11~5\)) # (!\Counter_1|Add10~6_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\) # (!\Counter_1|Add11~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~5\,
	combout => \Counter_1|Add11~6_combout\,
	cout => \Counter_1|Add11~7\);

-- Location: LCCOMB_X58_Y46_N8
\Counter_1|Add11~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~8_combout\ = ((\Counter_1|Add10~8_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ $ (\Counter_1|Add11~7\)))) # (GND)
-- \Counter_1|Add11~9\ = CARRY((\Counter_1|Add10~8_combout\ & ((!\Counter_1|Add11~7\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\))) # (!\Counter_1|Add10~8_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ & !\Counter_1|Add11~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~7\,
	combout => \Counter_1|Add11~8_combout\,
	cout => \Counter_1|Add11~9\);

-- Location: LCCOMB_X58_Y46_N10
\Counter_1|Add11~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~10_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add10~10_combout\ & (!\Counter_1|Add11~9\)) # (!\Counter_1|Add10~10_combout\ & ((\Counter_1|Add11~9\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add10~10_combout\ & (\Counter_1|Add11~9\ & VCC)) # (!\Counter_1|Add10~10_combout\ & (!\Counter_1|Add11~9\))))
-- \Counter_1|Add11~11\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((!\Counter_1|Add11~9\) # (!\Counter_1|Add10~10_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (!\Counter_1|Add10~10_combout\ & !\Counter_1|Add11~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\,
	datab => \Counter_1|Add10~10_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~9\,
	combout => \Counter_1|Add11~10_combout\,
	cout => \Counter_1|Add11~11\);

-- Location: LCCOMB_X58_Y46_N12
\Counter_1|Add11~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~12_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ $ (\Counter_1|Add10~12_combout\ $ (\Counter_1|Add11~11\)))) # (GND)
-- \Counter_1|Add11~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & (\Counter_1|Add10~12_combout\ & !\Counter_1|Add11~11\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & 
-- ((\Counter_1|Add10~12_combout\) # (!\Counter_1|Add11~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\,
	datab => \Counter_1|Add10~12_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~11\,
	combout => \Counter_1|Add11~12_combout\,
	cout => \Counter_1|Add11~13\);

-- Location: LCCOMB_X58_Y46_N14
\Counter_1|Add11~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~14_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add10~14_combout\ & (!\Counter_1|Add11~13\)) # (!\Counter_1|Add10~14_combout\ & ((\Counter_1|Add11~13\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add10~14_combout\ & (\Counter_1|Add11~13\ & VCC)) # (!\Counter_1|Add10~14_combout\ & (!\Counter_1|Add11~13\))))
-- \Counter_1|Add11~15\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((!\Counter_1|Add11~13\) # (!\Counter_1|Add10~14_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (!\Counter_1|Add10~14_combout\ & !\Counter_1|Add11~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\,
	datab => \Counter_1|Add10~14_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~13\,
	combout => \Counter_1|Add11~14_combout\,
	cout => \Counter_1|Add11~15\);

-- Location: LCCOMB_X58_Y46_N16
\Counter_1|Add11~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~16_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ $ (\Counter_1|Add10~16_combout\ $ (\Counter_1|Add11~15\)))) # (GND)
-- \Counter_1|Add11~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & (\Counter_1|Add10~16_combout\ & !\Counter_1|Add11~15\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & 
-- ((\Counter_1|Add10~16_combout\) # (!\Counter_1|Add11~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\,
	datab => \Counter_1|Add10~16_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~15\,
	combout => \Counter_1|Add11~16_combout\,
	cout => \Counter_1|Add11~17\);

-- Location: LCCOMB_X58_Y46_N18
\Counter_1|Add11~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~18_combout\ = (\Counter_1|Add10~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & (!\Counter_1|Add11~17\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & 
-- (\Counter_1|Add11~17\ & VCC)))) # (!\Counter_1|Add10~18_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add11~17\) # (GND))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & (!\Counter_1|Add11~17\))))
-- \Counter_1|Add11~19\ = CARRY((\Counter_1|Add10~18_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & !\Counter_1|Add11~17\)) # (!\Counter_1|Add10~18_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\) # (!\Counter_1|Add11~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add10~18_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~17\,
	combout => \Counter_1|Add11~18_combout\,
	cout => \Counter_1|Add11~19\);

-- Location: LCCOMB_X58_Y46_N20
\Counter_1|Add11~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~20_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ $ (\Counter_1|Add10~20_combout\ $ (\Counter_1|Add11~19\)))) # (GND)
-- \Counter_1|Add11~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & (\Counter_1|Add10~20_combout\ & !\Counter_1|Add11~19\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & 
-- ((\Counter_1|Add10~20_combout\) # (!\Counter_1|Add11~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\,
	datab => \Counter_1|Add10~20_combout\,
	datad => VCC,
	cin => \Counter_1|Add11~19\,
	combout => \Counter_1|Add11~20_combout\,
	cout => \Counter_1|Add11~21\);

-- Location: LCCOMB_X59_Y48_N30
\Counter_1|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan1~0_combout\ = (!\Counter_1|CountValue\(3) & (((!\Counter_1|CountValue\(2)) # (!\Counter_1|CountValue\(1))) # (!\Counter_1|CountValue\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(0),
	datab => \Counter_1|CountValue\(3),
	datac => \Counter_1|CountValue\(1),
	datad => \Counter_1|CountValue\(2),
	combout => \Counter_1|LessThan1~0_combout\);

-- Location: LCCOMB_X58_Y50_N28
\Counter_1|CountValue[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~0_combout\ = (!\Counter_1|CountValue\(7) & (!\Counter_1|CountValue\(6) & !\Counter_1|CountValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(7),
	datab => \Counter_1|CountValue\(6),
	datac => \Counter_1|CountValue\(5),
	combout => \Counter_1|CountValue[4]~0_combout\);

-- Location: LCCOMB_X58_Y50_N30
\Counter_1|CountValue[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~1_combout\ = (\Counter_1|CountValue[4]~0_combout\ & ((\Counter_1|LessThan1~0_combout\) # (!\Counter_1|CountValue\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datac => \Counter_1|LessThan1~0_combout\,
	datad => \Counter_1|CountValue[4]~0_combout\,
	combout => \Counter_1|CountValue[4]~1_combout\);

-- Location: LCCOMB_X58_Y50_N0
\Counter_1|CountValue[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~2_combout\ = ((!\Counter_1|CountValue\(9) & ((\Counter_1|CountValue[4]~1_combout\) # (!\Counter_1|CountValue\(8))))) # (!\Counter_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue[4]~1_combout\,
	datab => \Counter_1|CountValue\(9),
	datac => \Counter_1|CountValue\(10),
	datad => \Counter_1|CountValue\(8),
	combout => \Counter_1|CountValue[4]~2_combout\);

-- Location: LCCOMB_X58_Y50_N2
\Counter_1|CountValue[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~3_combout\ = ((!\Counter_1|CountValue\(11) & \Counter_1|CountValue[4]~2_combout\)) # (!\Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(11),
	datac => \Counter_1|CountValue\(12),
	datad => \Counter_1|CountValue[4]~2_combout\,
	combout => \Counter_1|CountValue[4]~3_combout\);

-- Location: LCCOMB_X57_Y45_N2
\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Counter_1|CountValue\(10) $ (VCC)
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Counter_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(10),
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X57_Y45_N4
\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Counter_1|CountValue\(11) & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Counter_1|CountValue\(11) & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Counter_1|CountValue\(11) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X57_Y45_N6
\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Counter_1|CountValue\(12) & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Counter_1|CountValue\(12) & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Counter_1|CountValue\(12) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(12),
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X57_Y45_N8
\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X57_Y45_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66_combout\ = (\Counter_1|CountValue\(12) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(12),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66_combout\);

-- Location: LCCOMB_X57_Y45_N14
\Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67_combout\);

-- Location: LCCOMB_X57_Y45_N16
\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|CountValue\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|CountValue\(11),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\);

-- Location: LCCOMB_X57_Y45_N18
\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\);

-- Location: LCCOMB_X57_Y45_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\);

-- Location: LCCOMB_X57_Y45_N0
\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|CountValue\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|CountValue\(10),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\);

-- Location: LCCOMB_X57_Y45_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|CountValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|CountValue\(9),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\);

-- Location: LCCOMB_X55_Y45_N0
\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|CountValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|CountValue\(9),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\);

-- Location: LCCOMB_X57_Y45_N20
\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~73_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[15]~72_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X57_Y45_N22
\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~71_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[16]~70_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X57_Y45_N24
\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~68_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[17]~69_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X57_Y45_N26
\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~66_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[18]~67_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y45_N28
\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X58_Y45_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74_combout\);

-- Location: LCCOMB_X58_Y45_N14
\Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Counter_1|CountValue\(11))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Counter_1|CountValue\(11),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115_combout\);

-- Location: LCCOMB_X58_Y45_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Counter_1|CountValue\(10)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Counter_1|CountValue\(10),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\);

-- Location: LCCOMB_X58_Y45_N20
\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\);

-- Location: LCCOMB_X58_Y45_N22
\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\ = (\Counter_1|CountValue\(9) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(9),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\);

-- Location: LCCOMB_X58_Y45_N28
\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\);

-- Location: LCCOMB_X58_Y45_N26
\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\ = (\Counter_1|CountValue\(8) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(8),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\);

-- Location: LCCOMB_X58_Y45_N24
\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\ = (\Counter_1|CountValue\(8) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(8),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\);

-- Location: LCCOMB_X58_Y45_N0
\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~78_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[20]~79_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X58_Y45_N2
\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~76_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[21]~77_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X58_Y45_N4
\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~75_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X58_Y45_N6
\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~74_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[23]~115_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y45_N8
\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X59_Y45_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\) # 
-- ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[22]~116_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\);

-- Location: LCCOMB_X59_Y45_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\);

-- Location: LCCOMB_X59_Y45_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\);

-- Location: LCCOMB_X58_Y45_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Counter_1|CountValue\(9))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(9),
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\);

-- Location: LCCOMB_X58_Y45_N16
\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\);

-- Location: LCCOMB_X58_Y45_N18
\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue\(8),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\);

-- Location: LCCOMB_X60_Y45_N20
\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\ = (\Counter_1|CountValue\(7) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\);

-- Location: LCCOMB_X60_Y45_N26
\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\ = (\Counter_1|CountValue\(7) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\);

-- Location: LCCOMB_X59_Y45_N0
\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~85_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[25]~84_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X59_Y45_N2
\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~83_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[26]~82_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X59_Y45_N4
\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~81_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X59_Y45_N6
\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~110_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[28]~80_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y45_N8
\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X59_Y45_N14
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY(!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X59_Y45_N16
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND))) 
-- # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X59_Y45_N18
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & VCC)) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ $ (GND)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X59_Y45_N20
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND))) 
-- # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X59_Y45_N22
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ $ (GND)
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY(!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X59_Y45_N24
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY(!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X59_Y45_N26
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY(!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X59_Y45_N28
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X63_Y45_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\);

-- Location: LCCOMB_X63_Y45_N28
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\);

-- Location: LCCOMB_X63_Y45_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\);

-- Location: LCCOMB_X63_Y45_N22
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\);

-- Location: LCCOMB_X63_Y45_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\);

-- Location: LCCOMB_X63_Y45_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\);

-- Location: LCCOMB_X63_Y45_N20
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\);

-- Location: LCCOMB_X60_Y45_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\);

-- Location: LCCOMB_X60_Y45_N12
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\);

-- Location: LCCOMB_X60_Y45_N10
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\);

-- Location: LCCOMB_X62_Y45_N28
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\);

-- Location: LCCOMB_X58_Y44_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\);

-- Location: LCCOMB_X58_Y44_N0
\Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\) # 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|StageOut[27]~117_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111_combout\);

-- Location: LCCOMB_X58_Y44_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\);

-- Location: LCCOMB_X58_Y44_N2
\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Counter_1|CountValue\(8)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(8),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\);

-- Location: LCCOMB_X58_Y44_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\);

-- Location: LCCOMB_X58_Y44_N4
\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\ = (\Counter_1|CountValue\(7) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(7),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\);

-- Location: LCCOMB_X58_Y44_N26
\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\ = (\Counter_1|CountValue\(6) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(6),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\);

-- Location: LCCOMB_X58_Y44_N28
\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\ = (\Counter_1|CountValue\(6) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(6),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\);

-- Location: LCCOMB_X58_Y44_N16
\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~91_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[30]~90_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X58_Y44_N18
\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~89_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[31]~88_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X58_Y44_N20
\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~87_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X58_Y44_N22
\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~86_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[33]~111_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X58_Y44_N24
\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y45_N14
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\);

-- Location: LCCOMB_X62_Y45_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\);

-- Location: LCCOMB_X63_Y45_N0
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~129_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[105]~130_combout\,
	datad => VCC,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X63_Y45_N2
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~128_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[106]~127_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X63_Y45_N4
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~125_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[107]~126_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X63_Y45_N6
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~124_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[108]~123_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X63_Y45_N8
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~122_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[109]~121_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X63_Y45_N10
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & VCC)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[110]~120_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X63_Y45_N12
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\ & ((GND) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ $ (GND)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[111]~119_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X63_Y45_N14
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & VCC)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[112]~118_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X63_Y45_N16
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X61_Y45_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\);

-- Location: LCCOMB_X61_Y45_N8
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\);

-- Location: LCCOMB_X62_Y45_N6
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\);

-- Location: LCCOMB_X61_Y45_N4
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\);

-- Location: LCCOMB_X62_Y45_N22
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & 
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\);

-- Location: LCCOMB_X62_Y45_N12
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\);

-- Location: LCCOMB_X60_Y45_N14
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\);

-- Location: LCCOMB_X60_Y45_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\);

-- Location: LCCOMB_X62_Y45_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\);

-- Location: LCCOMB_X62_Y46_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\);

-- Location: LCCOMB_X62_Y45_N4
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\);

-- Location: LCCOMB_X62_Y46_N8
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\);

-- Location: LCCOMB_X62_Y45_N20
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\);

-- Location: LCCOMB_X62_Y45_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\);

-- Location: LCCOMB_X62_Y45_N16
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\);

-- Location: LCCOMB_X62_Y45_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\);

-- Location: LCCOMB_X58_Y44_N8
\Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92_combout\);

-- Location: LCCOMB_X59_Y44_N2
\Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\) # 
-- ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[32]~118_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X59_Y44_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\Counter_1|CountValue\(7)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(7),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\);

-- Location: LCCOMB_X58_Y44_N6
\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\);

-- Location: LCCOMB_X58_Y44_N14
\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\);

-- Location: LCCOMB_X59_Y44_N0
\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\ = (\Counter_1|CountValue\(6) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(6),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\);

-- Location: LCCOMB_X59_Y44_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\ = (\Counter_1|CountValue\(5) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\);

-- Location: LCCOMB_X59_Y44_N28
\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ = (\Counter_1|CountValue\(5) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X59_Y44_N18
\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~96_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X59_Y44_N20
\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~95_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[36]~94_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X59_Y44_N22
\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~93_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X59_Y44_N24
\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~92_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X59_Y44_N26
\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y45_N8
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = !\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X60_Y45_N16
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\);

-- Location: LCCOMB_X60_Y45_N6
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\);

-- Location: LCCOMB_X61_Y45_N10
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\,
	datad => VCC,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X61_Y45_N12
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~138_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[119]~196_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X61_Y45_N14
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~137_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X61_Y45_N16
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~136_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X61_Y45_N18
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~135_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X61_Y45_N20
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~134_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X61_Y45_N22
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~133_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X61_Y45_N24
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~132_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X61_Y45_N26
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~131_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X61_Y45_N28
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X61_Y46_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[126]~171_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\);

-- Location: LCCOMB_X61_Y46_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\);

-- Location: LCCOMB_X61_Y45_N6
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[125]~172_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\);

-- Location: LCCOMB_X61_Y45_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\);

-- Location: LCCOMB_X62_Y45_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[124]~173_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\);

-- Location: LCCOMB_X61_Y45_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\);

-- Location: LCCOMB_X60_Y46_N12
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\);

-- Location: LCCOMB_X60_Y45_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[123]~192_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\);

-- Location: LCCOMB_X62_Y46_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[122]~193_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\);

-- Location: LCCOMB_X62_Y46_N12
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\);

-- Location: LCCOMB_X62_Y46_N4
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[121]~194_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\);

-- Location: LCCOMB_X62_Y46_N10
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\);

-- Location: LCCOMB_X62_Y46_N20
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\);

-- Location: LCCOMB_X62_Y45_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[120]~195_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\);

-- Location: LCCOMB_X60_Y47_N10
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\);

-- Location: LCCOMB_X60_Y46_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\);

-- Location: LCCOMB_X60_Y46_N16
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\);

-- Location: LCCOMB_X60_Y45_N22
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~175_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[118]~174_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\);

-- Location: LCCOMB_X59_Y44_N16
\Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\) # 
-- ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[37]~119_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113_combout\);

-- Location: LCCOMB_X59_Y44_N6
\Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X59_Y44_N14
\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Counter_1|CountValue\(6)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue\(6),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\);

-- Location: LCCOMB_X60_Y44_N10
\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X59_Y44_N8
\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\Counter_1|CountValue\(5) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(5),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: LCCOMB_X59_Y44_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\);

-- Location: LCCOMB_X61_Y44_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\ = (\Counter_1|CountValue\(4) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\);

-- Location: LCCOMB_X59_Y44_N4
\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Counter_1|CountValue\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue\(4),
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\);

-- Location: LCCOMB_X60_Y44_N0
\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~103_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[40]~102_combout\,
	datad => VCC,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X60_Y44_N2
\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\)))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[41]~101_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X60_Y44_N4
\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\)))))
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X60_Y44_N6
\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~113_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y44_N8
\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y47_N28
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\ = !\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\);

-- Location: LCCOMB_X60_Y47_N8
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\);

-- Location: LCCOMB_X60_Y47_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[0]~18_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\);

-- Location: LCCOMB_X61_Y46_N0
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\,
	datad => VCC,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X61_Y46_N2
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~148_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X61_Y46_N4
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~146_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X61_Y46_N6
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~145_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X61_Y46_N8
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~144_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X61_Y46_N10
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~143_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X61_Y46_N12
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~142_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X61_Y46_N14
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~141_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X61_Y46_N16
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~140_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X61_Y46_N18
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~139_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X61_Y46_N20
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X61_Y47_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[140]~176_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\);

-- Location: LCCOMB_X61_Y46_N28
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\);

-- Location: LCCOMB_X61_Y46_N22
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\);

-- Location: LCCOMB_X62_Y47_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[139]~177_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\);

-- Location: LCCOMB_X62_Y45_N8
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[138]~178_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\);

-- Location: LCCOMB_X62_Y47_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\);

-- Location: LCCOMB_X60_Y46_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\);

-- Location: LCCOMB_X60_Y45_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[137]~179_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\);

-- Location: LCCOMB_X62_Y46_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[136]~180_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\);

-- Location: LCCOMB_X61_Y46_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\);

-- Location: LCCOMB_X60_Y46_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\);

-- Location: LCCOMB_X62_Y46_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[135]~181_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\);

-- Location: LCCOMB_X60_Y46_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\);

-- Location: LCCOMB_X62_Y45_N10
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[134]~182_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\);

-- Location: LCCOMB_X60_Y47_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[133]~201_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\);

-- Location: LCCOMB_X60_Y47_N4
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\);

-- Location: LCCOMB_X60_Y45_N4
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\) # 
-- ((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[132]~147_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\);

-- Location: LCCOMB_X61_Y47_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\);

-- Location: LCCOMB_X60_Y47_N14
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~198_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[131]~197_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\);

-- Location: LCCOMB_X60_Y47_N24
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\);

-- Location: LCCOMB_X60_Y44_N30
\Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\) # 
-- ((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|StageOut[42]~120_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114_combout\);

-- Location: LCCOMB_X60_Y44_N28
\Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104_combout\);

-- Location: LCCOMB_X60_Y44_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105_combout\);

-- Location: LCCOMB_X61_Y44_N8
\Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\Counter_1|CountValue\(5))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(5),
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121_combout\);

-- Location: LCCOMB_X60_Y44_N26
\Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107_combout\ = (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107_combout\);

-- Location: LCCOMB_X61_Y44_N12
\Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106_combout\ = (\Counter_1|CountValue\(4) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(4),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106_combout\);

-- Location: LCCOMB_X61_Y44_N2
\Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108_combout\ = (\Counter_1|CountValue\(3) & \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(3),
	datad => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108_combout\);

-- Location: LCCOMB_X60_Y44_N24
\Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109_combout\ = (\Counter_1|CountValue\(3) & !\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(3),
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109_combout\);

-- Location: LCCOMB_X60_Y44_N14
\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1_cout\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108_combout\) # (\Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~108_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[45]~109_combout\,
	datad => VCC,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1_cout\);

-- Location: LCCOMB_X60_Y44_N16
\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~107_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[46]~106_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1_cout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3_cout\);

-- Location: LCCOMB_X60_Y44_N18
\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3_cout\ & ((\Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105_combout\) # 
-- (\Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~105_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[47]~121_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3_cout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout\);

-- Location: LCCOMB_X60_Y44_N20
\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104_combout\ & 
-- !\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~114_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|StageOut[48]~104_combout\,
	datad => VCC,
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5_cout\,
	cout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y44_N22
\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X60_Y47_N22
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\ = !\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\);

-- Location: LCCOMB_X60_Y47_N16
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\ = (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\);

-- Location: LCCOMB_X60_Y47_N6
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[0]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\);

-- Location: LCCOMB_X61_Y47_N0
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\) # (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\,
	datad => VCC,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X61_Y47_N2
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X61_Y47_N4
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X61_Y47_N6
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\ & (((!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\ & !\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X61_Y47_N8
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X61_Y47_N10
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X61_Y47_N12
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X61_Y47_N14
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X61_Y47_N16
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X61_Y47_N18
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\ & 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\)))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\ & 
-- !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X61_Y47_N20
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\))))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\) # (GND))))
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\) # ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\,
	datad => VCC,
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X61_Y47_N22
\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X60_Y47_N18
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~183_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[154]~149_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\);

-- Location: LCCOMB_X59_Y47_N28
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~150_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[153]~184_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\);

-- Location: LCCOMB_X61_Y47_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~185_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[152]~151_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\);

-- Location: LCCOMB_X59_Y47_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~152_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[151]~186_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\);

-- Location: LCCOMB_X61_Y47_N28
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~187_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[150]~153_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\);

-- Location: LCCOMB_X59_Y47_N0
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~188_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[149]~154_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\);

-- Location: LCCOMB_X59_Y47_N30
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~189_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[148]~155_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\);

-- Location: LCCOMB_X60_Y47_N12
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~190_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[147]~156_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\);

-- Location: LCCOMB_X60_Y47_N2
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~157_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[146]~191_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\);

-- Location: LCCOMB_X60_Y47_N20
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\) # 
-- (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~159_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[145]~158_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\);

-- Location: LCCOMB_X60_Y47_N26
\Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\) # 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~199_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[144]~200_combout\,
	datac => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \Counter_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\);

-- Location: LCCOMB_X59_Y47_N4
\Counter_1|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~0_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\ $ (GND))) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((GND) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\)))
-- \Counter_1|Add5~1\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[158]~170_combout\,
	datad => VCC,
	combout => \Counter_1|Add5~0_combout\,
	cout => \Counter_1|Add5~1\);

-- Location: LCCOMB_X59_Y47_N6
\Counter_1|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~2_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\Counter_1|Add5~1\) # (GND))) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\Counter_1|Add5~1\)))) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ & 
-- ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\Counter_1|Add5~1\)) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Counter_1|Add5~1\ & VCC))))
-- \Counter_1|Add5~3\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ & ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\) # (!\Counter_1|Add5~1\))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\ & (\Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Counter_1|Add5~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[159]~169_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~1\,
	combout => \Counter_1|Add5~2_combout\,
	cout => \Counter_1|Add5~3\);

-- Location: LCCOMB_X59_Y47_N8
\Counter_1|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~4_combout\ = ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\ $ (\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (!\Counter_1|Add5~3\)))) # (GND)
-- \Counter_1|Add5~5\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Counter_1|Add5~3\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\ & ((!\Counter_1|Add5~3\) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[160]~168_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~3\,
	combout => \Counter_1|Add5~4_combout\,
	cout => \Counter_1|Add5~5\);

-- Location: LCCOMB_X59_Y47_N10
\Counter_1|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~6_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ & ((\Counter_1|Add5~5\) # (GND))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ & (!\Counter_1|Add5~5\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ & (!\Counter_1|Add5~5\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ & (\Counter_1|Add5~5\ & VCC))))
-- \Counter_1|Add5~7\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\) # (!\Counter_1|Add5~5\))) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\ & !\Counter_1|Add5~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[161]~167_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~5\,
	combout => \Counter_1|Add5~6_combout\,
	cout => \Counter_1|Add5~7\);

-- Location: LCCOMB_X59_Y47_N12
\Counter_1|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~8_combout\ = ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\ $ (\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (!\Counter_1|Add5~7\)))) # (GND)
-- \Counter_1|Add5~9\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\ & (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Counter_1|Add5~7\)) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\ & ((!\Counter_1|Add5~7\) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[162]~166_combout\,
	datab => \Counter_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~7\,
	combout => \Counter_1|Add5~8_combout\,
	cout => \Counter_1|Add5~9\);

-- Location: LCCOMB_X59_Y47_N14
\Counter_1|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~10_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ & ((\Counter_1|Add5~9\) # (GND))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ & (!\Counter_1|Add5~9\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ & (!\Counter_1|Add5~9\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ & (\Counter_1|Add5~9\ & VCC))))
-- \Counter_1|Add5~11\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\) # (!\Counter_1|Add5~9\))) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\ & !\Counter_1|Add5~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[163]~165_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~9\,
	combout => \Counter_1|Add5~10_combout\,
	cout => \Counter_1|Add5~11\);

-- Location: LCCOMB_X59_Y47_N16
\Counter_1|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~12_combout\ = ((\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\ $ (!\Counter_1|Add5~11\)))) # (GND)
-- \Counter_1|Add5~13\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\ & !\Counter_1|Add5~11\)) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!\Counter_1|Add5~11\) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[164]~164_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~11\,
	combout => \Counter_1|Add5~12_combout\,
	cout => \Counter_1|Add5~13\);

-- Location: LCCOMB_X59_Y47_N18
\Counter_1|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~14_combout\ = (\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ & ((\Counter_1|Add5~13\) # (GND))) # 
-- (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ & (!\Counter_1|Add5~13\)))) # (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ & (!\Counter_1|Add5~13\)) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ & (\Counter_1|Add5~13\ & VCC))))
-- \Counter_1|Add5~15\ = CARRY((\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\) # (!\Counter_1|Add5~13\))) # 
-- (!\Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\ & !\Counter_1|Add5~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[165]~163_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~13\,
	combout => \Counter_1|Add5~14_combout\,
	cout => \Counter_1|Add5~15\);

-- Location: LCCOMB_X59_Y47_N20
\Counter_1|Add5~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~16_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\ & (!\Counter_1|Add5~15\ & VCC)) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\ & (\Counter_1|Add5~15\ $ (GND)))
-- \Counter_1|Add5~17\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\ & !\Counter_1|Add5~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[166]~162_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~15\,
	combout => \Counter_1|Add5~16_combout\,
	cout => \Counter_1|Add5~17\);

-- Location: LCCOMB_X59_Y47_N22
\Counter_1|Add5~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~18_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\ & ((\Counter_1|Add5~17\) # (GND))) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\ & (!\Counter_1|Add5~17\))
-- \Counter_1|Add5~19\ = CARRY((\Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\) # (!\Counter_1|Add5~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[167]~161_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~17\,
	combout => \Counter_1|Add5~18_combout\,
	cout => \Counter_1|Add5~19\);

-- Location: LCCOMB_X59_Y47_N24
\Counter_1|Add5~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~20_combout\ = (\Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\ & (!\Counter_1|Add5~19\ & VCC)) # (!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\ & (\Counter_1|Add5~19\ $ (GND)))
-- \Counter_1|Add5~21\ = CARRY((!\Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\ & !\Counter_1|Add5~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod1|auto_generated|divider|divider|StageOut[168]~160_combout\,
	datad => VCC,
	cin => \Counter_1|Add5~19\,
	combout => \Counter_1|Add5~20_combout\,
	cout => \Counter_1|Add5~21\);

-- Location: LCCOMB_X59_Y47_N26
\Counter_1|Add5~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add5~22_combout\ = !\Counter_1|Add5~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Add5~21\,
	combout => \Counter_1|Add5~22_combout\);

-- Location: LCCOMB_X58_Y47_N0
\Counter_1|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~0_combout\ = (\Counter_1|Add5~0_combout\ & (\Counter_1|Add5~4_combout\ $ (VCC))) # (!\Counter_1|Add5~0_combout\ & (\Counter_1|Add5~4_combout\ & VCC))
-- \Counter_1|Add6~1\ = CARRY((\Counter_1|Add5~0_combout\ & \Counter_1|Add5~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~0_combout\,
	datab => \Counter_1|Add5~4_combout\,
	datad => VCC,
	combout => \Counter_1|Add6~0_combout\,
	cout => \Counter_1|Add6~1\);

-- Location: LCCOMB_X58_Y47_N2
\Counter_1|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~2_combout\ = (\Counter_1|Add5~2_combout\ & ((\Counter_1|Add5~6_combout\ & (\Counter_1|Add6~1\ & VCC)) # (!\Counter_1|Add5~6_combout\ & (!\Counter_1|Add6~1\)))) # (!\Counter_1|Add5~2_combout\ & ((\Counter_1|Add5~6_combout\ & 
-- (!\Counter_1|Add6~1\)) # (!\Counter_1|Add5~6_combout\ & ((\Counter_1|Add6~1\) # (GND)))))
-- \Counter_1|Add6~3\ = CARRY((\Counter_1|Add5~2_combout\ & (!\Counter_1|Add5~6_combout\ & !\Counter_1|Add6~1\)) # (!\Counter_1|Add5~2_combout\ & ((!\Counter_1|Add6~1\) # (!\Counter_1|Add5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~2_combout\,
	datab => \Counter_1|Add5~6_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~1\,
	combout => \Counter_1|Add6~2_combout\,
	cout => \Counter_1|Add6~3\);

-- Location: LCCOMB_X58_Y47_N4
\Counter_1|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~4_combout\ = ((\Counter_1|Add5~4_combout\ $ (\Counter_1|Add5~8_combout\ $ (!\Counter_1|Add6~3\)))) # (GND)
-- \Counter_1|Add6~5\ = CARRY((\Counter_1|Add5~4_combout\ & ((\Counter_1|Add5~8_combout\) # (!\Counter_1|Add6~3\))) # (!\Counter_1|Add5~4_combout\ & (\Counter_1|Add5~8_combout\ & !\Counter_1|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~4_combout\,
	datab => \Counter_1|Add5~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~3\,
	combout => \Counter_1|Add6~4_combout\,
	cout => \Counter_1|Add6~5\);

-- Location: LCCOMB_X58_Y47_N6
\Counter_1|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~6_combout\ = (\Counter_1|Add5~6_combout\ & ((\Counter_1|Add5~10_combout\ & (\Counter_1|Add6~5\ & VCC)) # (!\Counter_1|Add5~10_combout\ & (!\Counter_1|Add6~5\)))) # (!\Counter_1|Add5~6_combout\ & ((\Counter_1|Add5~10_combout\ & 
-- (!\Counter_1|Add6~5\)) # (!\Counter_1|Add5~10_combout\ & ((\Counter_1|Add6~5\) # (GND)))))
-- \Counter_1|Add6~7\ = CARRY((\Counter_1|Add5~6_combout\ & (!\Counter_1|Add5~10_combout\ & !\Counter_1|Add6~5\)) # (!\Counter_1|Add5~6_combout\ & ((!\Counter_1|Add6~5\) # (!\Counter_1|Add5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~6_combout\,
	datab => \Counter_1|Add5~10_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~5\,
	combout => \Counter_1|Add6~6_combout\,
	cout => \Counter_1|Add6~7\);

-- Location: LCCOMB_X58_Y47_N8
\Counter_1|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~8_combout\ = ((\Counter_1|Add5~8_combout\ $ (\Counter_1|Add5~12_combout\ $ (!\Counter_1|Add6~7\)))) # (GND)
-- \Counter_1|Add6~9\ = CARRY((\Counter_1|Add5~8_combout\ & ((\Counter_1|Add5~12_combout\) # (!\Counter_1|Add6~7\))) # (!\Counter_1|Add5~8_combout\ & (\Counter_1|Add5~12_combout\ & !\Counter_1|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~8_combout\,
	datab => \Counter_1|Add5~12_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~7\,
	combout => \Counter_1|Add6~8_combout\,
	cout => \Counter_1|Add6~9\);

-- Location: LCCOMB_X58_Y47_N10
\Counter_1|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~10_combout\ = (\Counter_1|Add5~10_combout\ & ((\Counter_1|Add5~14_combout\ & (\Counter_1|Add6~9\ & VCC)) # (!\Counter_1|Add5~14_combout\ & (!\Counter_1|Add6~9\)))) # (!\Counter_1|Add5~10_combout\ & ((\Counter_1|Add5~14_combout\ & 
-- (!\Counter_1|Add6~9\)) # (!\Counter_1|Add5~14_combout\ & ((\Counter_1|Add6~9\) # (GND)))))
-- \Counter_1|Add6~11\ = CARRY((\Counter_1|Add5~10_combout\ & (!\Counter_1|Add5~14_combout\ & !\Counter_1|Add6~9\)) # (!\Counter_1|Add5~10_combout\ & ((!\Counter_1|Add6~9\) # (!\Counter_1|Add5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~10_combout\,
	datab => \Counter_1|Add5~14_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~9\,
	combout => \Counter_1|Add6~10_combout\,
	cout => \Counter_1|Add6~11\);

-- Location: LCCOMB_X58_Y47_N12
\Counter_1|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~12_combout\ = ((\Counter_1|Add5~16_combout\ $ (\Counter_1|Add5~12_combout\ $ (!\Counter_1|Add6~11\)))) # (GND)
-- \Counter_1|Add6~13\ = CARRY((\Counter_1|Add5~16_combout\ & ((\Counter_1|Add5~12_combout\) # (!\Counter_1|Add6~11\))) # (!\Counter_1|Add5~16_combout\ & (\Counter_1|Add5~12_combout\ & !\Counter_1|Add6~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~16_combout\,
	datab => \Counter_1|Add5~12_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~11\,
	combout => \Counter_1|Add6~12_combout\,
	cout => \Counter_1|Add6~13\);

-- Location: LCCOMB_X58_Y47_N14
\Counter_1|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~14_combout\ = (\Counter_1|Add5~14_combout\ & ((\Counter_1|Add5~18_combout\ & (\Counter_1|Add6~13\ & VCC)) # (!\Counter_1|Add5~18_combout\ & (!\Counter_1|Add6~13\)))) # (!\Counter_1|Add5~14_combout\ & ((\Counter_1|Add5~18_combout\ & 
-- (!\Counter_1|Add6~13\)) # (!\Counter_1|Add5~18_combout\ & ((\Counter_1|Add6~13\) # (GND)))))
-- \Counter_1|Add6~15\ = CARRY((\Counter_1|Add5~14_combout\ & (!\Counter_1|Add5~18_combout\ & !\Counter_1|Add6~13\)) # (!\Counter_1|Add5~14_combout\ & ((!\Counter_1|Add6~13\) # (!\Counter_1|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~14_combout\,
	datab => \Counter_1|Add5~18_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~13\,
	combout => \Counter_1|Add6~14_combout\,
	cout => \Counter_1|Add6~15\);

-- Location: LCCOMB_X58_Y47_N16
\Counter_1|Add6~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~16_combout\ = ((\Counter_1|Add5~16_combout\ $ (\Counter_1|Add5~20_combout\ $ (!\Counter_1|Add6~15\)))) # (GND)
-- \Counter_1|Add6~17\ = CARRY((\Counter_1|Add5~16_combout\ & ((\Counter_1|Add5~20_combout\) # (!\Counter_1|Add6~15\))) # (!\Counter_1|Add5~16_combout\ & (\Counter_1|Add5~20_combout\ & !\Counter_1|Add6~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~16_combout\,
	datab => \Counter_1|Add5~20_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~15\,
	combout => \Counter_1|Add6~16_combout\,
	cout => \Counter_1|Add6~17\);

-- Location: LCCOMB_X58_Y47_N18
\Counter_1|Add6~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~18_combout\ = (\Counter_1|Add5~22_combout\ & ((\Counter_1|Add5~18_combout\ & (\Counter_1|Add6~17\ & VCC)) # (!\Counter_1|Add5~18_combout\ & (!\Counter_1|Add6~17\)))) # (!\Counter_1|Add5~22_combout\ & ((\Counter_1|Add5~18_combout\ & 
-- (!\Counter_1|Add6~17\)) # (!\Counter_1|Add5~18_combout\ & ((\Counter_1|Add6~17\) # (GND)))))
-- \Counter_1|Add6~19\ = CARRY((\Counter_1|Add5~22_combout\ & (!\Counter_1|Add5~18_combout\ & !\Counter_1|Add6~17\)) # (!\Counter_1|Add5~22_combout\ & ((!\Counter_1|Add6~17\) # (!\Counter_1|Add5~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~22_combout\,
	datab => \Counter_1|Add5~18_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~17\,
	combout => \Counter_1|Add6~18_combout\,
	cout => \Counter_1|Add6~19\);

-- Location: LCCOMB_X58_Y47_N20
\Counter_1|Add6~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~20_combout\ = ((\Counter_1|Add5~22_combout\ $ (\Counter_1|Add5~20_combout\ $ (!\Counter_1|Add6~19\)))) # (GND)
-- \Counter_1|Add6~21\ = CARRY((\Counter_1|Add5~22_combout\ & ((\Counter_1|Add5~20_combout\) # (!\Counter_1|Add6~19\))) # (!\Counter_1|Add5~22_combout\ & (\Counter_1|Add5~20_combout\ & !\Counter_1|Add6~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~22_combout\,
	datab => \Counter_1|Add5~20_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~19\,
	combout => \Counter_1|Add6~20_combout\,
	cout => \Counter_1|Add6~21\);

-- Location: LCCOMB_X58_Y47_N22
\Counter_1|Add6~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~22_combout\ = (((\Counter_1|Add6~21\))) # (GND)
-- \Counter_1|Add6~23\ = CARRY(\Counter_1|Add5~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add5~22_combout\,
	datad => VCC,
	cin => \Counter_1|Add6~21\,
	combout => \Counter_1|Add6~22_combout\,
	cout => \Counter_1|Add6~23\);

-- Location: LCCOMB_X58_Y47_N24
\Counter_1|Add6~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~24_combout\ = \Counter_1|Add6~23\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Add6~23\,
	combout => \Counter_1|Add6~24_combout\);

-- Location: LCCOMB_X58_Y47_N30
\Counter_1|Add6~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~26_combout\ = \Counter_1|Add5~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|Add5~2_combout\,
	combout => \Counter_1|Add6~26_combout\);

-- Location: LCCOMB_X58_Y47_N28
\Counter_1|Add6~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add6~28_combout\ = \Counter_1|Add5~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|Add5~0_combout\,
	combout => \Counter_1|Add6~28_combout\);

-- Location: LCCOMB_X57_Y48_N16
\Counter_1|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~0_combout\ = (\Counter_1|CountValue\(3) & ((GND) # (!\Counter_1|Add6~28_combout\))) # (!\Counter_1|CountValue\(3) & (\Counter_1|Add6~28_combout\ $ (GND)))
-- \Counter_1|Add7~1\ = CARRY((\Counter_1|CountValue\(3)) # (!\Counter_1|Add6~28_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datab => \Counter_1|Add6~28_combout\,
	datad => VCC,
	combout => \Counter_1|Add7~0_combout\,
	cout => \Counter_1|Add7~1\);

-- Location: LCCOMB_X57_Y48_N18
\Counter_1|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~2_combout\ = (\Counter_1|Add6~26_combout\ & ((\Counter_1|CountValue\(4) & (!\Counter_1|Add7~1\)) # (!\Counter_1|CountValue\(4) & ((\Counter_1|Add7~1\) # (GND))))) # (!\Counter_1|Add6~26_combout\ & ((\Counter_1|CountValue\(4) & 
-- (\Counter_1|Add7~1\ & VCC)) # (!\Counter_1|CountValue\(4) & (!\Counter_1|Add7~1\))))
-- \Counter_1|Add7~3\ = CARRY((\Counter_1|Add6~26_combout\ & ((!\Counter_1|Add7~1\) # (!\Counter_1|CountValue\(4)))) # (!\Counter_1|Add6~26_combout\ & (!\Counter_1|CountValue\(4) & !\Counter_1|Add7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add6~26_combout\,
	datab => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add7~1\,
	combout => \Counter_1|Add7~2_combout\,
	cout => \Counter_1|Add7~3\);

-- Location: LCCOMB_X57_Y48_N20
\Counter_1|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~4_combout\ = ((\Counter_1|Add6~0_combout\ $ (\Counter_1|CountValue\(5) $ (\Counter_1|Add7~3\)))) # (GND)
-- \Counter_1|Add7~5\ = CARRY((\Counter_1|Add6~0_combout\ & (\Counter_1|CountValue\(5) & !\Counter_1|Add7~3\)) # (!\Counter_1|Add6~0_combout\ & ((\Counter_1|CountValue\(5)) # (!\Counter_1|Add7~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add6~0_combout\,
	datab => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add7~3\,
	combout => \Counter_1|Add7~4_combout\,
	cout => \Counter_1|Add7~5\);

-- Location: LCCOMB_X57_Y48_N22
\Counter_1|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~6_combout\ = (\Counter_1|CountValue\(6) & ((\Counter_1|Add6~2_combout\ & (!\Counter_1|Add7~5\)) # (!\Counter_1|Add6~2_combout\ & (\Counter_1|Add7~5\ & VCC)))) # (!\Counter_1|CountValue\(6) & ((\Counter_1|Add6~2_combout\ & 
-- ((\Counter_1|Add7~5\) # (GND))) # (!\Counter_1|Add6~2_combout\ & (!\Counter_1|Add7~5\))))
-- \Counter_1|Add7~7\ = CARRY((\Counter_1|CountValue\(6) & (\Counter_1|Add6~2_combout\ & !\Counter_1|Add7~5\)) # (!\Counter_1|CountValue\(6) & ((\Counter_1|Add6~2_combout\) # (!\Counter_1|Add7~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datab => \Counter_1|Add6~2_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~5\,
	combout => \Counter_1|Add7~6_combout\,
	cout => \Counter_1|Add7~7\);

-- Location: LCCOMB_X57_Y48_N24
\Counter_1|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~8_combout\ = ((\Counter_1|Add6~4_combout\ $ (\Counter_1|CountValue\(7) $ (\Counter_1|Add7~7\)))) # (GND)
-- \Counter_1|Add7~9\ = CARRY((\Counter_1|Add6~4_combout\ & (\Counter_1|CountValue\(7) & !\Counter_1|Add7~7\)) # (!\Counter_1|Add6~4_combout\ & ((\Counter_1|CountValue\(7)) # (!\Counter_1|Add7~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add6~4_combout\,
	datab => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add7~7\,
	combout => \Counter_1|Add7~8_combout\,
	cout => \Counter_1|Add7~9\);

-- Location: LCCOMB_X57_Y48_N26
\Counter_1|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~10_combout\ = (\Counter_1|CountValue\(8) & ((\Counter_1|Add6~6_combout\ & (!\Counter_1|Add7~9\)) # (!\Counter_1|Add6~6_combout\ & (\Counter_1|Add7~9\ & VCC)))) # (!\Counter_1|CountValue\(8) & ((\Counter_1|Add6~6_combout\ & 
-- ((\Counter_1|Add7~9\) # (GND))) # (!\Counter_1|Add6~6_combout\ & (!\Counter_1|Add7~9\))))
-- \Counter_1|Add7~11\ = CARRY((\Counter_1|CountValue\(8) & (\Counter_1|Add6~6_combout\ & !\Counter_1|Add7~9\)) # (!\Counter_1|CountValue\(8) & ((\Counter_1|Add6~6_combout\) # (!\Counter_1|Add7~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(8),
	datab => \Counter_1|Add6~6_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~9\,
	combout => \Counter_1|Add7~10_combout\,
	cout => \Counter_1|Add7~11\);

-- Location: LCCOMB_X57_Y48_N28
\Counter_1|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~12_combout\ = ((\Counter_1|CountValue\(9) $ (\Counter_1|Add6~8_combout\ $ (\Counter_1|Add7~11\)))) # (GND)
-- \Counter_1|Add7~13\ = CARRY((\Counter_1|CountValue\(9) & ((!\Counter_1|Add7~11\) # (!\Counter_1|Add6~8_combout\))) # (!\Counter_1|CountValue\(9) & (!\Counter_1|Add6~8_combout\ & !\Counter_1|Add7~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(9),
	datab => \Counter_1|Add6~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~11\,
	combout => \Counter_1|Add7~12_combout\,
	cout => \Counter_1|Add7~13\);

-- Location: LCCOMB_X57_Y48_N30
\Counter_1|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~14_combout\ = (\Counter_1|CountValue\(10) & ((\Counter_1|Add6~10_combout\ & (!\Counter_1|Add7~13\)) # (!\Counter_1|Add6~10_combout\ & (\Counter_1|Add7~13\ & VCC)))) # (!\Counter_1|CountValue\(10) & ((\Counter_1|Add6~10_combout\ & 
-- ((\Counter_1|Add7~13\) # (GND))) # (!\Counter_1|Add6~10_combout\ & (!\Counter_1|Add7~13\))))
-- \Counter_1|Add7~15\ = CARRY((\Counter_1|CountValue\(10) & (\Counter_1|Add6~10_combout\ & !\Counter_1|Add7~13\)) # (!\Counter_1|CountValue\(10) & ((\Counter_1|Add6~10_combout\) # (!\Counter_1|Add7~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datab => \Counter_1|Add6~10_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~13\,
	combout => \Counter_1|Add7~14_combout\,
	cout => \Counter_1|Add7~15\);

-- Location: LCCOMB_X57_Y47_N0
\Counter_1|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~16_combout\ = ((\Counter_1|CountValue\(11) $ (\Counter_1|Add6~12_combout\ $ (\Counter_1|Add7~15\)))) # (GND)
-- \Counter_1|Add7~17\ = CARRY((\Counter_1|CountValue\(11) & ((!\Counter_1|Add7~15\) # (!\Counter_1|Add6~12_combout\))) # (!\Counter_1|CountValue\(11) & (!\Counter_1|Add6~12_combout\ & !\Counter_1|Add7~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(11),
	datab => \Counter_1|Add6~12_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~15\,
	combout => \Counter_1|Add7~16_combout\,
	cout => \Counter_1|Add7~17\);

-- Location: LCCOMB_X57_Y47_N2
\Counter_1|Add7~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~18_combout\ = (\Counter_1|CountValue\(12) & ((\Counter_1|Add6~14_combout\ & (!\Counter_1|Add7~17\)) # (!\Counter_1|Add6~14_combout\ & (\Counter_1|Add7~17\ & VCC)))) # (!\Counter_1|CountValue\(12) & ((\Counter_1|Add6~14_combout\ & 
-- ((\Counter_1|Add7~17\) # (GND))) # (!\Counter_1|Add6~14_combout\ & (!\Counter_1|Add7~17\))))
-- \Counter_1|Add7~19\ = CARRY((\Counter_1|CountValue\(12) & (\Counter_1|Add6~14_combout\ & !\Counter_1|Add7~17\)) # (!\Counter_1|CountValue\(12) & ((\Counter_1|Add6~14_combout\) # (!\Counter_1|Add7~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(12),
	datab => \Counter_1|Add6~14_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~17\,
	combout => \Counter_1|Add7~18_combout\,
	cout => \Counter_1|Add7~19\);

-- Location: LCCOMB_X57_Y47_N4
\Counter_1|Add7~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~20_combout\ = (\Counter_1|Add6~16_combout\ & (!\Counter_1|Add7~19\ & VCC)) # (!\Counter_1|Add6~16_combout\ & (\Counter_1|Add7~19\ $ (GND)))
-- \Counter_1|Add7~21\ = CARRY((!\Counter_1|Add6~16_combout\ & !\Counter_1|Add7~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add6~16_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~19\,
	combout => \Counter_1|Add7~20_combout\,
	cout => \Counter_1|Add7~21\);

-- Location: LCCOMB_X57_Y47_N6
\Counter_1|Add7~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~22_combout\ = (\Counter_1|Add6~18_combout\ & ((\Counter_1|Add7~21\) # (GND))) # (!\Counter_1|Add6~18_combout\ & (!\Counter_1|Add7~21\))
-- \Counter_1|Add7~23\ = CARRY((\Counter_1|Add6~18_combout\) # (!\Counter_1|Add7~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add6~18_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~21\,
	combout => \Counter_1|Add7~22_combout\,
	cout => \Counter_1|Add7~23\);

-- Location: LCCOMB_X57_Y47_N8
\Counter_1|Add7~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~24_combout\ = (\Counter_1|Add6~20_combout\ & (!\Counter_1|Add7~23\ & VCC)) # (!\Counter_1|Add6~20_combout\ & (\Counter_1|Add7~23\ $ (GND)))
-- \Counter_1|Add7~25\ = CARRY((!\Counter_1|Add6~20_combout\ & !\Counter_1|Add7~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add6~20_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~23\,
	combout => \Counter_1|Add7~24_combout\,
	cout => \Counter_1|Add7~25\);

-- Location: LCCOMB_X57_Y47_N10
\Counter_1|Add7~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~26_combout\ = (\Counter_1|Add6~22_combout\ & ((\Counter_1|Add7~25\) # (GND))) # (!\Counter_1|Add6~22_combout\ & (!\Counter_1|Add7~25\))
-- \Counter_1|Add7~27\ = CARRY((\Counter_1|Add6~22_combout\) # (!\Counter_1|Add7~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add6~22_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~25\,
	combout => \Counter_1|Add7~26_combout\,
	cout => \Counter_1|Add7~27\);

-- Location: LCCOMB_X57_Y47_N12
\Counter_1|Add7~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~28_combout\ = (\Counter_1|Add6~24_combout\ & (!\Counter_1|Add7~27\ & VCC)) # (!\Counter_1|Add6~24_combout\ & (\Counter_1|Add7~27\ $ (GND)))
-- \Counter_1|Add7~29\ = CARRY((!\Counter_1|Add6~24_combout\ & !\Counter_1|Add7~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add6~24_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~27\,
	combout => \Counter_1|Add7~28_combout\,
	cout => \Counter_1|Add7~29\);

-- Location: LCCOMB_X57_Y47_N14
\Counter_1|Add7~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~30_combout\ = (\Counter_1|Add5~22_combout\ & ((\Counter_1|Add7~29\) # (GND))) # (!\Counter_1|Add5~22_combout\ & (!\Counter_1|Add7~29\))
-- \Counter_1|Add7~31\ = CARRY((\Counter_1|Add5~22_combout\) # (!\Counter_1|Add7~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add5~22_combout\,
	datad => VCC,
	cin => \Counter_1|Add7~29\,
	combout => \Counter_1|Add7~30_combout\,
	cout => \Counter_1|Add7~31\);

-- Location: LCCOMB_X57_Y47_N16
\Counter_1|Add7~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~32_combout\ = \Counter_1|Add7~31\ $ (\Counter_1|Add5~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|Add5~22_combout\,
	cin => \Counter_1|Add7~31\,
	combout => \Counter_1|Add7~32_combout\);

-- Location: LCCOMB_X57_Y48_N10
\Counter_1|Add7~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~36_combout\ = \Counter_1|CountValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(2),
	combout => \Counter_1|Add7~36_combout\);

-- Location: LCCOMB_X57_Y48_N0
\Counter_1|Add7~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add7~34_combout\ = \Counter_1|CountValue\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(1),
	combout => \Counter_1|Add7~34_combout\);

-- Location: LCCOMB_X57_Y48_N8
\Counter_1|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan2~0_combout\ = (((!\Counter_1|Add7~34_combout\ & !\Counter_1|CountValue\(0))) # (!\Counter_1|Add7~0_combout\)) # (!\Counter_1|Add7~36_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add7~36_combout\,
	datab => \Counter_1|Add7~34_combout\,
	datac => \Counter_1|CountValue\(0),
	datad => \Counter_1|Add7~0_combout\,
	combout => \Counter_1|LessThan2~0_combout\);

-- Location: LCCOMB_X57_Y48_N6
\Counter_1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan2~1_combout\ = ((\Counter_1|LessThan2~0_combout\ & (!\Counter_1|Add7~2_combout\ & !\Counter_1|Add7~4_combout\))) # (!\Counter_1|Add7~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|LessThan2~0_combout\,
	datab => \Counter_1|Add7~2_combout\,
	datac => \Counter_1|Add7~6_combout\,
	datad => \Counter_1|Add7~4_combout\,
	combout => \Counter_1|LessThan2~1_combout\);

-- Location: LCCOMB_X57_Y48_N12
\Counter_1|CountValue[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~4_combout\ = ((\Counter_1|LessThan2~1_combout\ & (!\Counter_1|Add7~8_combout\ & !\Counter_1|Add7~10_combout\))) # (!\Counter_1|Add7~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|LessThan2~1_combout\,
	datab => \Counter_1|Add7~8_combout\,
	datac => \Counter_1|Add7~10_combout\,
	datad => \Counter_1|Add7~12_combout\,
	combout => \Counter_1|CountValue[4]~4_combout\);

-- Location: LCCOMB_X57_Y47_N18
\Counter_1|CountValue[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~5_combout\ = (!\Counter_1|Add7~14_combout\ & (!\Counter_1|Add7~16_combout\ & (!\Counter_1|Add7~18_combout\ & \Counter_1|CountValue[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add7~14_combout\,
	datab => \Counter_1|Add7~16_combout\,
	datac => \Counter_1|Add7~18_combout\,
	datad => \Counter_1|CountValue[4]~4_combout\,
	combout => \Counter_1|CountValue[4]~5_combout\);

-- Location: LCCOMB_X57_Y47_N28
\Counter_1|CountValue[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~6_combout\ = (!\Counter_1|Add7~22_combout\ & (!\Counter_1|Add7~24_combout\ & (!\Counter_1|Add7~20_combout\ & \Counter_1|CountValue[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add7~22_combout\,
	datab => \Counter_1|Add7~24_combout\,
	datac => \Counter_1|Add7~20_combout\,
	datad => \Counter_1|CountValue[4]~5_combout\,
	combout => \Counter_1|CountValue[4]~6_combout\);

-- Location: LCCOMB_X57_Y47_N26
\Counter_1|CountValue[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~7_combout\ = (!\Counter_1|Add7~28_combout\ & (!\Counter_1|Add7~30_combout\ & (!\Counter_1|Add7~26_combout\ & \Counter_1|CountValue[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add7~28_combout\,
	datab => \Counter_1|Add7~30_combout\,
	datac => \Counter_1|Add7~26_combout\,
	datad => \Counter_1|CountValue[4]~6_combout\,
	combout => \Counter_1|CountValue[4]~7_combout\);

-- Location: LCCOMB_X57_Y47_N20
\Counter_1|CountValue[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue[4]~8_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|Add7~32_combout\) # (\Counter_1|CountValue[4]~7_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|CountValue[4]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue[4]~3_combout\,
	datab => \Counter_1|Add7~32_combout\,
	datac => \Counter_1|CountValue[4]~7_combout\,
	datad => \Counter_1|count_proc~0_combout\,
	combout => \Counter_1|CountValue[4]~8_combout\);

-- Location: LCCOMB_X57_Y44_N4
\Counter_1|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~0_combout\ = \Counter_1|CountValue\(3) $ (VCC)
-- \Counter_1|Add3~1\ = CARRY(\Counter_1|CountValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datad => VCC,
	combout => \Counter_1|Add3~0_combout\,
	cout => \Counter_1|Add3~1\);

-- Location: LCCOMB_X57_Y44_N6
\Counter_1|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~2_combout\ = (\Counter_1|CountValue\(4) & (!\Counter_1|Add3~1\)) # (!\Counter_1|CountValue\(4) & ((\Counter_1|Add3~1\) # (GND)))
-- \Counter_1|Add3~3\ = CARRY((!\Counter_1|Add3~1\) # (!\Counter_1|CountValue\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add3~1\,
	combout => \Counter_1|Add3~2_combout\,
	cout => \Counter_1|Add3~3\);

-- Location: LCCOMB_X57_Y44_N8
\Counter_1|Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~4_combout\ = (\Counter_1|CountValue\(5) & ((GND) # (!\Counter_1|Add3~3\))) # (!\Counter_1|CountValue\(5) & (\Counter_1|Add3~3\ $ (GND)))
-- \Counter_1|Add3~5\ = CARRY((\Counter_1|CountValue\(5)) # (!\Counter_1|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add3~3\,
	combout => \Counter_1|Add3~4_combout\,
	cout => \Counter_1|Add3~5\);

-- Location: LCCOMB_X57_Y44_N10
\Counter_1|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~6_combout\ = (\Counter_1|CountValue\(6) & (\Counter_1|Add3~5\ & VCC)) # (!\Counter_1|CountValue\(6) & (!\Counter_1|Add3~5\))
-- \Counter_1|Add3~7\ = CARRY((!\Counter_1|CountValue\(6) & !\Counter_1|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datad => VCC,
	cin => \Counter_1|Add3~5\,
	combout => \Counter_1|Add3~6_combout\,
	cout => \Counter_1|Add3~7\);

-- Location: LCCOMB_X57_Y44_N12
\Counter_1|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~8_combout\ = (\Counter_1|CountValue\(7) & ((GND) # (!\Counter_1|Add3~7\))) # (!\Counter_1|CountValue\(7) & (\Counter_1|Add3~7\ $ (GND)))
-- \Counter_1|Add3~9\ = CARRY((\Counter_1|CountValue\(7)) # (!\Counter_1|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add3~7\,
	combout => \Counter_1|Add3~8_combout\,
	cout => \Counter_1|Add3~9\);

-- Location: LCCOMB_X57_Y44_N14
\Counter_1|Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~10_combout\ = (\Counter_1|CountValue\(8) & (!\Counter_1|Add3~9\)) # (!\Counter_1|CountValue\(8) & ((\Counter_1|Add3~9\) # (GND)))
-- \Counter_1|Add3~11\ = CARRY((!\Counter_1|Add3~9\) # (!\Counter_1|CountValue\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(8),
	datad => VCC,
	cin => \Counter_1|Add3~9\,
	combout => \Counter_1|Add3~10_combout\,
	cout => \Counter_1|Add3~11\);

-- Location: LCCOMB_X57_Y44_N16
\Counter_1|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~12_combout\ = (\Counter_1|CountValue\(9) & ((GND) # (!\Counter_1|Add3~11\))) # (!\Counter_1|CountValue\(9) & (\Counter_1|Add3~11\ $ (GND)))
-- \Counter_1|Add3~13\ = CARRY((\Counter_1|CountValue\(9)) # (!\Counter_1|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(9),
	datad => VCC,
	cin => \Counter_1|Add3~11\,
	combout => \Counter_1|Add3~12_combout\,
	cout => \Counter_1|Add3~13\);

-- Location: LCCOMB_X57_Y44_N18
\Counter_1|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~14_combout\ = (\Counter_1|CountValue\(10) & (!\Counter_1|Add3~13\)) # (!\Counter_1|CountValue\(10) & ((\Counter_1|Add3~13\) # (GND)))
-- \Counter_1|Add3~15\ = CARRY((!\Counter_1|Add3~13\) # (!\Counter_1|CountValue\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(10),
	datad => VCC,
	cin => \Counter_1|Add3~13\,
	combout => \Counter_1|Add3~14_combout\,
	cout => \Counter_1|Add3~15\);

-- Location: LCCOMB_X57_Y44_N20
\Counter_1|Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~16_combout\ = (\Counter_1|CountValue\(11) & ((GND) # (!\Counter_1|Add3~15\))) # (!\Counter_1|CountValue\(11) & (\Counter_1|Add3~15\ $ (GND)))
-- \Counter_1|Add3~17\ = CARRY((\Counter_1|CountValue\(11)) # (!\Counter_1|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(11),
	datad => VCC,
	cin => \Counter_1|Add3~15\,
	combout => \Counter_1|Add3~16_combout\,
	cout => \Counter_1|Add3~17\);

-- Location: LCCOMB_X57_Y46_N0
\Counter_1|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~0_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ & (\Counter_1|CountValue\(1) $ (VCC))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ & ((\Counter_1|CountValue\(1)) # 
-- (GND)))
-- \Counter_1|Add4~1\ = CARRY((\Counter_1|CountValue\(1)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\,
	datab => \Counter_1|CountValue\(1),
	datad => VCC,
	combout => \Counter_1|Add4~0_combout\,
	cout => \Counter_1|Add4~1\);

-- Location: LCCOMB_X57_Y46_N2
\Counter_1|Add4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~2_combout\ = (\Counter_1|CountValue\(2) & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & (!\Counter_1|Add4~1\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (\Counter_1|Add4~1\ & VCC)))) # (!\Counter_1|CountValue\(2) & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & ((\Counter_1|Add4~1\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & 
-- (!\Counter_1|Add4~1\))))
-- \Counter_1|Add4~3\ = CARRY((\Counter_1|CountValue\(2) & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\ & !\Counter_1|Add4~1\)) # (!\Counter_1|CountValue\(2) & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\) # (!\Counter_1|Add4~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(2),
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[158]~266_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~1\,
	combout => \Counter_1|Add4~2_combout\,
	cout => \Counter_1|Add4~3\);

-- Location: LCCOMB_X57_Y46_N4
\Counter_1|Add4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~4_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ $ (\Counter_1|Add3~0_combout\ $ (\Counter_1|Add4~3\)))) # (GND)
-- \Counter_1|Add4~5\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & (\Counter_1|Add3~0_combout\ & !\Counter_1|Add4~3\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\ & 
-- ((\Counter_1|Add3~0_combout\) # (!\Counter_1|Add4~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[159]~265_combout\,
	datab => \Counter_1|Add3~0_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~3\,
	combout => \Counter_1|Add4~4_combout\,
	cout => \Counter_1|Add4~5\);

-- Location: LCCOMB_X57_Y46_N6
\Counter_1|Add4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~6_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((\Counter_1|Add3~2_combout\ & (!\Counter_1|Add4~5\)) # (!\Counter_1|Add3~2_combout\ & ((\Counter_1|Add4~5\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((\Counter_1|Add3~2_combout\ & (\Counter_1|Add4~5\ & VCC)) # (!\Counter_1|Add3~2_combout\ & (!\Counter_1|Add4~5\))))
-- \Counter_1|Add4~7\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & ((!\Counter_1|Add4~5\) # (!\Counter_1|Add3~2_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\ & 
-- (!\Counter_1|Add3~2_combout\ & !\Counter_1|Add4~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[160]~264_combout\,
	datab => \Counter_1|Add3~2_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~5\,
	combout => \Counter_1|Add4~6_combout\,
	cout => \Counter_1|Add4~7\);

-- Location: LCCOMB_X57_Y46_N8
\Counter_1|Add4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~8_combout\ = ((\Counter_1|Add3~4_combout\ $ (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ $ (\Counter_1|Add4~7\)))) # (GND)
-- \Counter_1|Add4~9\ = CARRY((\Counter_1|Add3~4_combout\ & ((!\Counter_1|Add4~7\) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\))) # (!\Counter_1|Add3~4_combout\ & 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\ & !\Counter_1|Add4~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add3~4_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[161]~263_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~7\,
	combout => \Counter_1|Add4~8_combout\,
	cout => \Counter_1|Add4~9\);

-- Location: LCCOMB_X57_Y46_N10
\Counter_1|Add4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~10_combout\ = (\Counter_1|Add3~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & (!\Counter_1|Add4~9\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (\Counter_1|Add4~9\ & VCC)))) # (!\Counter_1|Add3~6_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & ((\Counter_1|Add4~9\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & 
-- (!\Counter_1|Add4~9\))))
-- \Counter_1|Add4~11\ = CARRY((\Counter_1|Add3~6_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\ & !\Counter_1|Add4~9\)) # (!\Counter_1|Add3~6_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\) # (!\Counter_1|Add4~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add3~6_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[162]~262_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~9\,
	combout => \Counter_1|Add4~10_combout\,
	cout => \Counter_1|Add4~11\);

-- Location: LCCOMB_X57_Y46_N12
\Counter_1|Add4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~12_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ $ (\Counter_1|Add3~8_combout\ $ (\Counter_1|Add4~11\)))) # (GND)
-- \Counter_1|Add4~13\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & (\Counter_1|Add3~8_combout\ & !\Counter_1|Add4~11\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\ & 
-- ((\Counter_1|Add3~8_combout\) # (!\Counter_1|Add4~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[163]~261_combout\,
	datab => \Counter_1|Add3~8_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~11\,
	combout => \Counter_1|Add4~12_combout\,
	cout => \Counter_1|Add4~13\);

-- Location: LCCOMB_X57_Y46_N14
\Counter_1|Add4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~14_combout\ = (\Counter_1|Add3~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & (!\Counter_1|Add4~13\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (\Counter_1|Add4~13\ & VCC)))) # (!\Counter_1|Add3~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & ((\Counter_1|Add4~13\) # (GND))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & 
-- (!\Counter_1|Add4~13\))))
-- \Counter_1|Add4~15\ = CARRY((\Counter_1|Add3~10_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\ & !\Counter_1|Add4~13\)) # (!\Counter_1|Add3~10_combout\ & 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\) # (!\Counter_1|Add4~13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add3~10_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[164]~260_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~13\,
	combout => \Counter_1|Add4~14_combout\,
	cout => \Counter_1|Add4~15\);

-- Location: LCCOMB_X57_Y46_N16
\Counter_1|Add4~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~16_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ $ (\Counter_1|Add3~12_combout\ $ (\Counter_1|Add4~15\)))) # (GND)
-- \Counter_1|Add4~17\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & (\Counter_1|Add3~12_combout\ & !\Counter_1|Add4~15\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\ & 
-- ((\Counter_1|Add3~12_combout\) # (!\Counter_1|Add4~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[165]~259_combout\,
	datab => \Counter_1|Add3~12_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~15\,
	combout => \Counter_1|Add4~16_combout\,
	cout => \Counter_1|Add4~17\);

-- Location: LCCOMB_X57_Y46_N18
\Counter_1|Add4~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~18_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add3~14_combout\ & (!\Counter_1|Add4~17\)) # (!\Counter_1|Add3~14_combout\ & ((\Counter_1|Add4~17\) # (GND))))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((\Counter_1|Add3~14_combout\ & (\Counter_1|Add4~17\ & VCC)) # (!\Counter_1|Add3~14_combout\ & (!\Counter_1|Add4~17\))))
-- \Counter_1|Add4~19\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & ((!\Counter_1|Add4~17\) # (!\Counter_1|Add3~14_combout\))) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\ & 
-- (!\Counter_1|Add3~14_combout\ & !\Counter_1|Add4~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[166]~258_combout\,
	datab => \Counter_1|Add3~14_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~17\,
	combout => \Counter_1|Add4~18_combout\,
	cout => \Counter_1|Add4~19\);

-- Location: LCCOMB_X57_Y46_N20
\Counter_1|Add4~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~20_combout\ = ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ $ (\Counter_1|Add3~16_combout\ $ (\Counter_1|Add4~19\)))) # (GND)
-- \Counter_1|Add4~21\ = CARRY((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & (\Counter_1|Add3~16_combout\ & !\Counter_1|Add4~19\)) # (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\ & 
-- ((\Counter_1|Add3~16_combout\) # (!\Counter_1|Add4~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[167]~257_combout\,
	datab => \Counter_1|Add3~16_combout\,
	datad => VCC,
	cin => \Counter_1|Add4~19\,
	combout => \Counter_1|Add4~20_combout\,
	cout => \Counter_1|Add4~21\);

-- Location: LCCOMB_X58_Y46_N30
\Counter_1|CountValue~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~15_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|Add11~20_combout\) # ((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (((!\Counter_1|CountValue[4]~8_combout\ & 
-- \Counter_1|Add4~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add11~20_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|Add4~20_combout\,
	combout => \Counter_1|CountValue~15_combout\);

-- Location: LCCOMB_X58_Y46_N28
\Counter_1|CountValue~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~16_combout\ = (\Counter_1|CountValue~15_combout\ & (((\Counter_1|Add9~20_combout\) # (!\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|CountValue~15_combout\ & (\Counter_1|Add2~20_combout\ & 
-- ((\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~20_combout\,
	datab => \Counter_1|Add9~20_combout\,
	datac => \Counter_1|CountValue~15_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~16_combout\);

-- Location: LCCOMB_X58_Y46_N26
\Counter_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~28_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~16_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \StateMachine_1|mode.st_100~q\,
	datac => \Counter_1|CountValueSaved\(11),
	datad => \Counter_1|CountValue~16_combout\,
	combout => \Counter_1|Add0~28_combout\);

-- Location: LCCOMB_X58_Y46_N24
\Counter_1|Add0~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~29_combout\ = (\Counter_1|Add0~28_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_200~q\,
	datab => \Counter_1|Add0~23_combout\,
	datac => \Counter_1|Add0~28_combout\,
	combout => \Counter_1|Add0~29_combout\);

-- Location: FF_X58_Y46_N25
\Counter_1|CountValue[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~29_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(11));

-- Location: LCCOMB_X56_Y46_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X56_Y46_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\);

-- Location: LCCOMB_X56_Y46_N26
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X54_Y46_N24
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\) # 
-- ((!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[56]~310_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[70]~268_combout\);

-- Location: LCCOMB_X54_Y46_N12
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X53_Y50_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ = (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\);

-- Location: LCCOMB_X54_Y48_N28
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[98]~275_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[112]~280_combout\);

-- Location: LCCOMB_X55_Y49_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[126]~286_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[140]~293_combout\);

-- Location: LCCOMB_X55_Y49_N26
\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X56_Y49_N16
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\ = (\Counter_1|CountValue\(1) & \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(1),
	datac => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[143]~254_combout\);

-- Location: LCCOMB_X57_Y49_N30
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|CountValue\(1)))) # 
-- (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Counter_1|CountValue\(1),
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[157]~267_combout\);

-- Location: LCCOMB_X58_Y48_N14
\Counter_1|CountValue~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~35_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|Add11~0_combout\) # (\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|Add4~0_combout\ & 
-- ((!\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add4~0_combout\,
	datab => \Counter_1|Add11~0_combout\,
	datac => \Counter_1|count_proc~0_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~35_combout\);

-- Location: LCCOMB_X58_Y48_N12
\Counter_1|CountValue~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~36_combout\ = (\Counter_1|CountValue~35_combout\ & (((\Counter_1|Add9~0_combout\) # (!\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|CountValue~35_combout\ & (\Counter_1|Add2~0_combout\ & 
-- ((\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~0_combout\,
	datab => \Counter_1|Add9~0_combout\,
	datac => \Counter_1|CountValue~35_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~36_combout\);

-- Location: LCCOMB_X58_Y48_N28
\Counter_1|Add0~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~48_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~36_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(1),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~36_combout\,
	combout => \Counter_1|Add0~48_combout\);

-- Location: LCCOMB_X58_Y48_N4
\Counter_1|Add0~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~49_combout\ = (\Counter_1|Add0~48_combout\) # ((\Counter_1|Add0~3_combout\ & \StateMachine_1|mode.st_200~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add0~3_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|Add0~48_combout\,
	combout => \Counter_1|Add0~49_combout\);

-- Location: FF_X58_Y48_N5
\Counter_1|CountValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~49_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(1));

-- Location: LCCOMB_X59_Y48_N6
\Counter_1|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~5_combout\ = (\Counter_1|CountValue\(2) & ((GND) # (!\Counter_1|Add0~4\))) # (!\Counter_1|CountValue\(2) & (\Counter_1|Add0~4\ $ (GND)))
-- \Counter_1|Add0~6\ = CARRY((\Counter_1|CountValue\(2)) # (!\Counter_1|Add0~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(2),
	datad => VCC,
	cin => \Counter_1|Add0~4\,
	combout => \Counter_1|Add0~5_combout\,
	cout => \Counter_1|Add0~6\);

-- Location: LCCOMB_X58_Y48_N30
\Counter_1|CountValueSaved~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~11_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(2),
	combout => \Counter_1|CountValueSaved~11_combout\);

-- Location: FF_X58_Y48_N31
\Counter_1|CountValueSaved[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~11_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(2));

-- Location: LCCOMB_X58_Y48_N6
\Counter_1|CountValue~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~33_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|Add2~2_combout\))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (\Counter_1|Add4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add4~2_combout\,
	datac => \Counter_1|Add2~2_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~33_combout\);

-- Location: LCCOMB_X58_Y48_N16
\Counter_1|CountValue~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~34_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue~33_combout\ & ((\Counter_1|Add9~2_combout\))) # (!\Counter_1|CountValue~33_combout\ & (\Counter_1|Add11~2_combout\)))) # (!\Counter_1|count_proc~0_combout\ & 
-- (((\Counter_1|CountValue~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add11~2_combout\,
	datac => \Counter_1|Add9~2_combout\,
	datad => \Counter_1|CountValue~33_combout\,
	combout => \Counter_1|CountValue~34_combout\);

-- Location: LCCOMB_X58_Y48_N20
\Counter_1|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~46_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~34_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(2),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~34_combout\,
	combout => \Counter_1|Add0~46_combout\);

-- Location: LCCOMB_X58_Y48_N10
\Counter_1|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~47_combout\ = (\Counter_1|Add0~46_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~5_combout\,
	datad => \Counter_1|Add0~46_combout\,
	combout => \Counter_1|Add0~47_combout\);

-- Location: FF_X58_Y48_N11
\Counter_1|CountValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~47_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(2));

-- Location: LCCOMB_X59_Y48_N8
\Counter_1|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~7_combout\ = (\Counter_1|CountValue\(3) & (\Counter_1|Add0~6\ & VCC)) # (!\Counter_1|CountValue\(3) & (!\Counter_1|Add0~6\))
-- \Counter_1|Add0~8\ = CARRY((!\Counter_1|CountValue\(3) & !\Counter_1|Add0~6\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(3),
	datad => VCC,
	cin => \Counter_1|Add0~6\,
	combout => \Counter_1|Add0~7_combout\,
	cout => \Counter_1|Add0~8\);

-- Location: LCCOMB_X53_Y47_N30
\Counter_1|CountValueSaved~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~10_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(3),
	combout => \Counter_1|CountValueSaved~10_combout\);

-- Location: FF_X53_Y47_N31
\Counter_1|CountValueSaved[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~10_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(3));

-- Location: LCCOMB_X53_Y47_N10
\Counter_1|CountValue~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~31_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|Add11~4_combout\) # (\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|Add4~4_combout\ & 
-- ((!\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add4~4_combout\,
	datac => \Counter_1|Add11~4_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~31_combout\);

-- Location: LCCOMB_X53_Y47_N16
\Counter_1|CountValue~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~32_combout\ = (\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|CountValue~31_combout\ & ((\Counter_1|Add9~4_combout\))) # (!\Counter_1|CountValue~31_combout\ & (\Counter_1|Add2~4_combout\)))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (((\Counter_1|CountValue~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~4_combout\,
	datab => \Counter_1|Add9~4_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|CountValue~31_combout\,
	combout => \Counter_1|CountValue~32_combout\);

-- Location: LCCOMB_X53_Y47_N28
\Counter_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~44_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~32_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(3),
	datad => \Counter_1|CountValue~32_combout\,
	combout => \Counter_1|Add0~44_combout\);

-- Location: LCCOMB_X53_Y47_N0
\Counter_1|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~45_combout\ = (\Counter_1|Add0~44_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~7_combout\,
	datad => \Counter_1|Add0~44_combout\,
	combout => \Counter_1|Add0~45_combout\);

-- Location: FF_X53_Y47_N1
\Counter_1|CountValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~45_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(3));

-- Location: LCCOMB_X59_Y48_N10
\Counter_1|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~9_combout\ = (\Counter_1|CountValue\(4) & ((GND) # (!\Counter_1|Add0~8\))) # (!\Counter_1|CountValue\(4) & (\Counter_1|Add0~8\ $ (GND)))
-- \Counter_1|Add0~10\ = CARRY((\Counter_1|CountValue\(4)) # (!\Counter_1|Add0~8\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(4),
	datad => VCC,
	cin => \Counter_1|Add0~8\,
	combout => \Counter_1|Add0~9_combout\,
	cout => \Counter_1|Add0~10\);

-- Location: LCCOMB_X57_Y44_N2
\Counter_1|CountValueSaved~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~9_combout\ = (\Counter_1|CountValue\(4) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(4),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~9_combout\);

-- Location: FF_X57_Y44_N3
\Counter_1|CountValueSaved[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~9_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(4));

-- Location: LCCOMB_X58_Y48_N0
\Counter_1|CountValue~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~29_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|Add2~6_combout\))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (\Counter_1|Add4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add4~6_combout\,
	datac => \Counter_1|Add2~6_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~29_combout\);

-- Location: LCCOMB_X58_Y48_N18
\Counter_1|CountValue~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~30_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue~29_combout\ & (\Counter_1|Add9~6_combout\)) # (!\Counter_1|CountValue~29_combout\ & ((\Counter_1|Add11~6_combout\))))) # (!\Counter_1|count_proc~0_combout\ & 
-- (((\Counter_1|CountValue~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add9~6_combout\,
	datac => \Counter_1|Add11~6_combout\,
	datad => \Counter_1|CountValue~29_combout\,
	combout => \Counter_1|CountValue~30_combout\);

-- Location: LCCOMB_X58_Y48_N24
\Counter_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~42_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~30_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(4),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~30_combout\,
	combout => \Counter_1|Add0~42_combout\);

-- Location: LCCOMB_X58_Y48_N8
\Counter_1|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~43_combout\ = (\Counter_1|Add0~42_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~9_combout\,
	datad => \Counter_1|Add0~42_combout\,
	combout => \Counter_1|Add0~43_combout\);

-- Location: FF_X58_Y48_N9
\Counter_1|CountValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~43_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(4));

-- Location: LCCOMB_X59_Y48_N12
\Counter_1|Add0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~11_combout\ = (\Counter_1|CountValue\(5) & (\Counter_1|Add0~10\ & VCC)) # (!\Counter_1|CountValue\(5) & (!\Counter_1|Add0~10\))
-- \Counter_1|Add0~12\ = CARRY((!\Counter_1|CountValue\(5) & !\Counter_1|Add0~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(5),
	datad => VCC,
	cin => \Counter_1|Add0~10\,
	combout => \Counter_1|Add0~11_combout\,
	cout => \Counter_1|Add0~12\);

-- Location: LCCOMB_X53_Y47_N4
\Counter_1|CountValueSaved~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~8_combout\ = (\Counter_1|CountValue\(5) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue\(5),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~8_combout\);

-- Location: FF_X53_Y47_N5
\Counter_1|CountValueSaved[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~8_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(5));

-- Location: LCCOMB_X56_Y47_N30
\Counter_1|CountValue~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~27_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\) # (\Counter_1|Add11~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|Add4~8_combout\ & 
-- (!\Counter_1|CountValue[4]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add4~8_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|Add11~8_combout\,
	combout => \Counter_1|CountValue~27_combout\);

-- Location: LCCOMB_X56_Y47_N24
\Counter_1|CountValue~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~28_combout\ = (\Counter_1|CountValue~27_combout\ & (((\Counter_1|Add9~8_combout\) # (!\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|CountValue~27_combout\ & (\Counter_1|Add2~8_combout\ & 
-- ((\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~8_combout\,
	datab => \Counter_1|Add9~8_combout\,
	datac => \Counter_1|CountValue~27_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~28_combout\);

-- Location: LCCOMB_X56_Y47_N2
\Counter_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~40_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~28_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(5),
	datad => \Counter_1|CountValue~28_combout\,
	combout => \Counter_1|Add0~40_combout\);

-- Location: LCCOMB_X56_Y47_N14
\Counter_1|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~41_combout\ = (\Counter_1|Add0~40_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~11_combout\,
	datad => \Counter_1|Add0~40_combout\,
	combout => \Counter_1|Add0~41_combout\);

-- Location: FF_X56_Y47_N15
\Counter_1|CountValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~41_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(5));

-- Location: LCCOMB_X59_Y48_N14
\Counter_1|Add0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~13_combout\ = (\Counter_1|CountValue\(6) & ((GND) # (!\Counter_1|Add0~12\))) # (!\Counter_1|CountValue\(6) & (\Counter_1|Add0~12\ $ (GND)))
-- \Counter_1|Add0~14\ = CARRY((\Counter_1|CountValue\(6)) # (!\Counter_1|Add0~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(6),
	datad => VCC,
	cin => \Counter_1|Add0~12\,
	combout => \Counter_1|Add0~13_combout\,
	cout => \Counter_1|Add0~14\);

-- Location: LCCOMB_X57_Y44_N28
\Counter_1|CountValueSaved~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~7_combout\ = (\Counter_1|CountValue\(6) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~7_combout\);

-- Location: FF_X57_Y44_N29
\Counter_1|CountValueSaved[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~7_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(6));

-- Location: LCCOMB_X56_Y47_N0
\Counter_1|CountValue~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~25_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue[4]~8_combout\ & (\Counter_1|Add2~10_combout\)) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|Add4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~10_combout\,
	datab => \Counter_1|count_proc~0_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|Add4~10_combout\,
	combout => \Counter_1|CountValue~25_combout\);

-- Location: LCCOMB_X56_Y47_N18
\Counter_1|CountValue~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~26_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue~25_combout\ & (\Counter_1|Add9~10_combout\)) # (!\Counter_1|CountValue~25_combout\ & ((\Counter_1|Add11~10_combout\))))) # (!\Counter_1|count_proc~0_combout\ & 
-- (((\Counter_1|CountValue~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add9~10_combout\,
	datac => \Counter_1|Add11~10_combout\,
	datad => \Counter_1|CountValue~25_combout\,
	combout => \Counter_1|CountValue~26_combout\);

-- Location: LCCOMB_X56_Y47_N28
\Counter_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~38_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~26_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(6),
	datad => \Counter_1|CountValue~26_combout\,
	combout => \Counter_1|Add0~38_combout\);

-- Location: LCCOMB_X56_Y47_N4
\Counter_1|Add0~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~39_combout\ = (\Counter_1|Add0~38_combout\) # ((\Counter_1|Add0~13_combout\ & \StateMachine_1|mode.st_200~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add0~13_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|Add0~38_combout\,
	combout => \Counter_1|Add0~39_combout\);

-- Location: FF_X56_Y47_N5
\Counter_1|CountValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~39_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(6));

-- Location: LCCOMB_X59_Y48_N16
\Counter_1|Add0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~15_combout\ = (\Counter_1|CountValue\(7) & (\Counter_1|Add0~14\ & VCC)) # (!\Counter_1|CountValue\(7) & (!\Counter_1|Add0~14\))
-- \Counter_1|Add0~16\ = CARRY((!\Counter_1|CountValue\(7) & !\Counter_1|Add0~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(7),
	datad => VCC,
	cin => \Counter_1|Add0~14\,
	combout => \Counter_1|Add0~15_combout\,
	cout => \Counter_1|Add0~16\);

-- Location: LCCOMB_X53_Y47_N6
\Counter_1|CountValueSaved~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~6_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(7),
	combout => \Counter_1|CountValueSaved~6_combout\);

-- Location: FF_X53_Y47_N7
\Counter_1|CountValueSaved[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~6_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(7));

-- Location: LCCOMB_X56_Y47_N6
\Counter_1|CountValue~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~23_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|Add11~12_combout\) # ((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (((!\Counter_1|CountValue[4]~8_combout\ & 
-- \Counter_1|Add4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add11~12_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|Add4~12_combout\,
	combout => \Counter_1|CountValue~23_combout\);

-- Location: LCCOMB_X56_Y47_N12
\Counter_1|CountValue~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~24_combout\ = (\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|CountValue~23_combout\ & ((\Counter_1|Add9~12_combout\))) # (!\Counter_1|CountValue~23_combout\ & (\Counter_1|Add2~12_combout\)))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (((\Counter_1|CountValue~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~12_combout\,
	datab => \Counter_1|Add9~12_combout\,
	datac => \Counter_1|CountValue[4]~8_combout\,
	datad => \Counter_1|CountValue~23_combout\,
	combout => \Counter_1|CountValue~24_combout\);

-- Location: LCCOMB_X56_Y47_N10
\Counter_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~36_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~24_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(7),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~24_combout\,
	combout => \Counter_1|Add0~36_combout\);

-- Location: LCCOMB_X56_Y47_N22
\Counter_1|Add0~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~37_combout\ = (\Counter_1|Add0~36_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~15_combout\,
	datad => \Counter_1|Add0~36_combout\,
	combout => \Counter_1|Add0~37_combout\);

-- Location: FF_X56_Y47_N23
\Counter_1|CountValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~37_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(7));

-- Location: LCCOMB_X59_Y48_N18
\Counter_1|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~17_combout\ = (\Counter_1|CountValue\(8) & ((GND) # (!\Counter_1|Add0~16\))) # (!\Counter_1|CountValue\(8) & (\Counter_1|Add0~16\ $ (GND)))
-- \Counter_1|Add0~18\ = CARRY((\Counter_1|CountValue\(8)) # (!\Counter_1|Add0~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(8),
	datad => VCC,
	cin => \Counter_1|Add0~16\,
	combout => \Counter_1|Add0~17_combout\,
	cout => \Counter_1|Add0~18\);

-- Location: LCCOMB_X57_Y47_N22
\Counter_1|CountValueSaved~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~5_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(8),
	combout => \Counter_1|CountValueSaved~5_combout\);

-- Location: FF_X57_Y47_N23
\Counter_1|CountValueSaved[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~5_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(8));

-- Location: LCCOMB_X57_Y50_N2
\Counter_1|CountValue~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~21_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|Add2~14_combout\))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (\Counter_1|Add4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add4~14_combout\,
	datab => \Counter_1|count_proc~0_combout\,
	datac => \Counter_1|Add2~14_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~21_combout\);

-- Location: LCCOMB_X57_Y50_N0
\Counter_1|CountValue~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~22_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue~21_combout\ & (\Counter_1|Add9~14_combout\)) # (!\Counter_1|CountValue~21_combout\ & ((\Counter_1|Add11~14_combout\))))) # (!\Counter_1|count_proc~0_combout\ & 
-- (((\Counter_1|CountValue~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add9~14_combout\,
	datac => \Counter_1|Add11~14_combout\,
	datad => \Counter_1|CountValue~21_combout\,
	combout => \Counter_1|CountValue~22_combout\);

-- Location: LCCOMB_X57_Y50_N30
\Counter_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~34_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~22_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(8),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~22_combout\,
	combout => \Counter_1|Add0~34_combout\);

-- Location: LCCOMB_X57_Y50_N28
\Counter_1|Add0~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~35_combout\ = (\Counter_1|Add0~34_combout\) # ((\Counter_1|Add0~17_combout\ & \StateMachine_1|mode.st_200~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add0~17_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~34_combout\,
	combout => \Counter_1|Add0~35_combout\);

-- Location: FF_X57_Y50_N29
\Counter_1|CountValue[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~35_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(8));

-- Location: LCCOMB_X59_Y48_N20
\Counter_1|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~19_combout\ = (\Counter_1|CountValue\(9) & (\Counter_1|Add0~18\ & VCC)) # (!\Counter_1|CountValue\(9) & (!\Counter_1|Add0~18\))
-- \Counter_1|Add0~20\ = CARRY((!\Counter_1|CountValue\(9) & !\Counter_1|Add0~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(9),
	datad => VCC,
	cin => \Counter_1|Add0~18\,
	combout => \Counter_1|Add0~19_combout\,
	cout => \Counter_1|Add0~20\);

-- Location: LCCOMB_X56_Y47_N26
\Counter_1|CountValueSaved~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~4_combout\ = (\Counter_1|CountValue\(9) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue\(9),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~4_combout\);

-- Location: FF_X56_Y47_N27
\Counter_1|CountValueSaved[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~4_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(9));

-- Location: LCCOMB_X57_Y47_N24
\Counter_1|CountValue~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~19_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|Add11~16_combout\) # (\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|Add4~16_combout\ & 
-- ((!\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|count_proc~0_combout\,
	datab => \Counter_1|Add4~16_combout\,
	datac => \Counter_1|Add11~16_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~19_combout\);

-- Location: LCCOMB_X56_Y47_N16
\Counter_1|CountValue~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~20_combout\ = (\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|CountValue~19_combout\ & ((\Counter_1|Add9~16_combout\))) # (!\Counter_1|CountValue~19_combout\ & (\Counter_1|Add2~16_combout\)))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (((\Counter_1|CountValue~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue[4]~8_combout\,
	datab => \Counter_1|Add2~16_combout\,
	datac => \Counter_1|Add9~16_combout\,
	datad => \Counter_1|CountValue~19_combout\,
	combout => \Counter_1|CountValue~20_combout\);

-- Location: LCCOMB_X56_Y47_N20
\Counter_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~32_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~20_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(9),
	datad => \Counter_1|CountValue~20_combout\,
	combout => \Counter_1|Add0~32_combout\);

-- Location: LCCOMB_X56_Y47_N8
\Counter_1|Add0~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~33_combout\ = (\Counter_1|Add0~32_combout\) # ((\Counter_1|Add0~19_combout\ & \StateMachine_1|mode.st_200~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add0~19_combout\,
	datab => \StateMachine_1|mode.st_200~q\,
	datad => \Counter_1|Add0~32_combout\,
	combout => \Counter_1|Add0~33_combout\);

-- Location: FF_X56_Y47_N9
\Counter_1|CountValue[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~33_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(9));

-- Location: LCCOMB_X55_Y45_N26
\Counter_1|CountValueSaved~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~3_combout\ = (\Counter_1|CountValue\(10) & \StateMachine_1|mode.st_reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datad => \StateMachine_1|mode.st_reset~q\,
	combout => \Counter_1|CountValueSaved~3_combout\);

-- Location: FF_X55_Y45_N27
\Counter_1|CountValueSaved[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~3_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(10));

-- Location: LCCOMB_X56_Y45_N30
\Counter_1|CountValue~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~17_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue[4]~8_combout\ & ((\Counter_1|Add2~18_combout\))) # 
-- (!\Counter_1|CountValue[4]~8_combout\ & (\Counter_1|Add4~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add4~18_combout\,
	datab => \Counter_1|Add2~18_combout\,
	datac => \Counter_1|count_proc~0_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~17_combout\);

-- Location: LCCOMB_X56_Y45_N28
\Counter_1|CountValue~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~18_combout\ = (\Counter_1|count_proc~0_combout\ & ((\Counter_1|CountValue~17_combout\ & (\Counter_1|Add9~18_combout\)) # (!\Counter_1|CountValue~17_combout\ & ((\Counter_1|Add11~18_combout\))))) # (!\Counter_1|count_proc~0_combout\ & 
-- (((\Counter_1|CountValue~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add9~18_combout\,
	datab => \Counter_1|count_proc~0_combout\,
	datac => \Counter_1|CountValue~17_combout\,
	datad => \Counter_1|Add11~18_combout\,
	combout => \Counter_1|CountValue~18_combout\);

-- Location: LCCOMB_X56_Y45_N26
\Counter_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~30_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~18_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_100~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|CountValueSaved\(10),
	datad => \Counter_1|CountValue~18_combout\,
	combout => \Counter_1|Add0~30_combout\);

-- Location: LCCOMB_X56_Y45_N24
\Counter_1|Add0~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~31_combout\ = (\Counter_1|Add0~30_combout\) # ((\Counter_1|Add0~21_combout\ & \StateMachine_1|mode.st_200~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add0~21_combout\,
	datac => \Counter_1|Add0~30_combout\,
	datad => \StateMachine_1|mode.st_200~q\,
	combout => \Counter_1|Add0~31_combout\);

-- Location: FF_X56_Y45_N25
\Counter_1|CountValue[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~31_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(10));

-- Location: LCCOMB_X57_Y44_N30
\Counter_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan0~1_combout\ = (\Counter_1|CountValue\(10)) # ((\Counter_1|CountValue\(9)) # ((\Counter_1|CountValue\(8)) # (\Counter_1|CountValue\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(10),
	datab => \Counter_1|CountValue\(9),
	datac => \Counter_1|CountValue\(8),
	datad => \Counter_1|CountValue\(11),
	combout => \Counter_1|LessThan0~1_combout\);

-- Location: LCCOMB_X57_Y44_N0
\Counter_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan0~0_combout\ = (\Counter_1|CountValue\(6)) # ((\Counter_1|CountValue\(12)) # ((\Counter_1|CountValue\(7)) # (\Counter_1|CountValue\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(6),
	datab => \Counter_1|CountValue\(12),
	datac => \Counter_1|CountValue\(7),
	datad => \Counter_1|CountValue\(5),
	combout => \Counter_1|LessThan0~0_combout\);

-- Location: LCCOMB_X57_Y48_N2
\Counter_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan0~2_combout\ = (\Counter_1|CountValue\(2)) # ((\Counter_1|CountValue\(1)) # ((\Counter_1|CountValue\(4)) # (\Counter_1|CountValue\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(2),
	datab => \Counter_1|CountValue\(1),
	datac => \Counter_1|CountValue\(4),
	datad => \Counter_1|CountValue\(3),
	combout => \Counter_1|LessThan0~2_combout\);

-- Location: LCCOMB_X57_Y44_N24
\Counter_1|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|LessThan0~3_combout\ = (!\Counter_1|LessThan0~1_combout\ & (!\Counter_1|LessThan0~0_combout\ & (!\Counter_1|CountValue\(0) & !\Counter_1|LessThan0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|LessThan0~1_combout\,
	datab => \Counter_1|LessThan0~0_combout\,
	datac => \Counter_1|CountValue\(0),
	datad => \Counter_1|LessThan0~2_combout\,
	combout => \Counter_1|LessThan0~3_combout\);

-- Location: LCCOMB_X54_Y44_N12
\Counter_1|CountBlockTelemet_o~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountBlockTelemet_o~feeder_combout\ = \Counter_1|LessThan0~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|LessThan0~3_combout\,
	combout => \Counter_1|CountBlockTelemet_o~feeder_combout\);

-- Location: FF_X54_Y44_N13
\Counter_1|CountBlockTelemet_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountBlockTelemet_o~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountBlockTelemet_o~q\);

-- Location: LCCOMB_X49_Y46_N10
\StateMachine_1|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|Selector6~3_combout\ = (!\FallingEdge_Start|Falling_o~0_combout\ & ((\StateMachine_1|mode.st_190~q\) # ((!\Counter_1|CountBlockTelemet_o~q\ & \StateMachine_1|mode.st_200~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FallingEdge_Start|Falling_o~0_combout\,
	datab => \Counter_1|CountBlockTelemet_o~q\,
	datac => \StateMachine_1|mode.st_200~q\,
	datad => \StateMachine_1|mode.st_190~q\,
	combout => \StateMachine_1|Selector6~3_combout\);

-- Location: FF_X49_Y46_N11
\StateMachine_1|mode.st_200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \StateMachine_1|Selector6~3_combout\,
	clrn => \ALT_INV_reset~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \StateMachine_1|mode.st_200~q\);

-- Location: LCCOMB_X57_Y47_N30
\Counter_1|CountValueSaved~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValueSaved~0_combout\ = (\StateMachine_1|mode.st_reset~q\ & \Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_reset~q\,
	datad => \Counter_1|CountValue\(12),
	combout => \Counter_1|CountValueSaved~0_combout\);

-- Location: FF_X57_Y47_N31
\Counter_1|CountValueSaved[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValueSaved~0_combout\,
	ena => \Counter_1|CountValueSaved[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValueSaved\(12));

-- Location: LCCOMB_X55_Y45_N24
\Counter_1|Add1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add1~18_combout\ = \Counter_1|Add1~17\ $ (\Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(12),
	cin => \Counter_1|Add1~17\,
	combout => \Counter_1|Add1~18_combout\);

-- Location: LCCOMB_X56_Y49_N14
\Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\ = (\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\) # 
-- ((\Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\)))) # (!\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (((\Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~301_combout\,
	datab => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[154]~242_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~22_combout\,
	combout => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\);

-- Location: LCCOMB_X56_Y45_N22
\Counter_1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add2~22_combout\ = \Counter_1|Add1~18_combout\ $ (\Counter_1|Add2~21\ $ (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add1~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\,
	cin => \Counter_1|Add2~21\,
	combout => \Counter_1|Add2~22_combout\);

-- Location: LCCOMB_X58_Y50_N26
\Counter_1|Add8~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add8~22_combout\ = \Counter_1|CountValue\(12) $ (\Counter_1|Add8~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue\(12),
	cin => \Counter_1|Add8~21\,
	combout => \Counter_1|Add8~22_combout\);

-- Location: LCCOMB_X57_Y50_N26
\Counter_1|Add9~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add9~22_combout\ = \Counter_1|Add8~22_combout\ $ (\Counter_1|Add9~21\ $ (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add8~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\,
	cin => \Counter_1|Add9~21\,
	combout => \Counter_1|Add9~22_combout\);

-- Location: LCCOMB_X57_Y44_N22
\Counter_1|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add3~18_combout\ = \Counter_1|Add3~17\ $ (\Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(12),
	cin => \Counter_1|Add3~17\,
	combout => \Counter_1|Add3~18_combout\);

-- Location: LCCOMB_X57_Y46_N22
\Counter_1|Add4~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add4~22_combout\ = \Counter_1|Add3~18_combout\ $ (\Counter_1|Add4~21\ $ (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add3~18_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\,
	cin => \Counter_1|Add4~21\,
	combout => \Counter_1|Add4~22_combout\);

-- Location: LCCOMB_X59_Y46_N28
\Counter_1|Add10~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add10~22_combout\ = \Counter_1|Add10~21\ $ (!\Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(12),
	cin => \Counter_1|Add10~21\,
	combout => \Counter_1|Add10~22_combout\);

-- Location: LCCOMB_X58_Y46_N22
\Counter_1|Add11~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add11~22_combout\ = \Counter_1|Add10~22_combout\ $ (\Counter_1|Add11~21\ $ (!\Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|Add10~22_combout\,
	datad => \Counter_1|Mod0|auto_generated|divider|divider|StageOut[168]~256_combout\,
	cin => \Counter_1|Add11~21\,
	combout => \Counter_1|Add11~22_combout\);

-- Location: LCCOMB_X57_Y46_N26
\Counter_1|CountValue~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~9_combout\ = (\Counter_1|count_proc~0_combout\ & (((\Counter_1|Add11~22_combout\) # (\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|count_proc~0_combout\ & (\Counter_1|Add4~22_combout\ & 
-- ((!\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add4~22_combout\,
	datab => \Counter_1|Add11~22_combout\,
	datac => \Counter_1|count_proc~0_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~9_combout\);

-- Location: LCCOMB_X57_Y46_N24
\Counter_1|CountValue~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue~10_combout\ = (\Counter_1|CountValue~9_combout\ & (((\Counter_1|Add9~22_combout\) # (!\Counter_1|CountValue[4]~8_combout\)))) # (!\Counter_1|CountValue~9_combout\ & (\Counter_1|Add2~22_combout\ & 
-- ((\Counter_1|CountValue[4]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|Add2~22_combout\,
	datab => \Counter_1|Add9~22_combout\,
	datac => \Counter_1|CountValue~9_combout\,
	datad => \Counter_1|CountValue[4]~8_combout\,
	combout => \Counter_1|CountValue~10_combout\);

-- Location: LCCOMB_X57_Y46_N30
\Counter_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~0_combout\ = (!\StateMachine_1|mode.st_200~q\ & ((\StateMachine_1|mode.st_100~q\ & ((\Counter_1|CountValue~10_combout\))) # (!\StateMachine_1|mode.st_100~q\ & (\Counter_1|CountValueSaved\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValueSaved\(12),
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \Counter_1|CountValue~10_combout\,
	combout => \Counter_1|Add0~0_combout\);

-- Location: LCCOMB_X59_Y48_N26
\Counter_1|Add0~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~25_combout\ = \Counter_1|Add0~24\ $ (\Counter_1|CountValue\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(12),
	cin => \Counter_1|Add0~24\,
	combout => \Counter_1|Add0~25_combout\);

-- Location: LCCOMB_X57_Y46_N28
\Counter_1|Add0~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|Add0~27_combout\ = (\Counter_1|Add0~0_combout\) # ((\StateMachine_1|mode.st_200~q\ & \Counter_1|Add0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \StateMachine_1|mode.st_200~q\,
	datac => \Counter_1|Add0~0_combout\,
	datad => \Counter_1|Add0~25_combout\,
	combout => \Counter_1|Add0~27_combout\);

-- Location: FF_X57_Y46_N29
\Counter_1|CountValue[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|Add0~27_combout\,
	sclr => \StateMachine_1|ALT_INV_mode.st_reset~q\,
	ena => \Counter_1|CountValue[4]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue\(12));

-- Location: LCCOMB_X59_Y46_N0
\Counter_1|CountValue_o[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[12]~feeder_combout\ = \Counter_1|CountValue\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(12),
	combout => \Counter_1|CountValue_o[12]~feeder_combout\);

-- Location: FF_X59_Y46_N1
\Counter_1|CountValue_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(12));

-- Location: FF_X59_Y46_N31
\Counter_1|CountValue_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Counter_1|CountValue\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(11));

-- Location: LCCOMB_X65_Y46_N26
\Counter_1|CountValue_o[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[10]~feeder_combout\ = \Counter_1|CountValue\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(10),
	combout => \Counter_1|CountValue_o[10]~feeder_combout\);

-- Location: FF_X65_Y46_N27
\Counter_1|CountValue_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(10));

-- Location: LCCOMB_X68_Y42_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Counter_1|CountValue_o\(10) $ (VCC)
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Counter_1|CountValue_o\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(10),
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y42_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Counter_1|CountValue_o\(11) & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Counter_1|CountValue_o\(11) & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Counter_1|CountValue_o\(11) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y42_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Counter_1|CountValue_o\(12) & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Counter_1|CountValue_o\(12) & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Counter_1|CountValue_o\(12) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y42_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y42_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ = (\Counter_1|CountValue_o\(12) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(12),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\);

-- Location: LCCOMB_X68_Y42_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\);

-- Location: LCCOMB_X68_Y42_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\);

-- Location: LCCOMB_X68_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\ = (\Counter_1|CountValue_o\(11) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\);

-- Location: LCCOMB_X68_Y42_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\);

-- Location: LCCOMB_X68_Y42_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ = (\Counter_1|CountValue_o\(10) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(10),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\);

-- Location: FF_X59_Y46_N27
\Counter_1|CountValue_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Counter_1|CountValue\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(9));

-- Location: LCCOMB_X68_Y42_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\ = (\Counter_1|CountValue_o\(9) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\);

-- Location: LCCOMB_X68_Y42_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\ = (\Counter_1|CountValue_o\(9) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\);

-- Location: LCCOMB_X68_Y42_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~93_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[15]~92_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X68_Y42_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~91_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[16]~90_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X68_Y42_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~89_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[17]~88_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X68_Y42_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\ 
-- & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~86_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[18]~87_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y42_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\);

-- Location: LCCOMB_X68_Y43_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|CountValue_o\(11))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Counter_1|CountValue_o\(11),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\);

-- Location: LCCOMB_X68_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\);

-- Location: LCCOMB_X68_Y43_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|CountValue_o\(10))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(10),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\);

-- Location: LCCOMB_X68_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(9),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\);

-- Location: LCCOMB_X68_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\);

-- Location: FF_X66_Y46_N29
\Counter_1|CountValue_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Counter_1|CountValue\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(8));

-- Location: LCCOMB_X68_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\);

-- Location: LCCOMB_X68_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\);

-- Location: LCCOMB_X68_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~99_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[20]~98_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X68_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~96_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[21]~97_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X68_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~95_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X68_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\ 
-- & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~94_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[23]~149_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y43_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\) # 
-- ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[22]~150_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\);

-- Location: LCCOMB_X69_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\);

-- Location: LCCOMB_X69_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\);

-- Location: LCCOMB_X68_Y43_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|CountValue_o\(9)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\);

-- Location: LCCOMB_X69_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\);

-- Location: LCCOMB_X69_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ = (\Counter_1|CountValue_o\(8) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(8),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\);

-- Location: LCCOMB_X65_Y44_N20
\Counter_1|CountValue_o[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[7]~feeder_combout\ = \Counter_1|CountValue\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(7),
	combout => \Counter_1|CountValue_o[7]~feeder_combout\);

-- Location: FF_X65_Y44_N21
\Counter_1|CountValue_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(7));

-- Location: LCCOMB_X69_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(7),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\);

-- Location: LCCOMB_X69_Y43_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(7),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\);

-- Location: LCCOMB_X69_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~105_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[25]~104_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X69_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~103_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[26]~102_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X69_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~101_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X69_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~142_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[28]~100_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X69_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y41_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY(!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X75_Y41_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # (GND))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X75_Y41_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & VCC)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X75_Y41_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X75_Y41_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X75_Y41_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X75_Y41_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ $ (GND)
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY(!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X75_Y41_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X75_Y41_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\);

-- Location: LCCOMB_X72_Y40_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\);

-- Location: LCCOMB_X74_Y41_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\);

-- Location: LCCOMB_X75_Y41_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\);

-- Location: LCCOMB_X72_Y41_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\);

-- Location: LCCOMB_X72_Y41_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\);

-- Location: LCCOMB_X75_Y41_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\);

-- Location: LCCOMB_X74_Y41_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\);

-- Location: LCCOMB_X72_Y41_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\);

-- Location: LCCOMB_X73_Y41_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\);

-- Location: LCCOMB_X72_Y41_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\);

-- Location: LCCOMB_X69_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\) # 
-- ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[27]~151_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\);

-- Location: LCCOMB_X69_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\);

-- Location: LCCOMB_X70_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\);

-- Location: LCCOMB_X69_Y43_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\Counter_1|CountValue_o\(8))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \Counter_1|CountValue_o\(8),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\);

-- Location: LCCOMB_X70_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ = (\Counter_1|CountValue_o\(7) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\);

-- Location: LCCOMB_X70_Y43_N2
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\);

-- Location: LCCOMB_X65_Y44_N18
\Counter_1|CountValue_o[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[6]~feeder_combout\ = \Counter_1|CountValue\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(6),
	combout => \Counter_1|CountValue_o[6]~feeder_combout\);

-- Location: FF_X65_Y44_N19
\Counter_1|CountValue_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(6));

-- Location: LCCOMB_X70_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\ = (\Counter_1|CountValue_o\(6) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\);

-- Location: LCCOMB_X70_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\);

-- Location: LCCOMB_X70_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~111_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[30]~110_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X70_Y43_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~108_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[31]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X70_Y43_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~107_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X70_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~143_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[33]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y40_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X72_Y40_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\);

-- Location: LCCOMB_X72_Y41_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\);

-- Location: LCCOMB_X72_Y41_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~114_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[105]~113_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X72_Y41_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\)) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~112_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[106]~111_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X72_Y41_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\) 
-- # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~110_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[107]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X72_Y41_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\)) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~107_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[108]~108_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X72_Y41_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~106_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[109]~105_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X72_Y41_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ 
-- & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[110]~104_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X72_Y41_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ & ((GND) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ $ 
-- (GND)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[111]~103_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X72_Y41_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ 
-- & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[112]~102_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X72_Y41_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X72_Y41_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\);

-- Location: LCCOMB_X72_Y40_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\);

-- Location: LCCOMB_X72_Y40_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\);

-- Location: LCCOMB_X73_Y41_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\);

-- Location: LCCOMB_X74_Y41_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\);

-- Location: LCCOMB_X74_Y41_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\);

-- Location: LCCOMB_X74_Y41_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\);

-- Location: LCCOMB_X74_Y41_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\);

-- Location: LCCOMB_X74_Y41_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\);

-- Location: LCCOMB_X72_Y41_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\);

-- Location: LCCOMB_X73_Y41_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\);

-- Location: LCCOMB_X74_Y41_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\);

-- Location: LCCOMB_X72_Y42_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\);

-- Location: LCCOMB_X75_Y41_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\);

-- Location: LCCOMB_X72_Y40_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\);

-- Location: LCCOMB_X72_Y42_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\);

-- Location: LCCOMB_X70_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[32]~152_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\);

-- Location: LCCOMB_X70_Y44_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\);

-- Location: LCCOMB_X70_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\);

-- Location: LCCOMB_X70_Y43_N0
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\Counter_1|CountValue_o\(7)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue_o\(7),
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\);

-- Location: LCCOMB_X70_Y44_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\);

-- Location: LCCOMB_X70_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\);

-- Location: LCCOMB_X65_Y44_N24
\Counter_1|CountValue_o[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[5]~feeder_combout\ = \Counter_1|CountValue\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(5),
	combout => \Counter_1|CountValue_o[5]~feeder_combout\);

-- Location: FF_X65_Y44_N25
\Counter_1|CountValue_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(5));

-- Location: LCCOMB_X70_Y44_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\ = (\Counter_1|CountValue_o\(5) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\);

-- Location: LCCOMB_X70_Y44_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\);

-- Location: LCCOMB_X70_Y44_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~117_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[35]~116_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X70_Y44_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~115_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[36]~114_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X70_Y44_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~113_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X70_Y44_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~144_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[38]~112_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X70_Y44_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X72_Y40_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\);

-- Location: LCCOMB_X72_Y40_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\);

-- Location: LCCOMB_X72_Y40_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[0]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\);

-- Location: LCCOMB_X72_Y40_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\);

-- Location: LCCOMB_X72_Y40_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~124_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[104]~123_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X72_Y40_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\);

-- Location: LCCOMB_X73_Y41_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~125_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X73_Y41_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~122_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X73_Y41_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~121_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X73_Y41_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~120_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X73_Y41_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X73_Y41_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~118_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X73_Y41_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~117_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X73_Y41_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~116_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X73_Y41_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~115_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X73_Y41_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X72_Y42_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\);

-- Location: LCCOMB_X72_Y42_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[126]~166_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\);

-- Location: LCCOMB_X74_Y42_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\);

-- Location: LCCOMB_X72_Y42_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[125]~167_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\);

-- Location: LCCOMB_X73_Y41_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\);

-- Location: LCCOMB_X74_Y41_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[124]~168_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\);

-- Location: LCCOMB_X74_Y41_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[123]~189_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\);

-- Location: LCCOMB_X74_Y41_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\);

-- Location: LCCOMB_X73_Y42_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\);

-- Location: LCCOMB_X73_Y41_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[122]~190_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\);

-- Location: LCCOMB_X74_Y42_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\);

-- Location: LCCOMB_X73_Y41_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[121]~191_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\);

-- Location: LCCOMB_X72_Y42_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\);

-- Location: LCCOMB_X72_Y42_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[120]~192_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\);

-- Location: LCCOMB_X72_Y42_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[119]~193_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\);

-- Location: LCCOMB_X72_Y42_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\);

-- Location: LCCOMB_X73_Y42_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\);

-- Location: LCCOMB_X72_Y40_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[118]~169_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\);

-- Location: LCCOMB_X70_Y44_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\);

-- Location: LCCOMB_X70_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\) # 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[37]~153_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\);

-- Location: LCCOMB_X70_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\Counter_1|CountValue_o\(6))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\);

-- Location: LCCOMB_X72_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\);

-- Location: LCCOMB_X72_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\);

-- Location: LCCOMB_X72_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\);

-- Location: LCCOMB_X61_Y44_N0
\Counter_1|CountValue_o[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[4]~feeder_combout\ = \Counter_1|CountValue\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(4),
	combout => \Counter_1|CountValue_o[4]~feeder_combout\);

-- Location: FF_X61_Y44_N1
\Counter_1|CountValue_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(4));

-- Location: LCCOMB_X72_Y43_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\);

-- Location: LCCOMB_X72_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\ = (\Counter_1|CountValue_o\(4) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\);

-- Location: LCCOMB_X72_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~122_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[40]~123_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X72_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~120_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[41]~121_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X72_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X72_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~118_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[43]~145_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X72_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y41_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\);

-- Location: LCCOMB_X74_Y41_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\);

-- Location: LCCOMB_X75_Y41_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\);

-- Location: LCCOMB_X75_Y41_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[0]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\);

-- Location: LCCOMB_X75_Y41_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~135_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[117]~136_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X74_Y41_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\);

-- Location: LCCOMB_X73_Y42_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~137_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X73_Y42_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~134_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X73_Y42_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~133_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X73_Y42_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~132_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X73_Y42_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~131_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X73_Y42_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~130_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X73_Y42_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X73_Y42_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~128_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X73_Y42_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~127_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X73_Y42_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~126_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X73_Y42_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X72_Y42_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[140]~170_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\);

-- Location: LCCOMB_X72_Y42_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\);

-- Location: LCCOMB_X74_Y42_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\);

-- Location: LCCOMB_X74_Y42_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[139]~171_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\);

-- Location: LCCOMB_X74_Y42_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\);

-- Location: LCCOMB_X74_Y41_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[138]~172_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\);

-- Location: LCCOMB_X73_Y42_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\);

-- Location: LCCOMB_X74_Y41_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[137]~173_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\);

-- Location: LCCOMB_X74_Y42_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[136]~174_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\);

-- Location: LCCOMB_X74_Y42_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\);

-- Location: LCCOMB_X74_Y42_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\);

-- Location: LCCOMB_X74_Y42_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[135]~175_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\);

-- Location: LCCOMB_X72_Y42_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\) # ((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[134]~176_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\);

-- Location: LCCOMB_X72_Y42_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\);

-- Location: LCCOMB_X72_Y42_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[133]~177_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\);

-- Location: LCCOMB_X74_Y42_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\);

-- Location: LCCOMB_X74_Y42_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\);

-- Location: LCCOMB_X73_Y42_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[132]~178_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\);

-- Location: LCCOMB_X73_Y42_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\);

-- Location: LCCOMB_X74_Y41_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[131]~194_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\);

-- Location: LCCOMB_X72_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\) # 
-- ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[42]~154_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\);

-- Location: LCCOMB_X72_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X72_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & (\Counter_1|CountValue_o\(5))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(5),
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\);

-- Location: LCCOMB_X73_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\);

-- Location: LCCOMB_X73_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\);

-- Location: LCCOMB_X73_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\);

-- Location: FF_X67_Y45_N13
\Counter_1|CountValue_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Counter_1|CountValue\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(3));

-- Location: LCCOMB_X73_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\ = (\Counter_1|CountValue_o\(3) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\);

-- Location: LCCOMB_X73_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\);

-- Location: LCCOMB_X73_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~129_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[45]~128_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X73_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~126_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[46]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X73_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~125_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X73_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~146_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X73_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y42_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\);

-- Location: LCCOMB_X76_Y42_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\);

-- Location: LCCOMB_X76_Y42_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[0]~22_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\);

-- Location: LCCOMB_X76_Y42_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\);

-- Location: LCCOMB_X76_Y42_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~149_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[130]~148_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X76_Y42_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\);

-- Location: LCCOMB_X75_Y42_N6
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X75_Y42_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X75_Y42_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ 
-- & ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X75_Y42_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- (((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\ & 
-- !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X75_Y42_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) 
-- # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X75_Y42_N16
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X75_Y42_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X75_Y42_N20
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\ 
-- & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X75_Y42_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X75_Y42_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\)))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\ & 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\ & !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X75_Y42_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & 
-- ((((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X75_Y42_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X72_Y42_N14
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~179_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[154]~138_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\);

-- Location: LCCOMB_X74_Y42_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~139_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[153]~180_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\);

-- Location: LCCOMB_X75_Y42_N0
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~181_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[152]~140_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\);

-- Location: LCCOMB_X75_Y42_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~141_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[151]~182_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\);

-- Location: LCCOMB_X74_Y42_N22
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~142_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[150]~183_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\);

-- Location: LCCOMB_X74_Y42_N24
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~184_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[149]~143_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\);

-- Location: LCCOMB_X72_Y42_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~144_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[148]~185_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\);

-- Location: LCCOMB_X74_Y42_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~186_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[147]~145_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\);

-- Location: LCCOMB_X74_Y42_N8
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~187_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[146]~146_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\);

-- Location: LCCOMB_X75_Y42_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~147_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[145]~188_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\);

-- Location: LCCOMB_X75_Y42_N2
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\) # (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~150_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[144]~195_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\);

-- Location: LCCOMB_X73_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\) 
-- # ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[47]~155_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\);

-- Location: LCCOMB_X73_Y43_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X73_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\Counter_1|CountValue_o\(4))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Counter_1|CountValue_o\(4),
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\);

-- Location: LCCOMB_X74_Y43_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\);

-- Location: LCCOMB_X74_Y43_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\);

-- Location: LCCOMB_X74_Y43_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\);

-- Location: LCCOMB_X59_Y48_N28
\Counter_1|CountValue_o[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[2]~feeder_combout\ = \Counter_1|CountValue\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(2),
	combout => \Counter_1|CountValue_o[2]~feeder_combout\);

-- Location: FF_X59_Y48_N29
\Counter_1|CountValue_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(2));

-- Location: LCCOMB_X74_Y43_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\);

-- Location: LCCOMB_X74_Y43_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\ = (\Counter_1|CountValue_o\(2) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\);

-- Location: LCCOMB_X74_Y43_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~134_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[50]~135_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X74_Y43_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\)))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~132_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[51]~133_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X74_Y43_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\)))))
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\) 
-- # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X74_Y43_N16
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~147_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y43_N18
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X76_Y42_N26
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\);

-- Location: LCCOMB_X76_Y42_N12
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\);

-- Location: LCCOMB_X76_Y42_N4
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\ = (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_11_result_int[0]~24_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\);

-- Location: LCCOMB_X76_Y42_N18
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\) # 
-- (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X76_Y42_N10
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\) # ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & (((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~162_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[143]~163_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\);

-- Location: LCCOMB_X74_Y39_N12
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\);

-- Location: LCCOMB_X74_Y43_N20
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\) 
-- # ((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[52]~156_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\);

-- Location: LCCOMB_X74_Y43_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\Counter_1|CountValue_o\(3))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\);

-- Location: LCCOMB_X74_Y39_N14
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\);

-- Location: LCCOMB_X74_Y39_N10
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ = (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\);

-- Location: LCCOMB_X74_Y39_N8
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\);

-- Location: FF_X65_Y45_N9
\Counter_1|CountValue_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \Counter_1|CountValue\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(1));

-- Location: LCCOMB_X74_Y39_N6
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\ = (\Counter_1|CountValue_o\(1) & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\);

-- Location: LCCOMB_X74_Y39_N4
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\ = (\Counter_1|CountValue_o\(1) & \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\);

-- Location: LCCOMB_X74_Y39_N22
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\) # 
-- (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~141_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[55]~140_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X74_Y39_N24
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~139_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[56]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X74_Y39_N26
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\) # (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~157_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[57]~137_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X74_Y39_N28
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\ & !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~136_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|StageOut[58]~148_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X74_Y39_N30
\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X75_Y40_N28
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\ = !\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\);

-- Location: LCCOMB_X75_Y40_N30
\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|add_sub_12_result_int[0]~26_combout\,
	combout => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\);

-- Location: LCCOMB_X75_Y39_N2
\ConvertIntBcd_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~0_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ $ (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\ & ((GND) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))
-- \ConvertIntBcd_1|Add0~1\ = CARRY((!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[156]~165_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Add0~0_combout\,
	cout => \ConvertIntBcd_1|Add0~1\);

-- Location: LCCOMB_X75_Y39_N4
\ConvertIntBcd_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~2_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & ((\ConvertIntBcd_1|Add0~1\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (!\ConvertIntBcd_1|Add0~1\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (!\ConvertIntBcd_1|Add0~1\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & (\ConvertIntBcd_1|Add0~1\ & VCC))))
-- \ConvertIntBcd_1|Add0~3\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\) # (!\ConvertIntBcd_1|Add0~1\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\ & !\ConvertIntBcd_1|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[157]~164_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~1\,
	combout => \ConvertIntBcd_1|Add0~2_combout\,
	cout => \ConvertIntBcd_1|Add0~3\);

-- Location: LCCOMB_X75_Y39_N6
\ConvertIntBcd_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~4_combout\ = ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ $ (!\ConvertIntBcd_1|Add0~3\)))) # (GND)
-- \ConvertIntBcd_1|Add0~5\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\ & !\ConvertIntBcd_1|Add0~3\)) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((!\ConvertIntBcd_1|Add0~3\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[158]~161_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~3\,
	combout => \ConvertIntBcd_1|Add0~4_combout\,
	cout => \ConvertIntBcd_1|Add0~5\);

-- Location: LCCOMB_X75_Y39_N8
\ConvertIntBcd_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~6_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Add0~5\) # (GND))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~5\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~5\)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Add0~5\ & VCC))))
-- \ConvertIntBcd_1|Add0~7\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\) # (!\ConvertIntBcd_1|Add0~5\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\ & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[159]~160_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~5\,
	combout => \ConvertIntBcd_1|Add0~6_combout\,
	cout => \ConvertIntBcd_1|Add0~7\);

-- Location: LCCOMB_X75_Y39_N10
\ConvertIntBcd_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~8_combout\ = ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ $ (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Add0~7\)))) # (GND)
-- \ConvertIntBcd_1|Add0~9\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~7\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\ & ((!\ConvertIntBcd_1|Add0~7\) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[160]~159_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~7\,
	combout => \ConvertIntBcd_1|Add0~8_combout\,
	cout => \ConvertIntBcd_1|Add0~9\);

-- Location: LCCOMB_X75_Y39_N12
\ConvertIntBcd_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~10_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Add0~9\) # (GND))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~9\)))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & 
-- ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Add0~9\)) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Add0~9\ & VCC))))
-- \ConvertIntBcd_1|Add0~11\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\) # (!\ConvertIntBcd_1|Add0~9\))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\ & (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[161]~158_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~9\,
	combout => \ConvertIntBcd_1|Add0~10_combout\,
	cout => \ConvertIntBcd_1|Add0~11\);

-- Location: LCCOMB_X75_Y39_N14
\ConvertIntBcd_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~12_combout\ = ((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ $ (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ $ (!\ConvertIntBcd_1|Add0~11\)))) # (GND)
-- \ConvertIntBcd_1|Add0~13\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\ & !\ConvertIntBcd_1|Add0~11\)) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((!\ConvertIntBcd_1|Add0~11\) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[162]~157_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~11\,
	combout => \ConvertIntBcd_1|Add0~12_combout\,
	cout => \ConvertIntBcd_1|Add0~13\);

-- Location: LCCOMB_X75_Y39_N16
\ConvertIntBcd_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~14_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & ((\ConvertIntBcd_1|Add0~13\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (!\ConvertIntBcd_1|Add0~13\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (!\ConvertIntBcd_1|Add0~13\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & (\ConvertIntBcd_1|Add0~13\ & VCC))))
-- \ConvertIntBcd_1|Add0~15\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\) # (!\ConvertIntBcd_1|Add0~13\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\ & !\ConvertIntBcd_1|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[163]~156_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~13\,
	combout => \ConvertIntBcd_1|Add0~14_combout\,
	cout => \ConvertIntBcd_1|Add0~15\);

-- Location: LCCOMB_X75_Y39_N18
\ConvertIntBcd_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~16_combout\ = ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ $ (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Add0~15\)))) # (GND)
-- \ConvertIntBcd_1|Add0~17\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ & (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Add0~15\)) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\ & ((!\ConvertIntBcd_1|Add0~15\) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[164]~155_combout\,
	datab => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~15\,
	combout => \ConvertIntBcd_1|Add0~16_combout\,
	cout => \ConvertIntBcd_1|Add0~17\);

-- Location: LCCOMB_X75_Y39_N20
\ConvertIntBcd_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~18_combout\ = (\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & ((\ConvertIntBcd_1|Add0~17\) # (GND))) # 
-- (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & (!\ConvertIntBcd_1|Add0~17\)))) # (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & (!\ConvertIntBcd_1|Add0~17\)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & (\ConvertIntBcd_1|Add0~17\ & VCC))))
-- \ConvertIntBcd_1|Add0~19\ = CARRY((\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\) # (!\ConvertIntBcd_1|Add0~17\))) # 
-- (!\ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\ & !\ConvertIntBcd_1|Add0~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[165]~154_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~17\,
	combout => \ConvertIntBcd_1|Add0~18_combout\,
	cout => \ConvertIntBcd_1|Add0~19\);

-- Location: LCCOMB_X75_Y39_N22
\ConvertIntBcd_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~20_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & (!\ConvertIntBcd_1|Add0~19\ & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & 
-- (\ConvertIntBcd_1|Add0~19\ $ (GND)))
-- \ConvertIntBcd_1|Add0~21\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\ & !\ConvertIntBcd_1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[166]~153_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~19\,
	combout => \ConvertIntBcd_1|Add0~20_combout\,
	cout => \ConvertIntBcd_1|Add0~21\);

-- Location: LCCOMB_X75_Y39_N24
\ConvertIntBcd_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~22_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ & ((\ConvertIntBcd_1|Add0~21\) # (GND))) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\ & 
-- (!\ConvertIntBcd_1|Add0~21\))
-- \ConvertIntBcd_1|Add0~23\ = CARRY((\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\) # (!\ConvertIntBcd_1|Add0~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[167]~152_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~21\,
	combout => \ConvertIntBcd_1|Add0~22_combout\,
	cout => \ConvertIntBcd_1|Add0~23\);

-- Location: LCCOMB_X75_Y39_N26
\ConvertIntBcd_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~24_combout\ = (\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & (!\ConvertIntBcd_1|Add0~23\ & VCC)) # (!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & 
-- (\ConvertIntBcd_1|Add0~23\ $ (GND)))
-- \ConvertIntBcd_1|Add0~25\ = CARRY((!\ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\ & !\ConvertIntBcd_1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod3|auto_generated|divider|divider|StageOut[168]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Add0~23\,
	combout => \ConvertIntBcd_1|Add0~24_combout\,
	cout => \ConvertIntBcd_1|Add0~25\);

-- Location: LCCOMB_X75_Y39_N28
\ConvertIntBcd_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Add0~26_combout\ = !\ConvertIntBcd_1|Add0~25\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Add0~25\,
	combout => \ConvertIntBcd_1|Add0~26_combout\);

-- Location: LCCOMB_X75_Y38_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ = \ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~20_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X75_Y38_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ = \ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X76_Y38_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ = \ConvertIntBcd_1|Add0~16_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Add0~16_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X75_Y39_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (!\ConvertIntBcd_1|Add0~4_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ & (!\ConvertIntBcd_1|Add0~2_combout\ & !\ConvertIntBcd_1|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~4_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~2_combout\,
	datad => \ConvertIntBcd_1|Add0~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X76_Y36_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\ConvertIntBcd_1|Add0~8_combout\ & (\ConvertIntBcd_1|Add0~6_combout\ & 
-- !\ConvertIntBcd_1|Add0~26_combout\)) # (!\ConvertIntBcd_1|Add0~8_combout\ & (!\ConvertIntBcd_1|Add0~6_combout\ & \ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~8_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \ConvertIntBcd_1|Add0~6_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X76_Y38_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\ = (\ConvertIntBcd_1|Add0~12_combout\ & ((\ConvertIntBcd_1|Add0~14_combout\) # (!\ConvertIntBcd_1|Add0~10_combout\))) # (!\ConvertIntBcd_1|Add0~12_combout\ & 
-- (\ConvertIntBcd_1|Add0~14_combout\ & !\ConvertIntBcd_1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~12_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Add0~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\);

-- Location: LCCOMB_X76_Y38_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\ & (!\ConvertIntBcd_1|Add0~10_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\);

-- Location: LCCOMB_X76_Y38_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\);

-- Location: LCCOMB_X76_Y37_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\ConvertIntBcd_1|Add0~22_combout\ & (\ConvertIntBcd_1|Add0~24_combout\ & 
-- !\ConvertIntBcd_1|Add0~26_combout\)) # (!\ConvertIntBcd_1|Add0~22_combout\ & (!\ConvertIntBcd_1|Add0~24_combout\ & \ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~22_combout\,
	datab => \ConvertIntBcd_1|Add0~24_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\);

-- Location: LCCOMB_X76_Y37_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ = \ConvertIntBcd_1|Add0~24_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & (\ConvertIntBcd_1|Add0~22_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~22_combout\,
	datab => \ConvertIntBcd_1|Add0~24_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\);

-- Location: LCCOMB_X76_Y37_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ = \ConvertIntBcd_1|Add0~22_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~22_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\);

-- Location: LCCOMB_X76_Y38_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[7]~3_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\);

-- Location: LCCOMB_X76_Y37_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ $ (VCC)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X76_Y37_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[11]~7_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X76_Y37_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ 
-- (GND))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & VCC))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X76_Y37_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X76_Y37_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY(!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X76_Y37_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X76_Y37_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\);

-- Location: LCCOMB_X76_Y37_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\);

-- Location: LCCOMB_X76_Y37_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\);

-- Location: LCCOMB_X75_Y37_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\);

-- Location: LCCOMB_X75_Y37_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\);

-- Location: LCCOMB_X75_Y37_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\);

-- Location: LCCOMB_X76_Y37_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~22_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~22_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~4_combout\,
	datac => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\);

-- Location: LCCOMB_X76_Y37_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\);

-- Location: LCCOMB_X75_Y37_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\);

-- Location: LCCOMB_X76_Y38_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~12_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ & 
-- !\ConvertIntBcd_1|Add0~26_combout\)) # (!\ConvertIntBcd_1|Add0~12_combout\ & (!\ConvertIntBcd_1|Add0~10_combout\ & \ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~12_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\);

-- Location: LCCOMB_X76_Y38_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ & ((\ConvertIntBcd_1|Add0~16_combout\ & (\ConvertIntBcd_1|Add0~14_combout\ & 
-- !\ConvertIntBcd_1|Add0~26_combout\)) # (!\ConvertIntBcd_1|Add0~16_combout\ & (!\ConvertIntBcd_1|Add0~14_combout\ & \ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~16_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\);

-- Location: LCCOMB_X75_Y37_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\);

-- Location: LCCOMB_X75_Y37_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Add0~18_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\);

-- Location: LCCOMB_X75_Y37_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~115_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[49]~114_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X75_Y37_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~112_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[50]~113_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X75_Y37_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~111_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X75_Y37_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~110_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[52]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X75_Y37_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~108_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[53]~107_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X75_Y37_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[54]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X75_Y37_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y37_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\);

-- Location: LCCOMB_X76_Y37_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~5_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\);

-- Location: LCCOMB_X75_Y37_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[12]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\);

-- Location: LCCOMB_X74_Y37_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\);

-- Location: LCCOMB_X74_Y37_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\);

-- Location: LCCOMB_X75_Y37_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[51]~180_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\);

-- Location: LCCOMB_X76_Y37_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[10]~8_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\);

-- Location: LCCOMB_X74_Y36_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\);

-- Location: LCCOMB_X75_Y37_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~18_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~18_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\);

-- Location: LCCOMB_X74_Y36_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\);

-- Location: LCCOMB_X76_Y38_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\ = \ConvertIntBcd_1|Add0~16_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ & (\ConvertIntBcd_1|Add0~14_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~16_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\);

-- Location: LCCOMB_X74_Y37_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\);

-- Location: LCCOMB_X74_Y37_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\);

-- Location: LCCOMB_X74_Y37_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\);

-- Location: LCCOMB_X74_Y37_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~124_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[48]~123_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y36_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\);

-- Location: LCCOMB_X74_Y36_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~122_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[57]~125_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X74_Y36_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~121_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X74_Y36_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~119_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X74_Y36_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~118_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X74_Y36_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~117_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X74_Y36_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~116_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[62]~209_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X74_Y36_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y36_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[59]~211_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\);

-- Location: LCCOMB_X74_Y36_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\);

-- Location: LCCOMB_X75_Y36_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\);

-- Location: LCCOMB_X74_Y36_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[58]~120_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\);

-- Location: LCCOMB_X74_Y37_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[8]~11_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\);

-- Location: LCCOMB_X74_Y36_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\);

-- Location: LCCOMB_X76_Y38_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~14_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\);

-- Location: LCCOMB_X76_Y38_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~14_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\);

-- Location: LCCOMB_X76_Y38_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~133_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[56]~132_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X75_Y36_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\);

-- Location: LCCOMB_X76_Y36_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~14_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~9_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\);

-- Location: LCCOMB_X75_Y36_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~134_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X75_Y36_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~130_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X75_Y36_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~129_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X75_Y36_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~128_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X75_Y36_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\);

-- Location: LCCOMB_X74_Y37_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[60]~181_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\);

-- Location: LCCOMB_X75_Y36_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~127_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X74_Y37_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[61]~210_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\);

-- Location: LCCOMB_X74_Y36_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\);

-- Location: LCCOMB_X75_Y36_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~182_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[70]~126_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X75_Y36_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X75_Y36_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\);

-- Location: LCCOMB_X75_Y36_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[69]~183_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X75_Y34_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\);

-- Location: LCCOMB_X75_Y36_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[68]~184_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\);

-- Location: LCCOMB_X75_Y34_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\);

-- Location: LCCOMB_X75_Y36_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[67]~185_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\);

-- Location: LCCOMB_X74_Y36_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[66]~212_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\);

-- Location: LCCOMB_X76_Y34_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\);

-- Location: LCCOMB_X75_Y34_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\);

-- Location: LCCOMB_X75_Y36_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[65]~131_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\);

-- Location: LCCOMB_X76_Y38_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\ = \ConvertIntBcd_1|Add0~12_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (\ConvertIntBcd_1|Add0~10_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~12_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\);

-- Location: LCCOMB_X76_Y34_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\);

-- Location: LCCOMB_X76_Y34_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\);

-- Location: LCCOMB_X76_Y34_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\);

-- Location: LCCOMB_X76_Y34_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~142_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[64]~141_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X75_Y34_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\);

-- Location: LCCOMB_X75_Y34_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~140_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[73]~143_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X75_Y34_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~139_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X75_Y34_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~138_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X75_Y34_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~137_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X75_Y34_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~136_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X75_Y34_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~135_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[78]~186_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X75_Y34_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X75_Y34_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[77]~187_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\);

-- Location: LCCOMB_X76_Y34_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\);

-- Location: LCCOMB_X75_Y34_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[76]~188_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\);

-- Location: LCCOMB_X77_Y34_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\);

-- Location: LCCOMB_X75_Y34_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[75]~189_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\);

-- Location: LCCOMB_X76_Y34_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\);

-- Location: LCCOMB_X75_Y34_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\);

-- Location: LCCOMB_X75_Y34_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[74]~190_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\);

-- Location: LCCOMB_X76_Y34_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[6]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\);

-- Location: LCCOMB_X76_Y34_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\);

-- Location: LCCOMB_X76_Y34_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~26_combout\ $ (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~26_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\);

-- Location: LCCOMB_X76_Y38_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\);

-- Location: LCCOMB_X76_Y38_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~10_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Add0~10_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\);

-- Location: LCCOMB_X76_Y38_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~151_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[72]~150_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X77_Y34_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\);

-- Location: LCCOMB_X77_Y34_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~152_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X77_Y34_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~148_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X77_Y34_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~147_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X77_Y34_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~146_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X77_Y34_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~145_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X77_Y34_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~191_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[86]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X77_Y34_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X77_Y34_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\);

-- Location: LCCOMB_X77_Y34_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[85]~192_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\);

-- Location: LCCOMB_X77_Y34_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\);

-- Location: LCCOMB_X76_Y34_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[84]~193_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\);

-- Location: LCCOMB_X77_Y33_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\);

-- Location: LCCOMB_X77_Y34_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[83]~194_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\);

-- Location: LCCOMB_X77_Y33_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\);

-- Location: LCCOMB_X76_Y34_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[82]~213_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\);

-- Location: LCCOMB_X77_Y34_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\);

-- Location: LCCOMB_X77_Y34_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\) 
-- # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[81]~149_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\);

-- Location: LCCOMB_X76_Y36_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\ = \ConvertIntBcd_1|Add0~8_combout\ $ (((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & (\ConvertIntBcd_1|Add0~6_combout\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\ConvertIntBcd_1|Add0~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~8_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \ConvertIntBcd_1|Add0~6_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\);

-- Location: LCCOMB_X76_Y36_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\);

-- Location: LCCOMB_X76_Y34_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\);

-- Location: LCCOMB_X76_Y34_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\);

-- Location: LCCOMB_X76_Y34_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~160_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[80]~159_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X76_Y34_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\);

-- Location: LCCOMB_X77_Y33_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~158_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[89]~161_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X77_Y33_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~157_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X77_Y33_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~156_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X77_Y33_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~155_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X77_Y33_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\))))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ 
-- & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~154_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X77_Y33_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~153_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[94]~195_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X77_Y33_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X77_Y33_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\);

-- Location: LCCOMB_X77_Y33_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[93]~196_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\);

-- Location: LCCOMB_X77_Y33_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\);

-- Location: LCCOMB_X77_Y33_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[92]~197_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\);

-- Location: LCCOMB_X77_Y33_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[91]~198_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\);

-- Location: LCCOMB_X77_Y33_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\);

-- Location: LCCOMB_X77_Y34_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\) 
-- # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[90]~199_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\);

-- Location: LCCOMB_X77_Y33_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\);

-- Location: LCCOMB_X76_Y33_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\);

-- Location: LCCOMB_X76_Y36_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[4]~13_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\);

-- Location: LCCOMB_X76_Y36_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~6_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\);

-- Location: LCCOMB_X76_Y36_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~6_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~6_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Add0~26_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\);

-- Location: LCCOMB_X76_Y36_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~168_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[88]~169_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\);

-- Location: LCCOMB_X76_Y36_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\);

-- Location: LCCOMB_X76_Y36_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Add0~6_combout\ $ (\ConvertIntBcd_1|Add0~26_combout\ $ 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~6_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\);

-- Location: LCCOMB_X76_Y33_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~170_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\);

-- Location: LCCOMB_X76_Y33_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ 
-- & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\)) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~166_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\);

-- Location: LCCOMB_X76_Y33_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & 
-- (((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\) 
-- # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~165_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\);

-- Location: LCCOMB_X76_Y33_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ & 
-- (((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~164_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\);

-- Location: LCCOMB_X76_Y33_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\))))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) 
-- # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~163_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\);

-- Location: LCCOMB_X76_Y33_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~162_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[102]~200_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\);

-- Location: LCCOMB_X76_Y33_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\);

-- Location: LCCOMB_X76_Y32_N12
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\);

-- Location: LCCOMB_X76_Y33_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[101]~201_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\);

-- Location: LCCOMB_X76_Y33_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\);

-- Location: LCCOMB_X76_Y33_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[100]~202_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\);

-- Location: LCCOMB_X76_Y33_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\);

-- Location: LCCOMB_X76_Y33_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[99]~203_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\);

-- Location: LCCOMB_X76_Y33_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[98]~214_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\);

-- Location: LCCOMB_X76_Y33_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\);

-- Location: LCCOMB_X76_Y33_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\);

-- Location: LCCOMB_X76_Y36_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\) # ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[97]~167_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\);

-- Location: LCCOMB_X75_Y39_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\ = \ConvertIntBcd_1|Add0~4_combout\ $ (((\ConvertIntBcd_1|Add0~26_combout\ & ((\ConvertIntBcd_1|Add0~2_combout\) # (\ConvertIntBcd_1|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Add0~4_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Add0~2_combout\,
	datad => \ConvertIntBcd_1|Add0~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\);

-- Location: LCCOMB_X76_Y36_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\);

-- Location: LCCOMB_X76_Y36_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\);

-- Location: LCCOMB_X76_Y36_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~178_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[96]~177_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\);

-- Location: LCCOMB_X76_Y36_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\);

-- Location: LCCOMB_X76_Y36_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|my_abs_num|cs2a[2]~14_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\);

-- Location: LCCOMB_X76_Y32_N18
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~179_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[105]~176_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\);

-- Location: LCCOMB_X76_Y32_N20
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~175_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[106]~208_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[2]~1_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\);

-- Location: LCCOMB_X76_Y32_N22
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\) # (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~207_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[107]~174_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[3]~3_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\);

-- Location: LCCOMB_X76_Y32_N24
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\ = CARRY(((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~173_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[108]~206_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[4]~5_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\);

-- Location: LCCOMB_X76_Y32_N26
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\) # 
-- ((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~172_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[109]~205_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[5]~7_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\);

-- Location: LCCOMB_X76_Y32_N28
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~171_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|StageOut[110]~204_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[6]~9_cout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\);

-- Location: LCCOMB_X76_Y32_N30
\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\);

-- Location: LCCOMB_X76_Y32_N0
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\ $ (VCC)
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\ = CARRY(\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X76_Y32_N2
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\)) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\) # (GND)))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ = CARRY((!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~1\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X76_Y32_N4
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ $ (GND))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\ & VCC))
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\ = CARRY((\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~3\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\,
	cout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X76_Y32_N6
\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\ = \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cin => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~5\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\);

-- Location: LCCOMB_X76_Y32_N8
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\))) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~6_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\);

-- Location: LCCOMB_X76_Y32_N16
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\))) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_14_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~0_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\);

-- Location: LCCOMB_X76_Y32_N10
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\))) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_13_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~2_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\);

-- Location: LCCOMB_X76_Y32_N14
\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ = (\ConvertIntBcd_1|Add0~26_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\)) # (!\ConvertIntBcd_1|Add0~26_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Add0~26_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|op_1~4_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\);

-- Location: LCCOMB_X73_Y4_N4
\ConvertIntBcd_1|Decoder_Min|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & (((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))) # 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[0]~0_combout\);

-- Location: LCCOMB_X73_Y4_N10
\ConvertIntBcd_1|Decoder_Min|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\) # 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ $ (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[1]~1_combout\);

-- Location: LCCOMB_X73_Y4_N0
\ConvertIntBcd_1|Decoder_Min|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(2) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\ 
-- & (((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(2));

-- Location: LCCOMB_X73_Y4_N2
\ConvertIntBcd_1|Decoder_Min|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(3) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ $ 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(3));

-- Location: LCCOMB_X73_Y4_N12
\ConvertIntBcd_1|Decoder_Min|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output\(4) = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\) # ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output\(4));

-- Location: LCCOMB_X73_Y4_N22
\ConvertIntBcd_1|Decoder_Min|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\) # 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & 
-- (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & !\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[5]~2_combout\);

-- Location: LCCOMB_X73_Y4_N28
\ConvertIntBcd_1|Decoder_Min|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\ = (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\ & ((\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- (\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\ & \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)) # (!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\ & 
-- ((!\ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[3]~1_combout\,
	datab => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[0]~3_combout\,
	datac => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[1]~2_combout\,
	datad => \ConvertIntBcd_1|Div4|auto_generated|divider|quotient[2]~0_combout\,
	combout => \ConvertIntBcd_1|Decoder_Min|Output[6]~3_combout\);

-- Location: LCCOMB_X68_Y39_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\ = \Counter_1|CountValue_o\(6) $ (VCC)
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\Counter_1|CountValue_o\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X68_Y39_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\Counter_1|CountValue_o\(7) & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\)) # (!\Counter_1|CountValue_o\(7) & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\) # (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\) # (!\Counter_1|CountValue_o\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(7),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X68_Y39_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\Counter_1|CountValue_o\(8) & ((GND) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))) # (!\Counter_1|CountValue_o\(8) & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\Counter_1|CountValue_o\(8)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(8),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X68_Y39_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\Counter_1|CountValue_o\(9) & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\Counter_1|CountValue_o\(9) & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\Counter_1|CountValue_o\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(9),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X68_Y39_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\Counter_1|CountValue_o\(10) & ((GND) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))) # (!\Counter_1|CountValue_o\(10) & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\Counter_1|CountValue_o\(10)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(10),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X68_Y39_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\Counter_1|CountValue_o\(11) & (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ & VCC)) # (!\Counter_1|CountValue_o\(11) & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\Counter_1|CountValue_o\(11) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X68_Y39_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\Counter_1|CountValue_o\(12) & (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\Counter_1|CountValue_o\(12) & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\Counter_1|CountValue_o\(12) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X68_Y39_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X68_Y39_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\);

-- Location: LCCOMB_X68_Y38_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Counter_1|CountValue_o\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Counter_1|CountValue_o\(12),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\);

-- Location: LCCOMB_X68_Y39_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\ = (\Counter_1|CountValue_o\(11) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\);

-- Location: LCCOMB_X68_Y39_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\);

-- Location: LCCOMB_X67_Y39_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ = (\Counter_1|CountValue_o\(10) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(10),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\);

-- Location: LCCOMB_X68_Y39_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\);

-- Location: LCCOMB_X67_Y39_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\ = (\Counter_1|CountValue_o\(9) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\);

-- Location: LCCOMB_X67_Y39_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\);

-- Location: LCCOMB_X68_Y38_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\);

-- Location: LCCOMB_X68_Y39_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\);

-- Location: LCCOMB_X67_Y39_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\);

-- Location: LCCOMB_X67_Y39_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\ = (\Counter_1|CountValue_o\(7) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\);

-- Location: LCCOMB_X68_Y39_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\);

-- Location: LCCOMB_X67_Y38_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\);

-- Location: LCCOMB_X67_Y38_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\);

-- Location: LCCOMB_X67_Y38_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\ = (\Counter_1|CountValue_o\(5) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\);

-- Location: LCCOMB_X67_Y39_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~136_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[119]~137_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X67_Y39_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~135_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[120]~134_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X67_Y39_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~133_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[121]~132_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X67_Y39_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~130_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[122]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X67_Y39_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~128_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[123]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X67_Y39_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~126_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[124]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X67_Y39_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~124_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[125]~125_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X67_Y39_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~123_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[126]~122_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\);

-- Location: LCCOMB_X67_Y39_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X68_Y38_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(12)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datab => \Counter_1|CountValue_o\(12),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\);

-- Location: LCCOMB_X68_Y38_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\);

-- Location: LCCOMB_X68_Y37_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\);

-- Location: LCCOMB_X68_Y39_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(11)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	datac => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\);

-- Location: LCCOMB_X67_Y37_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\);

-- Location: LCCOMB_X68_Y39_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(10)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Counter_1|CountValue_o\(10),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\);

-- Location: LCCOMB_X67_Y39_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(9)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\);

-- Location: LCCOMB_X67_Y37_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\);

-- Location: LCCOMB_X68_Y38_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\Counter_1|CountValue_o\(8))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(8),
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\);

-- Location: LCCOMB_X67_Y37_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\);

-- Location: LCCOMB_X67_Y39_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(7)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\);

-- Location: LCCOMB_X67_Y38_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\);

-- Location: LCCOMB_X67_Y38_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\);

-- Location: LCCOMB_X67_Y38_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\Counter_1|CountValue_o\(6)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~0_combout\,
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\);

-- Location: LCCOMB_X67_Y38_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\);

-- Location: LCCOMB_X67_Y38_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\);

-- Location: LCCOMB_X68_Y37_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Counter_1|CountValue_o\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Counter_1|CountValue_o\(4),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\);

-- Location: LCCOMB_X68_Y37_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \Counter_1|CountValue_o\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \Counter_1|CountValue_o\(4),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\);

-- Location: LCCOMB_X68_Y37_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~149_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[118]~148_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\);

-- Location: LCCOMB_X68_Y37_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\);

-- Location: LCCOMB_X68_Y37_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Counter_1|CountValue_o\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Counter_1|CountValue_o\(4),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\);

-- Location: LCCOMB_X67_Y37_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~150_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[132]~147_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\);

-- Location: LCCOMB_X67_Y37_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~145_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[133]~146_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\);

-- Location: LCCOMB_X67_Y37_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~144_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\);

-- Location: LCCOMB_X67_Y37_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\);

-- Location: LCCOMB_X67_Y37_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~142_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\);

-- Location: LCCOMB_X67_Y37_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~141_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\);

-- Location: LCCOMB_X67_Y37_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~140_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\);

-- Location: LCCOMB_X67_Y37_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~139_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\);

-- Location: LCCOMB_X67_Y37_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\) # 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~138_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\);

-- Location: LCCOMB_X67_Y37_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ = !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~17\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\);

-- Location: LCCOMB_X68_Y38_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[140]~197_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[10]~14_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\);

-- Location: LCCOMB_X66_Y36_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\);

-- Location: LCCOMB_X68_Y37_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[139]~198_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\);

-- Location: LCCOMB_X68_Y37_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\);

-- Location: LCCOMB_X66_Y36_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\);

-- Location: LCCOMB_X67_Y37_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[138]~199_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\);

-- Location: LCCOMB_X67_Y36_N0
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\);

-- Location: LCCOMB_X67_Y37_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[137]~200_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\);

-- Location: LCCOMB_X67_Y36_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\);

-- Location: LCCOMB_X67_Y37_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[136]~201_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\);

-- Location: LCCOMB_X66_Y36_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\);

-- Location: LCCOMB_X67_Y38_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[135]~202_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\);

-- Location: LCCOMB_X67_Y38_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[134]~203_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\);

-- Location: LCCOMB_X67_Y38_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\);

-- Location: LCCOMB_X67_Y36_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\);

-- Location: LCCOMB_X67_Y38_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\Counter_1|CountValue_o\(5))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~0_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\);

-- Location: LCCOMB_X68_Y37_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Counter_1|CountValue_o\(4)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\);

-- Location: LCCOMB_X68_Y37_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\);

-- Location: LCCOMB_X68_Y38_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\ = (\Counter_1|CountValue_o\(3) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\);

-- Location: LCCOMB_X68_Y38_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\);

-- Location: LCCOMB_X68_Y38_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~162_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[117]~161_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X68_Y38_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\Counter_1|CountValue_o\(3)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datad => \Counter_1|CountValue_o\(3),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\);

-- Location: LCCOMB_X68_Y38_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\);

-- Location: LCCOMB_X68_Y38_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \Counter_1|CountValue_o\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \Counter_1|CountValue_o\(3),
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\);

-- Location: LCCOMB_X68_Y38_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~163_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[131]~160_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\);

-- Location: LCCOMB_X67_Y38_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\);

-- Location: LCCOMB_X67_Y36_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~164_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\);

-- Location: LCCOMB_X67_Y36_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~159_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~1\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\);

-- Location: LCCOMB_X67_Y36_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~158_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~3\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\);

-- Location: LCCOMB_X67_Y36_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- (((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~157_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~5\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\);

-- Location: LCCOMB_X67_Y36_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) 
-- # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~156_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~7\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\);

-- Location: LCCOMB_X67_Y36_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\ 
-- & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~155_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~9\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\);

-- Location: LCCOMB_X67_Y36_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\)))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~154_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~11\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\);

-- Location: LCCOMB_X67_Y36_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~153_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~13\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\);

-- Location: LCCOMB_X67_Y36_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~152_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~15\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\);

-- Location: LCCOMB_X67_Y36_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\)))
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\ & 
-- (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~151_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~17\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	cout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\);

-- Location: LCCOMB_X67_Y36_N22
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ = \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~19\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\);

-- Location: LCCOMB_X66_Y35_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\);

-- Location: LCCOMB_X66_Y35_N6
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[154]~180_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\);

-- Location: LCCOMB_X68_Y37_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\);

-- Location: LCCOMB_X68_Y37_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[10]~14_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[153]~181_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\);

-- Location: LCCOMB_X66_Y35_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[9]~12_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[152]~182_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\);

-- Location: LCCOMB_X66_Y35_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\);

-- Location: LCCOMB_X66_Y35_N14
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\);

-- Location: LCCOMB_X67_Y36_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[151]~183_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\);

-- Location: LCCOMB_X67_Y36_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[150]~184_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[7]~8_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\);

-- Location: LCCOMB_X67_Y35_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\);

-- Location: LCCOMB_X67_Y35_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~169_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X67_Y35_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\ & (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~168_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X67_Y35_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\))))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~167_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X67_Y35_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~166_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X67_Y35_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\) # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\) 
-- # (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~165_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X67_Y35_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X67_Y35_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\);

-- Location: LCCOMB_X68_Y37_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[11]~16_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[167]~188_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\);

-- Location: LCCOMB_X68_Y35_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\);

-- Location: LCCOMB_X66_Y35_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[166]~189_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[10]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\);

-- Location: LCCOMB_X67_Y35_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[9]~12_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[165]~190_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\);

-- Location: LCCOMB_X67_Y35_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\);

-- Location: LCCOMB_X67_Y35_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\);

-- Location: LCCOMB_X67_Y35_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[8]~10_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[164]~191_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\);

-- Location: LCCOMB_X66_Y35_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\);

-- Location: LCCOMB_X66_Y35_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[6]~6_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[149]~185_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\);

-- Location: LCCOMB_X66_Y35_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~170_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\);

-- Location: LCCOMB_X68_Y35_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\);

-- Location: LCCOMB_X66_Y35_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[7]~8_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[163]~192_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\);

-- Location: LCCOMB_X68_Y35_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~87_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X68_Y35_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~86_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X68_Y35_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~85_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X68_Y35_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~84_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X68_Y35_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~83_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X66_Y35_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[168]~187_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\);

-- Location: LCCOMB_X67_Y35_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\);

-- Location: LCCOMB_X68_Y35_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~123_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[54]~82_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X68_Y35_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y35_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\);

-- Location: LCCOMB_X68_Y35_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[53]~124_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\);

-- Location: LCCOMB_X68_Y35_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[52]~125_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\);

-- Location: LCCOMB_X68_Y35_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\);

-- Location: LCCOMB_X68_Y35_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\);

-- Location: LCCOMB_X67_Y35_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[51]~126_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\);

-- Location: LCCOMB_X67_Y35_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[50]~127_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\);

-- Location: LCCOMB_X69_Y33_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\);

-- Location: LCCOMB_X67_Y35_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[49]~128_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\);

-- Location: LCCOMB_X68_Y35_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\);

-- Location: LCCOMB_X67_Y38_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[5]~4_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[148]~186_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\);

-- Location: LCCOMB_X69_Y35_N2
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\);

-- Location: LCCOMB_X69_Y35_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~171_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\);

-- Location: LCCOMB_X69_Y35_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\);

-- Location: LCCOMB_X69_Y35_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[162]~193_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[6]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X69_Y35_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~93_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X69_Y35_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\);

-- Location: LCCOMB_X69_Y35_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~14_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[48]~134_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\);

-- Location: LCCOMB_X69_Y35_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~94_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X69_Y35_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~92_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X69_Y35_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~91_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X69_Y35_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~90_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X69_Y35_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~89_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X69_Y35_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~88_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[62]~129_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y35_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X68_Y35_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[61]~130_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\);

-- Location: LCCOMB_X69_Y32_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\);

-- Location: LCCOMB_X68_Y35_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[60]~131_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\);

-- Location: LCCOMB_X69_Y32_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\);

-- Location: LCCOMB_X69_Y33_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[59]~132_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\);

-- Location: LCCOMB_X69_Y32_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\);

-- Location: LCCOMB_X69_Y32_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\);

-- Location: LCCOMB_X69_Y32_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[58]~133_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\);

-- Location: LCCOMB_X69_Y35_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[57]~135_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\);

-- Location: LCCOMB_X69_Y34_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\);

-- Location: LCCOMB_X66_Y35_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[4]~2_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[147]~204_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\);

-- Location: LCCOMB_X70_Y32_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\);

-- Location: LCCOMB_X70_Y32_N12
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[5]~4_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\);

-- Location: LCCOMB_X70_Y32_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~194_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[161]~172_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\);

-- Location: LCCOMB_X70_Y32_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\);

-- Location: LCCOMB_X70_Y32_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_7_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\);

-- Location: LCCOMB_X70_Y32_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~100_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[56]~141_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\);

-- Location: LCCOMB_X70_Y32_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\);

-- Location: LCCOMB_X69_Y32_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~101_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X69_Y32_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~99_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X69_Y32_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\) # 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~98_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X69_Y32_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~97_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X69_Y32_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~96_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X69_Y32_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~136_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[70]~95_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X69_Y32_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X69_Y32_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[67]~139_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\);

-- Location: LCCOMB_X69_Y32_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\);

-- Location: LCCOMB_X69_Y32_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[69]~137_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\);

-- Location: LCCOMB_X70_Y32_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\);

-- Location: LCCOMB_X69_Y32_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[68]~138_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\);

-- Location: LCCOMB_X72_Y32_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\);

-- Location: LCCOMB_X69_Y34_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[66]~140_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\);

-- Location: LCCOMB_X72_Y32_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\);

-- Location: LCCOMB_X70_Y32_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[65]~142_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\);

-- Location: LCCOMB_X72_Y32_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\);

-- Location: LCCOMB_X68_Y37_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~0_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[146]~205_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\);

-- Location: LCCOMB_X70_Y32_N20
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\);

-- Location: LCCOMB_X70_Y32_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~173_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\);

-- Location: LCCOMB_X70_Y32_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\) 
-- # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\ & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[4]~2_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[160]~195_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\);

-- Location: LCCOMB_X70_Y32_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X70_Y32_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_8_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\);

-- Location: LCCOMB_X70_Y32_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~107_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[64]~148_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\);

-- Location: LCCOMB_X70_Y32_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\);

-- Location: LCCOMB_X72_Y32_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~108_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X72_Y32_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~106_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X72_Y32_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~105_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X72_Y32_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~104_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X72_Y32_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~103_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X72_Y32_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~102_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[78]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X72_Y32_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X72_Y32_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[76]~145_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\);

-- Location: LCCOMB_X72_Y32_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[77]~144_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\);

-- Location: LCCOMB_X72_Y32_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\);

-- Location: LCCOMB_X74_Y32_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\);

-- Location: LCCOMB_X72_Y32_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[75]~146_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\);

-- Location: LCCOMB_X73_Y32_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\);

-- Location: LCCOMB_X72_Y32_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[74]~147_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\);

-- Location: LCCOMB_X73_Y32_N2
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\);

-- Location: LCCOMB_X72_Y32_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\) 
-- # ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\);

-- Location: LCCOMB_X73_Y32_N28
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\);

-- Location: LCCOMB_X68_Y38_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\) # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[145]~206_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\);

-- Location: LCCOMB_X69_Y34_N10
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\);

-- Location: LCCOMB_X69_Y34_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~174_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\);

-- Location: LCCOMB_X69_Y34_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\) 
-- # ((!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[159]~196_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\);

-- Location: LCCOMB_X69_Y34_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\);

-- Location: LCCOMB_X69_Y34_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[0]~16_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\);

-- Location: LCCOMB_X69_Y34_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~114_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[72]~155_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\);

-- Location: LCCOMB_X73_Y32_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\);

-- Location: LCCOMB_X73_Y32_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~115_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X73_Y32_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\)))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~113_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X73_Y32_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\))))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\) # (GND))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~112_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X73_Y32_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ 
-- & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\)) 
-- # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~111_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X73_Y32_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\)))))
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) 
-- # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~110_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X73_Y32_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~150_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[86]~109_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X73_Y32_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X73_Y32_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[85]~151_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\);

-- Location: LCCOMB_X74_Y32_N18
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\);

-- Location: LCCOMB_X74_Y32_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\);

-- Location: LCCOMB_X73_Y32_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[84]~152_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\);

-- Location: LCCOMB_X73_Y32_N0
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[83]~153_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\);

-- Location: LCCOMB_X74_Y32_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\);

-- Location: LCCOMB_X74_Y32_N26
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\);

-- Location: LCCOMB_X73_Y32_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[82]~154_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\);

-- Location: LCCOMB_X73_Y32_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[81]~156_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~14_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\);

-- Location: LCCOMB_X74_Y32_N24
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\);

-- Location: LCCOMB_X70_Y36_N4
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\ = (\Counter_1|CountValue_o\(2) & !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(2),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\);

-- Location: LCCOMB_X70_Y36_N18
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(2),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\);

-- Location: LCCOMB_X70_Y36_N16
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~177_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[130]~176_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X70_Y36_N26
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\ = (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\);

-- Location: LCCOMB_X70_Y36_N28
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(2),
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\);

-- Location: LCCOMB_X70_Y36_N30
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~178_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[144]~175_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\);

-- Location: LCCOMB_X70_Y36_N8
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\);

-- Location: LCCOMB_X70_Y36_N24
\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & (\Counter_1|CountValue_o\(2))) # (!\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(2),
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[12]~18_combout\,
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	combout => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\);

-- Location: LCCOMB_X70_Y36_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ = (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\) # 
-- (\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~179_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\);

-- Location: LCCOMB_X70_Y36_N22
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\);

-- Location: LCCOMB_X70_Y36_N20
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\) # ((\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\ & 
-- !\ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~22_combout\,
	datab => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|StageOut[158]~207_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod2|auto_generated|divider|divider|add_sub_12_result_int[13]~20_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\);

-- Location: LCCOMB_X70_Y36_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~121_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y32_N30
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\);

-- Location: LCCOMB_X70_Y36_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\) 
-- # ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[0]~16_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[80]~162_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\);

-- Location: LCCOMB_X74_Y32_N4
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\) # 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~122_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[89]~163_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\);

-- Location: LCCOMB_X74_Y32_N6
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~161_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[90]~120_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[2]~1_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\);

-- Location: LCCOMB_X74_Y32_N8
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\ = CARRY((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\) # 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~119_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[91]~160_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[3]~3_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\);

-- Location: LCCOMB_X74_Y32_N10
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ = CARRY(((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\ & 
-- !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~159_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[92]~118_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[4]~5_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\);

-- Location: LCCOMB_X74_Y32_N12
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\) # (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~117_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[93]~158_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[5]~7_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\);

-- Location: LCCOMB_X74_Y32_N14
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\ = CARRY((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~157_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|StageOut[94]~116_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[6]~9_cout\,
	cout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\);

-- Location: LCCOMB_X74_Y32_N16
\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[7]~11_cout\,
	combout => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y3_N24
\ConvertIntBcd_1|Decoder_SecTen|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[0]~0_combout\);

-- Location: LCCOMB_X74_Y3_N10
\ConvertIntBcd_1|Decoder_SecTen|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\ = (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ $ 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[1]~1_combout\);

-- Location: LCCOMB_X74_Y3_N16
\ConvertIntBcd_1|Decoder_SecTen|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(2) = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(2));

-- Location: LCCOMB_X74_Y3_N26
\ConvertIntBcd_1|Decoder_SecTen|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(3) = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ $ (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(3));

-- Location: LCCOMB_X74_Y3_N12
\ConvertIntBcd_1|Decoder_SecTen|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output\(4) = ((!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output\(4));

-- Location: LCCOMB_X74_Y3_N30
\ConvertIntBcd_1|Decoder_SecTen|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & (((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[5]~2_combout\);

-- Location: LCCOMB_X74_Y3_N4
\ConvertIntBcd_1|Decoder_SecTen|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\ = (\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))) # (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & 
-- (!\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & !\ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Div1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecTen|Output[6]~3_combout\);

-- Location: LCCOMB_X72_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ = \Counter_1|CountValue_o\(8) $ (VCC)
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(8),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X72_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\Counter_1|CountValue_o\(9) & (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\Counter_1|CountValue_o\(9) & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\Counter_1|CountValue_o\(9) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(9),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X72_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\Counter_1|CountValue_o\(10) & ((GND) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\Counter_1|CountValue_o\(10) & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\Counter_1|CountValue_o\(10)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(10),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X72_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\Counter_1|CountValue_o\(11) & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\Counter_1|CountValue_o\(11) & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\Counter_1|CountValue_o\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X72_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\Counter_1|CountValue_o\(12) & (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\Counter_1|CountValue_o\(12) & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\Counter_1|CountValue_o\(12) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X72_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X73_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \Counter_1|CountValue_o\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \Counter_1|CountValue_o\(12),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\);

-- Location: LCCOMB_X73_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\);

-- Location: LCCOMB_X72_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\ = (\Counter_1|CountValue_o\(11) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\);

-- Location: LCCOMB_X73_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\);

-- Location: LCCOMB_X72_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\);

-- Location: LCCOMB_X72_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ = (\Counter_1|CountValue_o\(10) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(10),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\);

-- Location: LCCOMB_X72_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\ = (\Counter_1|CountValue_o\(9) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\);

-- Location: LCCOMB_X73_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\);

-- Location: LCCOMB_X72_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\);

-- Location: LCCOMB_X72_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ = (\Counter_1|CountValue_o\(8) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(8),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\);

-- Location: LCCOMB_X74_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\ = (\Counter_1|CountValue_o\(7) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\);

-- Location: LCCOMB_X74_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\ = (\Counter_1|CountValue_o\(7) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\);

-- Location: LCCOMB_X73_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~177_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[79]~176_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X73_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~175_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[80]~174_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X73_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~172_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[81]~173_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X73_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\)) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~171_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[82]~170_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X73_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~168_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[83]~169_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X73_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~166_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[84]~167_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\);

-- Location: LCCOMB_X73_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X74_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\);

-- Location: LCCOMB_X73_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Counter_1|CountValue_o\(12))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Counter_1|CountValue_o\(12),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\);

-- Location: LCCOMB_X72_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Counter_1|CountValue_o\(11)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datac => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\);

-- Location: LCCOMB_X75_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\);

-- Location: LCCOMB_X72_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\Counter_1|CountValue_o\(10))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \Counter_1|CountValue_o\(10),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\);

-- Location: LCCOMB_X73_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\);

-- Location: LCCOMB_X72_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Counter_1|CountValue_o\(9)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \Counter_1|CountValue_o\(9),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\);

-- Location: LCCOMB_X74_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\);

-- Location: LCCOMB_X74_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\);

-- Location: LCCOMB_X72_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\Counter_1|CountValue_o\(8)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout\,
	datac => \Counter_1|CountValue_o\(8),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\);

-- Location: LCCOMB_X74_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ = (\Counter_1|CountValue_o\(7) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\);

-- Location: LCCOMB_X74_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\);

-- Location: LCCOMB_X74_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\ = (\Counter_1|CountValue_o\(6) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\);

-- Location: LCCOMB_X74_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\);

-- Location: LCCOMB_X73_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~187_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[78]~186_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\);

-- Location: LCCOMB_X74_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\);

-- Location: LCCOMB_X74_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\);

-- Location: LCCOMB_X75_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~188_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[92]~185_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X75_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~183_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[93]~184_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X75_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~182_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X75_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # 
-- (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\)) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X75_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~180_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X75_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~179_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\);

-- Location: LCCOMB_X75_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\))))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ 
-- & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~178_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\);

-- Location: LCCOMB_X75_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\);

-- Location: LCCOMB_X75_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\);

-- Location: LCCOMB_X73_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[98]~293_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\);

-- Location: LCCOMB_X76_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\);

-- Location: LCCOMB_X75_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[97]~294_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\);

-- Location: LCCOMB_X73_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[96]~295_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\);

-- Location: LCCOMB_X76_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\);

-- Location: LCCOMB_X74_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[95]~296_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\);

-- Location: LCCOMB_X74_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\);

-- Location: LCCOMB_X75_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[94]~297_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\);

-- Location: LCCOMB_X75_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\);

-- Location: LCCOMB_X75_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\);

-- Location: LCCOMB_X74_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\Counter_1|CountValue_o\(7)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\);

-- Location: LCCOMB_X76_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\);

-- Location: LCCOMB_X74_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\Counter_1|CountValue_o\(6))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\);

-- Location: LCCOMB_X76_Y43_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\);

-- Location: LCCOMB_X76_Y43_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\ = (\Counter_1|CountValue_o\(5) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\);

-- Location: LCCOMB_X76_Y43_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\);

-- Location: LCCOMB_X76_Y43_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~198_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[91]~197_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\);

-- Location: LCCOMB_X76_Y43_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\);

-- Location: LCCOMB_X76_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~196_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[105]~199_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X76_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~195_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X76_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~194_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X76_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) 
-- # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\)) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~193_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X76_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~192_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X76_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~191_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\);

-- Location: LCCOMB_X76_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~190_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\);

-- Location: LCCOMB_X76_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~189_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\);

-- Location: LCCOMB_X76_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\);

-- Location: LCCOMB_X79_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\);

-- Location: LCCOMB_X75_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[112]~254_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\);

-- Location: LCCOMB_X79_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\);

-- Location: LCCOMB_X76_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[111]~255_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\);

-- Location: LCCOMB_X79_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\);

-- Location: LCCOMB_X75_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[110]~256_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\);

-- Location: LCCOMB_X77_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\);

-- Location: LCCOMB_X74_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[109]~257_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\);

-- Location: LCCOMB_X76_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[108]~258_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\);

-- Location: LCCOMB_X77_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\);

-- Location: LCCOMB_X77_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\);

-- Location: LCCOMB_X76_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[107]~298_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\);

-- Location: LCCOMB_X76_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[106]~299_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\);

-- Location: LCCOMB_X77_Y43_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\);

-- Location: LCCOMB_X76_Y43_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\);

-- Location: LCCOMB_X76_Y43_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & ((\Counter_1|CountValue_o\(5)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\);

-- Location: LCCOMB_X77_Y43_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\);

-- Location: LCCOMB_X77_Y43_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\ = (\Counter_1|CountValue_o\(4) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\);

-- Location: LCCOMB_X77_Y43_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~209_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[104]~210_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\);

-- Location: LCCOMB_X77_Y43_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\);

-- Location: LCCOMB_X77_Y43_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\);

-- Location: LCCOMB_X77_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~211_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[118]~208_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X77_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~207_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X77_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~206_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X77_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~205_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X77_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~204_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X77_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~203_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\);

-- Location: LCCOMB_X77_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~202_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\);

-- Location: LCCOMB_X77_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~201_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\);

-- Location: LCCOMB_X77_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~200_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\);

-- Location: LCCOMB_X77_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\);

-- Location: LCCOMB_X79_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[126]~259_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\);

-- Location: LCCOMB_X80_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\);

-- Location: LCCOMB_X79_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\);

-- Location: LCCOMB_X79_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[125]~260_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\);

-- Location: LCCOMB_X79_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[124]~261_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\);

-- Location: LCCOMB_X79_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\);

-- Location: LCCOMB_X77_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[123]~262_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\);

-- Location: LCCOMB_X80_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\);

-- Location: LCCOMB_X80_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\);

-- Location: LCCOMB_X77_Y44_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[122]~263_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\);

-- Location: LCCOMB_X77_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[121]~264_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\);

-- Location: LCCOMB_X77_Y43_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\);

-- Location: LCCOMB_X77_Y43_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\);

-- Location: LCCOMB_X77_Y43_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[120]~265_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\);

-- Location: LCCOMB_X76_Y43_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[119]~300_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\);

-- Location: LCCOMB_X81_Y42_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\);

-- Location: LCCOMB_X77_Y43_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\);

-- Location: LCCOMB_X77_Y43_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & (\Counter_1|CountValue_o\(4))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(4),
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\);

-- Location: LCCOMB_X79_Y44_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\);

-- Location: LCCOMB_X79_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\Counter_1|CountValue_o\(3) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X79_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~222_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[117]~223_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\);

-- Location: LCCOMB_X79_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\);

-- Location: LCCOMB_X79_Y44_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|CountValue_o\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|CountValue_o\(3),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\);

-- Location: LCCOMB_X80_Y44_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~224_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[131]~221_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\);

-- Location: LCCOMB_X80_Y44_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~220_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\);

-- Location: LCCOMB_X80_Y44_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~219_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\);

-- Location: LCCOMB_X80_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~218_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\);

-- Location: LCCOMB_X80_Y44_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~217_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\);

-- Location: LCCOMB_X80_Y44_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~216_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\);

-- Location: LCCOMB_X80_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~215_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\);

-- Location: LCCOMB_X80_Y44_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~214_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\);

-- Location: LCCOMB_X80_Y44_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~213_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\);

-- Location: LCCOMB_X80_Y44_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~212_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\);

-- Location: LCCOMB_X80_Y44_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ = \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\);

-- Location: LCCOMB_X79_Y42_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\);

-- Location: LCCOMB_X80_Y44_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[140]~266_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\);

-- Location: LCCOMB_X79_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[139]~267_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~14_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\);

-- Location: LCCOMB_X80_Y42_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\);

-- Location: LCCOMB_X80_Y41_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\);

-- Location: LCCOMB_X79_Y44_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[138]~268_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\);

-- Location: LCCOMB_X79_Y42_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[137]~269_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~10_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\);

-- Location: LCCOMB_X79_Y42_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\);

-- Location: LCCOMB_X81_Y42_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\);

-- Location: LCCOMB_X81_Y42_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[136]~270_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\);

-- Location: LCCOMB_X77_Y43_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[135]~271_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\);

-- Location: LCCOMB_X81_Y42_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\);

-- Location: LCCOMB_X80_Y41_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\);

-- Location: LCCOMB_X77_Y43_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[134]~272_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\);

-- Location: LCCOMB_X81_Y42_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[133]~273_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\);

-- Location: LCCOMB_X81_Y42_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\);

-- Location: LCCOMB_X77_Y43_N4
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[132]~301_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\);

-- Location: LCCOMB_X80_Y42_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\);

-- Location: LCCOMB_X81_Y42_N2
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\);

-- Location: LCCOMB_X79_Y44_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & ((\Counter_1|CountValue_o\(3)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~20_combout\,
	datac => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\);

-- Location: LCCOMB_X79_Y42_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|CountValue_o\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|CountValue_o\(2),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\);

-- Location: LCCOMB_X79_Y42_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\ & \Counter_1|CountValue_o\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~18_combout\,
	datac => \Counter_1|CountValue_o\(2),
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\);

-- Location: LCCOMB_X79_Y42_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~237_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[130]~236_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\);

-- Location: LCCOMB_X79_Y42_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\);

-- Location: LCCOMB_X79_Y42_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\);

-- Location: LCCOMB_X80_Y42_N8
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~238_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[144]~235_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\);

-- Location: LCCOMB_X80_Y42_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~234_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~1\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\);

-- Location: LCCOMB_X80_Y42_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\) 
-- # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~233_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~3\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\);

-- Location: LCCOMB_X80_Y42_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- (((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\) # (GND)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ = CARRY(((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\)) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~232_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~5\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\);

-- Location: LCCOMB_X80_Y42_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\)))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~231_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~7\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\);

-- Location: LCCOMB_X80_Y42_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~230_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~9\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\);

-- Location: LCCOMB_X80_Y42_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~229_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~11\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\);

-- Location: LCCOMB_X80_Y42_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\ 
-- & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~228_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~13\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\);

-- Location: LCCOMB_X80_Y42_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~227_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~15\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\);

-- Location: LCCOMB_X80_Y42_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\)))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\ & 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~226_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~17\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\);

-- Location: LCCOMB_X80_Y42_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & 
-- ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\) # 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~225_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~19\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	cout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\);

-- Location: LCCOMB_X80_Y42_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ = !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~21\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\);

-- Location: LCCOMB_X79_Y43_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\);

-- Location: LCCOMB_X80_Y44_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[154]~274_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\);

-- Location: LCCOMB_X79_Y43_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\);

-- Location: LCCOMB_X80_Y42_N0
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~16_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[153]~275_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\);

-- Location: LCCOMB_X79_Y43_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\);

-- Location: LCCOMB_X79_Y43_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[152]~276_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~14_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\);

-- Location: LCCOMB_X79_Y43_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~241_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X79_Y43_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\ & (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~240_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X79_Y43_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\) 
-- # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~239_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X79_Y43_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X79_Y43_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[168]~283_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\);

-- Location: LCCOMB_X79_Y43_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\);

-- Location: LCCOMB_X79_Y43_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~18_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[167]~284_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\);

-- Location: LCCOMB_X79_Y43_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X79_Y43_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: LCCOMB_X79_Y43_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~16_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[166]~285_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\);

-- Location: LCCOMB_X79_Y42_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\);

-- Location: LCCOMB_X79_Y42_N6
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[151]~277_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\);

-- Location: LCCOMB_X79_Y42_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\) # (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~242_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\);

-- Location: LCCOMB_X79_Y42_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\);

-- Location: LCCOMB_X79_Y42_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[165]~286_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~14_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\);

-- Location: LCCOMB_X80_Y43_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~81_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X80_Y43_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X80_Y43_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X80_Y43_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~114_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[18]~78_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y43_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X79_Y43_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[17]~115_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\);

-- Location: LCCOMB_X80_Y43_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\);

-- Location: LCCOMB_X79_Y43_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[16]~116_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\);

-- Location: LCCOMB_X80_Y43_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\);

-- Location: LCCOMB_X80_Y43_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\);

-- Location: LCCOMB_X80_Y43_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[15]~117_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\);

-- Location: LCCOMB_X81_Y42_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~10_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[150]~278_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\);

-- Location: LCCOMB_X81_Y42_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\);

-- Location: LCCOMB_X81_Y42_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~12_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\);

-- Location: LCCOMB_X81_Y42_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~243_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[164]~287_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y42_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\);

-- Location: LCCOMB_X80_Y43_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~85_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X80_Y43_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~84_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X80_Y43_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~83_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X80_Y43_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~118_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[23]~82_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y43_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y43_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[21]~120_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\);

-- Location: LCCOMB_X81_Y43_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\);

-- Location: LCCOMB_X81_Y43_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\);

-- Location: LCCOMB_X81_Y42_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[20]~121_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\);

-- Location: LCCOMB_X81_Y43_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[149]~279_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\);

-- Location: LCCOMB_X81_Y43_N18
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\);

-- Location: LCCOMB_X81_Y43_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~244_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y43_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\);

-- Location: LCCOMB_X81_Y43_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[163]~288_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~10_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\);

-- Location: LCCOMB_X81_Y43_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~89_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X81_Y43_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~88_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X81_Y43_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~87_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X80_Y43_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[22]~119_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\);

-- Location: LCCOMB_X81_Y43_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\);

-- Location: LCCOMB_X81_Y43_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~122_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[28]~86_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y43_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y41_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\);

-- Location: LCCOMB_X81_Y43_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[27]~123_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\);

-- Location: LCCOMB_X81_Y41_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\);

-- Location: LCCOMB_X81_Y43_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[26]~124_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\);

-- Location: LCCOMB_X81_Y43_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[25]~125_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_5_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\);

-- Location: LCCOMB_X81_Y41_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\);

-- Location: LCCOMB_X80_Y41_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[148]~280_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\);

-- Location: LCCOMB_X81_Y41_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\);

-- Location: LCCOMB_X81_Y41_N30
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\);

-- Location: LCCOMB_X81_Y41_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~289_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[162]~245_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y41_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\);

-- Location: LCCOMB_X81_Y41_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~93_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X81_Y41_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~92_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X81_Y41_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~91_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X81_Y41_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~90_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[33]~126_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y41_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y39_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\);

-- Location: LCCOMB_X81_Y41_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[32]~127_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\);

-- Location: LCCOMB_X81_Y39_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\);

-- Location: LCCOMB_X81_Y41_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[31]~128_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\);

-- Location: LCCOMB_X81_Y41_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[30]~129_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\);

-- Location: LCCOMB_X81_Y39_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\);

-- Location: LCCOMB_X81_Y42_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[147]~281_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\);

-- Location: LCCOMB_X81_Y39_N24
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\);

-- Location: LCCOMB_X81_Y39_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~246_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y39_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\);

-- Location: LCCOMB_X81_Y39_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[161]~290_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\);

-- Location: LCCOMB_X81_Y39_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~97_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X81_Y39_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~96_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X81_Y39_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~95_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X81_Y39_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~94_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[38]~130_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y39_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X81_Y39_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\);

-- Location: LCCOMB_X81_Y39_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[37]~131_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\);

-- Location: LCCOMB_X80_Y39_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\);

-- Location: LCCOMB_X81_Y39_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[36]~132_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\);

-- Location: LCCOMB_X81_Y39_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[35]~133_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_7_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\);

-- Location: LCCOMB_X80_Y39_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\);

-- Location: LCCOMB_X80_Y41_N22
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\) # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[146]~282_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\);

-- Location: LCCOMB_X80_Y39_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\);

-- Location: LCCOMB_X80_Y39_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~247_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y39_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\);

-- Location: LCCOMB_X80_Y39_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[160]~291_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\);

-- Location: LCCOMB_X80_Y39_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~101_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X80_Y39_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~100_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X80_Y39_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~99_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X80_Y39_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\ 
-- & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~98_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[43]~134_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y39_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y39_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[42]~135_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\);

-- Location: LCCOMB_X80_Y39_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\);

-- Location: LCCOMB_X80_Y39_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\);

-- Location: LCCOMB_X80_Y39_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\) # 
-- ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[41]~136_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\);

-- Location: LCCOMB_X80_Y40_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\);

-- Location: LCCOMB_X80_Y39_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\) # 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[40]~137_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\);

-- Location: LCCOMB_X80_Y41_N20
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\) # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[145]~302_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\);

-- Location: LCCOMB_X80_Y40_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\) 
-- # ((!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\);

-- Location: LCCOMB_X80_Y40_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\);

-- Location: LCCOMB_X80_Y40_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~292_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[159]~248_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y40_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\);

-- Location: LCCOMB_X80_Y40_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~105_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X80_Y40_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~104_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X80_Y40_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~103_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X80_Y40_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~138_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[48]~102_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X80_Y40_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y40_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\);

-- Location: LCCOMB_X80_Y40_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\) 
-- # ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[47]~139_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\);

-- Location: LCCOMB_X80_Y40_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\);

-- Location: LCCOMB_X80_Y40_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\) 
-- # ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[46]~140_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\);

-- Location: LCCOMB_X81_Y40_N16
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\);

-- Location: LCCOMB_X80_Y40_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[45]~141_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\);

-- Location: LCCOMB_X79_Y42_N14
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & (\Counter_1|CountValue_o\(2))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(2),
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\);

-- Location: LCCOMB_X80_Y42_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\) 
-- # ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\ & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\);

-- Location: LCCOMB_X79_Y42_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\);

-- Location: LCCOMB_X79_Y42_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~303_combout\,
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[158]~249_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\);

-- Location: LCCOMB_X81_Y40_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\);

-- Location: LCCOMB_X81_Y40_N4
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~109_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X81_Y40_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\)))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\ & (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~108_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X81_Y40_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\)))))
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\) 
-- # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~107_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X81_Y40_N10
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~106_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[53]~142_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y40_N12
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X80_Y40_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[52]~143_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\);

-- Location: LCCOMB_X81_Y40_N14
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\);

-- Location: LCCOMB_X80_Y41_N8
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\);

-- Location: LCCOMB_X81_Y40_N2
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[51]~144_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\);

-- Location: LCCOMB_X81_Y40_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\) 
-- # ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[50]~145_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\);

-- Location: LCCOMB_X81_Y40_N0
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\);

-- Location: LCCOMB_X80_Y41_N26
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\ = (\Counter_1|CountValue_o\(1) & !\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\);

-- Location: LCCOMB_X80_Y41_N28
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\ = (\Counter_1|CountValue_o\(1) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~20_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\);

-- Location: LCCOMB_X80_Y41_N16
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~252_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[143]~251_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\);

-- Location: LCCOMB_X80_Y41_N12
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\ = (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\);

-- Location: LCCOMB_X80_Y41_N10
\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\ = (\Counter_1|CountValue_o\(1) & \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(1),
	datac => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	combout => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\);

-- Location: LCCOMB_X80_Y41_N6
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\ = (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\) # 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~253_combout\,
	datad => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|StageOut[157]~250_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\);

-- Location: LCCOMB_X80_Y41_N18
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[0]~10_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\);

-- Location: LCCOMB_X80_Y41_N30
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & ((\Counter_1|CountValue_o\(1)))) # (!\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\ & 
-- (\ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~22_combout\,
	datab => \ConvertIntBcd_1|Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~24_combout\,
	datac => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\);

-- Location: LCCOMB_X81_Y40_N20
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\ = CARRY((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\) # 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~113_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[55]~149_combout\,
	datad => VCC,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\);

-- Location: LCCOMB_X81_Y40_N22
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~148_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[56]~112_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\);

-- Location: LCCOMB_X81_Y40_N24
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\ & 
-- ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\) # (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~111_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[57]~147_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\);

-- Location: LCCOMB_X81_Y40_N26
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~146_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|StageOut[58]~110_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5_cout\,
	cout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X81_Y40_N28
\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\ = \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	combout => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\);

-- Location: LCCOMB_X82_Y4_N20
\ConvertIntBcd_1|Decoder_Sec|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[0]~0_combout\);

-- Location: LCCOMB_X82_Y4_N14
\ConvertIntBcd_1|Decoder_Sec|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\ = (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[1]~1_combout\);

-- Location: LCCOMB_X82_Y4_N12
\ConvertIntBcd_1|Decoder_Sec|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(2) = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(2));

-- Location: LCCOMB_X82_Y4_N22
\ConvertIntBcd_1|Decoder_Sec|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(3) = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(3));

-- Location: LCCOMB_X82_Y4_N28
\ConvertIntBcd_1|Decoder_Sec|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output\(4) = ((!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output\(4));

-- Location: LCCOMB_X82_Y4_N26
\ConvertIntBcd_1|Decoder_Sec|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))) # 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & (((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[5]~2_combout\);

-- Location: LCCOMB_X82_Y4_N24
\ConvertIntBcd_1|Decoder_Sec|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\ = (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)) # (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- (!\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Decoder_Sec|Output[6]~3_combout\);

-- Location: LCCOMB_X65_Y43_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Counter_1|CountValue_o\(10) $ (VCC)
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Counter_1|CountValue_o\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(10),
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X65_Y43_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Counter_1|CountValue_o\(11) & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\Counter_1|CountValue_o\(11) & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Counter_1|CountValue_o\(11) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(11),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X65_Y43_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Counter_1|CountValue_o\(12) & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\Counter_1|CountValue_o\(12) & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Counter_1|CountValue_o\(12) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(12),
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X65_Y43_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X65_Y43_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\);

-- Location: LCCOMB_X65_Y46_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ = (\Counter_1|CountValue_o\(12) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(12),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\);

-- Location: LCCOMB_X65_Y46_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\ = (\Counter_1|CountValue_o\(11) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(11),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\);

-- Location: LCCOMB_X65_Y43_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\);

-- Location: LCCOMB_X65_Y46_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\);

-- Location: LCCOMB_X65_Y46_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ = (\Counter_1|CountValue_o\(10) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(10),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\);

-- Location: LCCOMB_X65_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\ = (\Counter_1|CountValue_o\(9) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\);

-- Location: LCCOMB_X65_Y46_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\ = (\Counter_1|CountValue_o\(9) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(9),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\);

-- Location: LCCOMB_X65_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~170_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[39]~171_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X65_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~169_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[40]~168_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X65_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~166_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[41]~167_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X65_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~165_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[42]~164_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X65_Y46_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y43_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|CountValue_o\(12))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(12),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\);

-- Location: LCCOMB_X65_Y46_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\);

-- Location: LCCOMB_X65_Y43_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Counter_1|CountValue_o\(11)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Counter_1|CountValue_o\(11),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\);

-- Location: LCCOMB_X66_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\);

-- Location: LCCOMB_X66_Y46_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\);

-- Location: LCCOMB_X65_Y46_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Counter_1|CountValue_o\(10))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(10),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\);

-- Location: LCCOMB_X65_Y46_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\);

-- Location: LCCOMB_X65_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue_o\(9),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\);

-- Location: LCCOMB_X66_Y46_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\);

-- Location: LCCOMB_X66_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Counter_1|CountValue_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\);

-- Location: LCCOMB_X66_Y46_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~177_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[52]~178_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X66_Y46_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~176_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[53]~175_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X66_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~174_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X66_Y46_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~173_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X66_Y46_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~172_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X66_Y46_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y46_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\);

-- Location: LCCOMB_X66_Y46_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[56]~301_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\);

-- Location: LCCOMB_X66_Y46_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\);

-- Location: LCCOMB_X66_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[55]~302_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\);

-- Location: LCCOMB_X66_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[54]~303_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\);

-- Location: LCCOMB_X67_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\);

-- Location: LCCOMB_X67_Y46_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\);

-- Location: LCCOMB_X67_Y46_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Counter_1|CountValue_o\(9)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|CountValue_o\(9),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\);

-- Location: LCCOMB_X67_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ = (\Counter_1|CountValue_o\(8) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(8),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\);

-- Location: LCCOMB_X67_Y46_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\);

-- Location: LCCOMB_X69_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\ = (\Counter_1|CountValue_o\(7) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\);

-- Location: LCCOMB_X69_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\ = (\Counter_1|CountValue_o\(7) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(7),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\);

-- Location: LCCOMB_X67_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~186_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[65]~185_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X67_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~183_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[66]~184_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X67_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~182_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X67_Y46_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~181_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X67_Y46_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~180_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X67_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~179_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X67_Y46_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X67_Y46_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[70]~259_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\);

-- Location: LCCOMB_X67_Y44_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\);

-- Location: LCCOMB_X66_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[69]~260_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\);

-- Location: LCCOMB_X68_Y44_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\);

-- Location: LCCOMB_X67_Y46_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[68]~261_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\);

-- Location: LCCOMB_X67_Y44_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\);

-- Location: LCCOMB_X68_Y44_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\);

-- Location: LCCOMB_X67_Y46_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[67]~304_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\);

-- Location: LCCOMB_X68_Y44_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\);

-- Location: LCCOMB_X67_Y46_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Counter_1|CountValue_o\(8)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Counter_1|CountValue_o\(8),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\);

-- Location: LCCOMB_X68_Y44_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\);

-- Location: LCCOMB_X67_Y44_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Counter_1|CountValue_o\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Counter_1|CountValue_o\(7),
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\);

-- Location: LCCOMB_X65_Y44_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(6),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\);

-- Location: LCCOMB_X68_Y44_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\ = (\Counter_1|CountValue_o\(6) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\);

-- Location: LCCOMB_X68_Y44_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~194_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[78]~195_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X68_Y44_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~193_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[79]~192_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X68_Y44_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~191_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X68_Y44_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~190_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X68_Y44_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~189_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X68_Y44_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~188_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X68_Y44_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~187_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X68_Y44_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X67_Y44_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\);

-- Location: LCCOMB_X67_Y44_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[84]~262_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\);

-- Location: LCCOMB_X66_Y44_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\);

-- Location: LCCOMB_X68_Y44_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[83]~263_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\);

-- Location: LCCOMB_X67_Y44_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\) 
-- # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[82]~264_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\);

-- Location: LCCOMB_X67_Y44_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\);

-- Location: LCCOMB_X65_Y44_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\);

-- Location: LCCOMB_X68_Y44_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[81]~265_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\);

-- Location: LCCOMB_X68_Y44_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[80]~305_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\);

-- Location: LCCOMB_X66_Y44_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\);

-- Location: LCCOMB_X65_Y44_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\);

-- Location: LCCOMB_X65_Y44_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Counter_1|CountValue_o\(7))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Counter_1|CountValue_o\(7),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\);

-- Location: LCCOMB_X65_Y44_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\);

-- Location: LCCOMB_X65_Y44_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ = (\Counter_1|CountValue_o\(6) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(6),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\);

-- Location: LCCOMB_X66_Y43_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\ = (\Counter_1|CountValue_o\(5) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\);

-- Location: LCCOMB_X66_Y43_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\);

-- Location: LCCOMB_X66_Y44_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~205_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[91]~204_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X66_Y44_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~203_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[92]~202_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X66_Y44_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~201_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X66_Y44_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~200_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X66_Y44_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~199_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X66_Y44_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~198_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X66_Y44_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\))))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ 
-- & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~197_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X66_Y44_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~196_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X66_Y44_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X67_Y44_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\);

-- Location: LCCOMB_X67_Y44_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[98]~266_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\);

-- Location: LCCOMB_X66_Y44_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[97]~267_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\);

-- Location: LCCOMB_X65_Y44_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\);

-- Location: LCCOMB_X67_Y44_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[96]~268_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\);

-- Location: LCCOMB_X67_Y44_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\);

-- Location: LCCOMB_X65_Y44_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[95]~269_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\);

-- Location: LCCOMB_X65_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\);

-- Location: LCCOMB_X66_Y44_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\);

-- Location: LCCOMB_X66_Y44_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[94]~270_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\);

-- Location: LCCOMB_X66_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\);

-- Location: LCCOMB_X65_Y44_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\) 
-- # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[93]~306_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\);

-- Location: LCCOMB_X65_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\);

-- Location: LCCOMB_X65_Y44_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Counter_1|CountValue_o\(6))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(6),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\);

-- Location: LCCOMB_X65_Y44_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ = (\Counter_1|CountValue_o\(5) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(5),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\);

-- Location: LCCOMB_X65_Y44_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\);

-- Location: LCCOMB_X67_Y44_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\);

-- Location: LCCOMB_X67_Y44_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\Counter_1|CountValue_o\(4) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(4),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X66_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~215_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X66_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~213_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[105]~214_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X66_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\) 
-- # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~212_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X66_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~211_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X66_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~210_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X66_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~209_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X66_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~208_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X66_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~207_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X66_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~206_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X66_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X66_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\);

-- Location: LCCOMB_X67_Y44_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[112]~271_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\);

-- Location: LCCOMB_X68_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\);

-- Location: LCCOMB_X66_Y44_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[111]~272_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\);

-- Location: LCCOMB_X68_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\);

-- Location: LCCOMB_X67_Y44_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[110]~273_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\);

-- Location: LCCOMB_X65_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\);

-- Location: LCCOMB_X65_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[109]~274_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\);

-- Location: LCCOMB_X66_Y44_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[108]~275_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\);

-- Location: LCCOMB_X67_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\);

-- Location: LCCOMB_X66_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\);

-- Location: LCCOMB_X66_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[107]~276_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\);

-- Location: LCCOMB_X65_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[106]~307_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\);

-- Location: LCCOMB_X65_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\);

-- Location: LCCOMB_X65_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\);

-- Location: LCCOMB_X65_Y44_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Counter_1|CountValue_o\(5)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Counter_1|CountValue_o\(5),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\);

-- Location: LCCOMB_X66_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\);

-- Location: LCCOMB_X67_Y44_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ = (\Counter_1|CountValue_o\(4) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(4),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\);

-- Location: LCCOMB_X67_Y45_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(3),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\);

-- Location: LCCOMB_X67_Y45_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\ = (\Counter_1|CountValue_o\(3) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(3),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\);

-- Location: LCCOMB_X67_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~227_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[117]~228_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X67_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~226_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[118]~225_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X67_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~224_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X67_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~223_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X67_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~222_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X67_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~221_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X67_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~220_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X67_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~219_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X67_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~218_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X67_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~217_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X67_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X68_Y45_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[126]~277_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\);

-- Location: LCCOMB_X68_Y45_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\);

-- Location: LCCOMB_X68_Y45_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\);

-- Location: LCCOMB_X68_Y45_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[125]~278_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\);

-- Location: LCCOMB_X68_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\);

-- Location: LCCOMB_X68_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[124]~279_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\);

-- Location: LCCOMB_X65_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\);

-- Location: LCCOMB_X65_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[123]~280_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\);

-- Location: LCCOMB_X67_Y47_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\);

-- Location: LCCOMB_X67_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[122]~281_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\);

-- Location: LCCOMB_X66_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[121]~282_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\);

-- Location: LCCOMB_X67_Y47_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\);

-- Location: LCCOMB_X67_Y47_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\);

-- Location: LCCOMB_X65_Y45_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[120]~283_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\);

-- Location: LCCOMB_X65_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[119]~308_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\);

-- Location: LCCOMB_X65_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\);

-- Location: LCCOMB_X68_Y45_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\);

-- Location: LCCOMB_X68_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Counter_1|CountValue_o\(4))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(4),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\);

-- Location: LCCOMB_X68_Y45_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\);

-- Location: LCCOMB_X67_Y47_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ = (\Counter_1|CountValue_o\(3) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\);

-- Location: LCCOMB_X67_Y47_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\);

-- Location: LCCOMB_X67_Y47_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\ = (\Counter_1|CountValue_o\(2) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\);

-- Location: LCCOMB_X68_Y47_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~240_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[130]~241_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X68_Y47_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~239_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[131]~238_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X68_Y47_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~237_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X68_Y47_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~236_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X68_Y47_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) 
-- # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~235_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X68_Y47_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~234_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X68_Y47_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~233_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X68_Y47_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~232_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X68_Y47_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # 
-- (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~231_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X68_Y47_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~230_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X68_Y47_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & 
-- ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\))))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) 
-- # (GND))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~229_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X68_Y47_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X67_Y45_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Counter_1|CountValue_o\(3))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Counter_1|CountValue_o\(3),
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\);

-- Location: LCCOMB_X67_Y47_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\);

-- Location: LCCOMB_X68_Y47_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\);

-- Location: LCCOMB_X67_Y47_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ = (\Counter_1|CountValue_o\(2) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(2),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\);

-- Location: LCCOMB_X65_Y45_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\ = (\Counter_1|CountValue_o\(1) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\);

-- Location: LCCOMB_X65_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\ = (\Counter_1|CountValue_o\(1) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Counter_1|CountValue_o\(1),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\);

-- Location: LCCOMB_X68_Y46_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~245_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[143]~244_combout\,
	datad => VCC,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X68_Y46_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ 
-- & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X68_Y46_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & 
-- (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ 
-- & ((((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\)))))
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\) # (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X68_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[140]~284_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\);

-- Location: LCCOMB_X67_Y47_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\);

-- Location: LCCOMB_X67_Y47_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\);

-- Location: LCCOMB_X68_Y45_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[139]~285_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\);

-- Location: LCCOMB_X67_Y47_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\);

-- Location: LCCOMB_X68_Y45_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[138]~286_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\);

-- Location: LCCOMB_X65_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[137]~287_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\);

-- Location: LCCOMB_X67_Y47_N8
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\);

-- Location: LCCOMB_X67_Y47_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\);

-- Location: LCCOMB_X68_Y45_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\);

-- Location: LCCOMB_X67_Y47_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[135]~289_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\);

-- Location: LCCOMB_X67_Y47_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\);

-- Location: LCCOMB_X67_Y47_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[134]~290_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\);

-- Location: LCCOMB_X68_Y47_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\);

-- Location: LCCOMB_X65_Y45_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[133]~291_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\);

-- Location: LCCOMB_X68_Y47_N4
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\);

-- Location: LCCOMB_X68_Y45_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[132]~309_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\);

-- Location: LCCOMB_X68_Y47_N6
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\);

-- Location: LCCOMB_X68_Y46_N10
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~300_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[146]~254_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\);

-- Location: LCCOMB_X68_Y46_N12
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~299_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[147]~253_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y46_N14
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~298_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[148]~252_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\);

-- Location: LCCOMB_X68_Y46_N16
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~297_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[149]~251_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\);

-- Location: LCCOMB_X68_Y46_N18
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~296_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[150]~250_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\);

-- Location: LCCOMB_X68_Y46_N20
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~295_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[151]~249_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\);

-- Location: LCCOMB_X68_Y46_N22
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~248_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[152]~294_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\);

-- Location: LCCOMB_X68_Y46_N24
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ = CARRY((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\) # 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~247_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[153]~293_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\);

-- Location: LCCOMB_X68_Y46_N26
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ = CARRY((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\ & 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\ & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~292_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[154]~246_combout\,
	datad => VCC,
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\,
	cout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\);

-- Location: LCCOMB_X68_Y46_N28
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X68_Y46_N2
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~310_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[145]~255_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\);

-- Location: LCCOMB_X68_Y46_N30
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Counter_1|CountValue_o\(1))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Counter_1|CountValue_o\(1),
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\);

-- Location: LCCOMB_X59_Y48_N0
\Counter_1|CountValue_o[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Counter_1|CountValue_o[0]~feeder_combout\ = \Counter_1|CountValue\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Counter_1|CountValue\(0),
	combout => \Counter_1|CountValue_o[0]~feeder_combout\);

-- Location: FF_X59_Y48_N1
\Counter_1|CountValue_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Counter_1|CountValue_o[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Counter_1|CountValue_o\(0));

-- Location: LCCOMB_X68_Y46_N0
\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\) # ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~243_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[144]~242_combout\,
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\);

-- Location: LCCOMB_X99_Y30_N4
\ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & ((\Counter_1|CountValue_o\(0) & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & 
-- !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # (!\Counter_1|CountValue_o\(0) & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[0]~0_combout\);

-- Location: LCCOMB_X99_Y30_N30
\ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\) # 
-- (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ $ (\Counter_1|CountValue_o\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[1]~1_combout\);

-- Location: LCCOMB_X99_Y30_N20
\ConvertIntBcd_1|Decoder_SecDeci|Output[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(2) = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\)) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\ & (((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & !\Counter_1|CountValue_o\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(2));

-- Location: LCCOMB_X99_Y30_N6
\ConvertIntBcd_1|Decoder_SecDeci|Output[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(3) = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\Counter_1|CountValue_o\(0) & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # 
-- (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\Counter_1|CountValue_o\(0) $ (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(3));

-- Location: LCCOMB_X99_Y30_N28
\ConvertIntBcd_1|Decoder_SecDeci|Output[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output\(4) = (\Counter_1|CountValue_o\(0)) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output\(4));

-- Location: LCCOMB_X99_Y30_N10
\ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\ = (\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & ((\Counter_1|CountValue_o\(0)) # ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ 
-- & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ 
-- & (\Counter_1|CountValue_o\(0) & !\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[5]~2_combout\);

-- Location: LCCOMB_X99_Y30_N12
\ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\ = (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\ & ((\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & (\Counter_1|CountValue_o\(0) & 
-- \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)) # (!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\ & ((!\ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[159]~257_combout\,
	datab => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[157]~258_combout\,
	datac => \Counter_1|CountValue_o\(0),
	datad => \ConvertIntBcd_1|Mod0|auto_generated|divider|divider|StageOut[158]~256_combout\,
	combout => \ConvertIntBcd_1|Decoder_SecDeci|Output[6]~3_combout\);

-- Location: LCCOMB_X53_Y47_N18
\StateMachine_1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|WideOr2~0_combout\ = (\StateMachine_1|mode.st_390~q\) # (((\StateMachine_1|mode.st_300~q\) # (\StateMachine_1|mode.st_291~q\)) # (!\StateMachine_1|mode.st_reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_390~q\,
	datab => \StateMachine_1|mode.st_reset~q\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \StateMachine_1|mode.st_291~q\,
	combout => \StateMachine_1|WideOr2~0_combout\);

-- Location: LCCOMB_X53_Y47_N8
\StateMachine_1|WideOr1\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|WideOr1~combout\ = (\StateMachine_1|mode.st_390~q\) # ((\StateMachine_1|mode.st_100~q\) # (\StateMachine_1|mode.st_300~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_390~q\,
	datac => \StateMachine_1|mode.st_100~q\,
	datad => \StateMachine_1|mode.st_300~q\,
	combout => \StateMachine_1|WideOr1~combout\);

-- Location: LCCOMB_X53_Y47_N26
\StateMachine_1|WideOr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \StateMachine_1|WideOr0~combout\ = (\StateMachine_1|mode.st_300~q\) # ((\StateMachine_1|mode.st_200~q\) # (\StateMachine_1|mode.st_291~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \StateMachine_1|mode.st_300~q\,
	datab => \StateMachine_1|mode.st_200~q\,
	datad => \StateMachine_1|mode.st_291~q\,
	combout => \StateMachine_1|WideOr0~combout\);

-- Location: LCCOMB_X56_Y42_N0
\Buzzer_1|CountedValue[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[0]~10_combout\ = \Buzzer_1|CountedValue\(0) $ (VCC)
-- \Buzzer_1|CountedValue[0]~11\ = CARRY(\Buzzer_1|CountedValue\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(0),
	datad => VCC,
	combout => \Buzzer_1|CountedValue[0]~10_combout\,
	cout => \Buzzer_1|CountedValue[0]~11\);

-- Location: LCCOMB_X56_Y42_N26
\Buzzer_1|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~1_combout\ = (\Buzzer_1|CountedValue\(3) & ((\Buzzer_1|CountedValue\(0)) # ((\Buzzer_1|CountedValue\(2)) # (\Buzzer_1|CountedValue\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(3),
	datab => \Buzzer_1|CountedValue\(0),
	datac => \Buzzer_1|CountedValue\(2),
	datad => \Buzzer_1|CountedValue\(1),
	combout => \Buzzer_1|LessThan0~1_combout\);

-- Location: LCCOMB_X56_Y42_N28
\Buzzer_1|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~0_combout\ = (\Buzzer_1|CountedValue\(5) & (\Buzzer_1|CountedValue\(9) & (\Buzzer_1|CountedValue\(7) & \Buzzer_1|CountedValue\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(5),
	datab => \Buzzer_1|CountedValue\(9),
	datac => \Buzzer_1|CountedValue\(7),
	datad => \Buzzer_1|CountedValue\(6),
	combout => \Buzzer_1|LessThan0~0_combout\);

-- Location: LCCOMB_X56_Y42_N24
\Buzzer_1|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan0~2_combout\ = (\Buzzer_1|CountedValue\(8) & (\Buzzer_1|LessThan0~0_combout\ & ((\Buzzer_1|LessThan0~1_combout\) # (\Buzzer_1|CountedValue\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|LessThan0~1_combout\,
	datab => \Buzzer_1|CountedValue\(8),
	datac => \Buzzer_1|CountedValue\(4),
	datad => \Buzzer_1|LessThan0~0_combout\,
	combout => \Buzzer_1|LessThan0~2_combout\);

-- Location: FF_X56_Y42_N1
\Buzzer_1|CountedValue[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[0]~10_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(0));

-- Location: LCCOMB_X56_Y42_N2
\Buzzer_1|CountedValue[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[1]~12_combout\ = (\Buzzer_1|CountedValue\(1) & (!\Buzzer_1|CountedValue[0]~11\)) # (!\Buzzer_1|CountedValue\(1) & ((\Buzzer_1|CountedValue[0]~11\) # (GND)))
-- \Buzzer_1|CountedValue[1]~13\ = CARRY((!\Buzzer_1|CountedValue[0]~11\) # (!\Buzzer_1|CountedValue\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(1),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[0]~11\,
	combout => \Buzzer_1|CountedValue[1]~12_combout\,
	cout => \Buzzer_1|CountedValue[1]~13\);

-- Location: FF_X56_Y42_N3
\Buzzer_1|CountedValue[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[1]~12_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(1));

-- Location: LCCOMB_X56_Y42_N4
\Buzzer_1|CountedValue[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[2]~14_combout\ = (\Buzzer_1|CountedValue\(2) & (\Buzzer_1|CountedValue[1]~13\ $ (GND))) # (!\Buzzer_1|CountedValue\(2) & (!\Buzzer_1|CountedValue[1]~13\ & VCC))
-- \Buzzer_1|CountedValue[2]~15\ = CARRY((\Buzzer_1|CountedValue\(2) & !\Buzzer_1|CountedValue[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(2),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[1]~13\,
	combout => \Buzzer_1|CountedValue[2]~14_combout\,
	cout => \Buzzer_1|CountedValue[2]~15\);

-- Location: FF_X56_Y42_N5
\Buzzer_1|CountedValue[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[2]~14_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(2));

-- Location: LCCOMB_X56_Y42_N6
\Buzzer_1|CountedValue[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[3]~16_combout\ = (\Buzzer_1|CountedValue\(3) & (!\Buzzer_1|CountedValue[2]~15\)) # (!\Buzzer_1|CountedValue\(3) & ((\Buzzer_1|CountedValue[2]~15\) # (GND)))
-- \Buzzer_1|CountedValue[3]~17\ = CARRY((!\Buzzer_1|CountedValue[2]~15\) # (!\Buzzer_1|CountedValue\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(3),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[2]~15\,
	combout => \Buzzer_1|CountedValue[3]~16_combout\,
	cout => \Buzzer_1|CountedValue[3]~17\);

-- Location: FF_X56_Y42_N7
\Buzzer_1|CountedValue[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[3]~16_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(3));

-- Location: LCCOMB_X56_Y42_N8
\Buzzer_1|CountedValue[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[4]~18_combout\ = (\Buzzer_1|CountedValue\(4) & (\Buzzer_1|CountedValue[3]~17\ $ (GND))) # (!\Buzzer_1|CountedValue\(4) & (!\Buzzer_1|CountedValue[3]~17\ & VCC))
-- \Buzzer_1|CountedValue[4]~19\ = CARRY((\Buzzer_1|CountedValue\(4) & !\Buzzer_1|CountedValue[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(4),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[3]~17\,
	combout => \Buzzer_1|CountedValue[4]~18_combout\,
	cout => \Buzzer_1|CountedValue[4]~19\);

-- Location: FF_X56_Y42_N9
\Buzzer_1|CountedValue[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[4]~18_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(4));

-- Location: LCCOMB_X56_Y42_N10
\Buzzer_1|CountedValue[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[5]~20_combout\ = (\Buzzer_1|CountedValue\(5) & (!\Buzzer_1|CountedValue[4]~19\)) # (!\Buzzer_1|CountedValue\(5) & ((\Buzzer_1|CountedValue[4]~19\) # (GND)))
-- \Buzzer_1|CountedValue[5]~21\ = CARRY((!\Buzzer_1|CountedValue[4]~19\) # (!\Buzzer_1|CountedValue\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(5),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[4]~19\,
	combout => \Buzzer_1|CountedValue[5]~20_combout\,
	cout => \Buzzer_1|CountedValue[5]~21\);

-- Location: FF_X56_Y42_N11
\Buzzer_1|CountedValue[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[5]~20_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(5));

-- Location: LCCOMB_X56_Y42_N12
\Buzzer_1|CountedValue[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[6]~22_combout\ = (\Buzzer_1|CountedValue\(6) & (\Buzzer_1|CountedValue[5]~21\ $ (GND))) # (!\Buzzer_1|CountedValue\(6) & (!\Buzzer_1|CountedValue[5]~21\ & VCC))
-- \Buzzer_1|CountedValue[6]~23\ = CARRY((\Buzzer_1|CountedValue\(6) & !\Buzzer_1|CountedValue[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(6),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[5]~21\,
	combout => \Buzzer_1|CountedValue[6]~22_combout\,
	cout => \Buzzer_1|CountedValue[6]~23\);

-- Location: FF_X56_Y42_N13
\Buzzer_1|CountedValue[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[6]~22_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(6));

-- Location: LCCOMB_X56_Y42_N14
\Buzzer_1|CountedValue[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[7]~24_combout\ = (\Buzzer_1|CountedValue\(7) & (!\Buzzer_1|CountedValue[6]~23\)) # (!\Buzzer_1|CountedValue\(7) & ((\Buzzer_1|CountedValue[6]~23\) # (GND)))
-- \Buzzer_1|CountedValue[7]~25\ = CARRY((!\Buzzer_1|CountedValue[6]~23\) # (!\Buzzer_1|CountedValue\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(7),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[6]~23\,
	combout => \Buzzer_1|CountedValue[7]~24_combout\,
	cout => \Buzzer_1|CountedValue[7]~25\);

-- Location: FF_X56_Y42_N15
\Buzzer_1|CountedValue[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[7]~24_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(7));

-- Location: LCCOMB_X56_Y42_N16
\Buzzer_1|CountedValue[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[8]~26_combout\ = (\Buzzer_1|CountedValue\(8) & (\Buzzer_1|CountedValue[7]~25\ $ (GND))) # (!\Buzzer_1|CountedValue\(8) & (!\Buzzer_1|CountedValue[7]~25\ & VCC))
-- \Buzzer_1|CountedValue[8]~27\ = CARRY((\Buzzer_1|CountedValue\(8) & !\Buzzer_1|CountedValue[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(8),
	datad => VCC,
	cin => \Buzzer_1|CountedValue[7]~25\,
	combout => \Buzzer_1|CountedValue[8]~26_combout\,
	cout => \Buzzer_1|CountedValue[8]~27\);

-- Location: FF_X56_Y42_N17
\Buzzer_1|CountedValue[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[8]~26_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(8));

-- Location: LCCOMB_X56_Y42_N18
\Buzzer_1|CountedValue[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue[9]~28_combout\ = \Buzzer_1|CountedValue[8]~27\ $ (\Buzzer_1|CountedValue\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Buzzer_1|CountedValue\(9),
	cin => \Buzzer_1|CountedValue[8]~27\,
	combout => \Buzzer_1|CountedValue[9]~28_combout\);

-- Location: FF_X56_Y42_N19
\Buzzer_1|CountedValue[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|CountedValue[9]~28_combout\,
	sclr => \Buzzer_1|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue\(9));

-- Location: LCCOMB_X46_Y35_N6
\Buzzer_1|ClockDivider_PWM|clock_divider[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\ = \Buzzer_1|ClockDivider_PWM|clock_divider\(0) $ (VCC)
-- \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\ = CARRY(\Buzzer_1|ClockDivider_PWM|clock_divider\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(0),
	datad => VCC,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\);

-- Location: LCCOMB_X46_Y35_N18
\Buzzer_1|ClockDivider_PWM|clock_divider[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & (\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & !\Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(6),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\);

-- Location: LCCOMB_X46_Y35_N20
\Buzzer_1|ClockDivider_PWM|clock_divider[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~40\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\);

-- Location: FF_X46_Y35_N21
\Buzzer_1|ClockDivider_PWM|clock_divider[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~41_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(7));

-- Location: LCCOMB_X46_Y35_N22
\Buzzer_1|ClockDivider_PWM|clock_divider[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & (\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & !\Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[7]~42\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\);

-- Location: FF_X46_Y35_N23
\Buzzer_1|ClockDivider_PWM|clock_divider[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~43_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(8));

-- Location: LCCOMB_X46_Y35_N24
\Buzzer_1|ClockDivider_PWM|clock_divider[9]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[8]~44\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\);

-- Location: FF_X46_Y35_N25
\Buzzer_1|ClockDivider_PWM|clock_divider[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~45_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(9));

-- Location: LCCOMB_X46_Y35_N26
\Buzzer_1|ClockDivider_PWM|clock_divider[10]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & (\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(10) & !\Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(10),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[9]~46\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\);

-- Location: FF_X46_Y35_N27
\Buzzer_1|ClockDivider_PWM|clock_divider[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~47_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(10));

-- Location: LCCOMB_X46_Y35_N28
\Buzzer_1|ClockDivider_PWM|clock_divider[11]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(11),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[10]~48\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\);

-- Location: FF_X46_Y35_N29
\Buzzer_1|ClockDivider_PWM|clock_divider[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~49_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(11));

-- Location: LCCOMB_X46_Y35_N30
\Buzzer_1|ClockDivider_PWM|clock_divider[12]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & (\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & !\Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(12),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[11]~50\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\);

-- Location: FF_X46_Y35_N31
\Buzzer_1|ClockDivider_PWM|clock_divider[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~51_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(12));

-- Location: LCCOMB_X46_Y34_N0
\Buzzer_1|ClockDivider_PWM|clock_divider[13]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(13),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[12]~52\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\);

-- Location: FF_X46_Y34_N1
\Buzzer_1|ClockDivider_PWM|clock_divider[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~53_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(13));

-- Location: LCCOMB_X46_Y34_N2
\Buzzer_1|ClockDivider_PWM|clock_divider[14]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & (\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(14) & !\Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(14),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[13]~54\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\);

-- Location: FF_X46_Y34_N3
\Buzzer_1|ClockDivider_PWM|clock_divider[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~55_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(14));

-- Location: LCCOMB_X46_Y34_N4
\Buzzer_1|ClockDivider_PWM|clock_divider[15]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(15),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[14]~56\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\);

-- Location: FF_X46_Y34_N5
\Buzzer_1|ClockDivider_PWM|clock_divider[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~57_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(15));

-- Location: LCCOMB_X46_Y34_N6
\Buzzer_1|ClockDivider_PWM|clock_divider[16]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & (\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & !\Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(16),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[15]~58\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\);

-- Location: FF_X46_Y34_N7
\Buzzer_1|ClockDivider_PWM|clock_divider[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~59_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(16));

-- Location: LCCOMB_X46_Y34_N8
\Buzzer_1|ClockDivider_PWM|clock_divider[17]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[16]~60\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\);

-- Location: FF_X46_Y34_N9
\Buzzer_1|ClockDivider_PWM|clock_divider[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~61_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(17));

-- Location: LCCOMB_X46_Y34_N10
\Buzzer_1|ClockDivider_PWM|clock_divider[18]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & (\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & !\Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(18),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[17]~62\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\);

-- Location: FF_X46_Y34_N11
\Buzzer_1|ClockDivider_PWM|clock_divider[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~63_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(18));

-- Location: LCCOMB_X46_Y34_N12
\Buzzer_1|ClockDivider_PWM|clock_divider[19]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(19),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[18]~64\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\);

-- Location: FF_X46_Y34_N13
\Buzzer_1|ClockDivider_PWM|clock_divider[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~65_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(19));

-- Location: LCCOMB_X46_Y34_N14
\Buzzer_1|ClockDivider_PWM|clock_divider[20]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & (\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & !\Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(20),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[19]~66\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\);

-- Location: FF_X46_Y34_N15
\Buzzer_1|ClockDivider_PWM|clock_divider[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~67_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(20));

-- Location: LCCOMB_X46_Y34_N16
\Buzzer_1|ClockDivider_PWM|clock_divider[21]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(21) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(21) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(21),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[20]~68\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\);

-- Location: FF_X46_Y34_N17
\Buzzer_1|ClockDivider_PWM|clock_divider[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~69_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(21));

-- Location: LCCOMB_X46_Y34_N18
\Buzzer_1|ClockDivider_PWM|clock_divider[22]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & (\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & !\Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(22),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[21]~70\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\);

-- Location: FF_X46_Y34_N19
\Buzzer_1|ClockDivider_PWM|clock_divider[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~71_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(22));

-- Location: LCCOMB_X46_Y34_N20
\Buzzer_1|ClockDivider_PWM|clock_divider[23]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(23),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[22]~72\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\);

-- Location: FF_X46_Y34_N21
\Buzzer_1|ClockDivider_PWM|clock_divider[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~73_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(23));

-- Location: LCCOMB_X46_Y34_N22
\Buzzer_1|ClockDivider_PWM|clock_divider[24]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & (\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(24) & !\Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(24),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[23]~74\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\);

-- Location: FF_X46_Y34_N23
\Buzzer_1|ClockDivider_PWM|clock_divider[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~75_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(24));

-- Location: LCCOMB_X46_Y34_N24
\Buzzer_1|ClockDivider_PWM|clock_divider[25]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(25) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(25) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(25),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[24]~76\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\);

-- Location: FF_X46_Y34_N25
\Buzzer_1|ClockDivider_PWM|clock_divider[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~77_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(25));

-- Location: LCCOMB_X46_Y34_N26
\Buzzer_1|ClockDivider_PWM|clock_divider[26]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\ = \Buzzer_1|ClockDivider_PWM|clock_divider\(26) $ (!\Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(26),
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[25]~78\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\);

-- Location: FF_X46_Y34_N27
\Buzzer_1|ClockDivider_PWM|clock_divider[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[26]~79_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(26));

-- Location: LCCOMB_X45_Y34_N0
\Buzzer_1|ClockDivider_PWM|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(26) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(25) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(23) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(26),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(25),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(23),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(24),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\);

-- Location: LCCOMB_X46_Y34_N28
\Buzzer_1|ClockDivider_PWM|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(19) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(22) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(20) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(19),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(22),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(20),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(21),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\);

-- Location: LCCOMB_X46_Y34_N30
\Buzzer_1|ClockDivider_PWM|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(16) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(13) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(15) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(16),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(13),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(15),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(14),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\);

-- Location: LCCOMB_X46_Y35_N4
\Buzzer_1|ClockDivider_PWM|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & ((\Buzzer_1|ClockDivider_PWM|clock_divider\(8)) # ((\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & !\Buzzer_1|ClockDivider_PWM|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\);

-- Location: LCCOMB_X45_Y35_N18
\Buzzer_1|ClockDivider_PWM|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & ((\Buzzer_1|ClockDivider_PWM|clock_divider\(10)) # (\Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(12),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(10),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(11),
	datad => \Buzzer_1|ClockDivider_PWM|LessThan0~0_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\);

-- Location: LCCOMB_X45_Y35_N20
\Buzzer_1|ClockDivider_PWM|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(18) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & ((\Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\) # (!\Buzzer_1|ClockDivider_PWM|Equal0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(18),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|LessThan0~1_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\);

-- Location: LCCOMB_X45_Y35_N30
\Buzzer_1|ClockDivider_PWM|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\ = ((\Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\) # (!\Buzzer_1|ClockDivider_PWM|Equal0~0_combout\)) # (!\Buzzer_1|ClockDivider_PWM|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\,
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|LessThan0~2_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\);

-- Location: FF_X46_Y35_N7
\Buzzer_1|ClockDivider_PWM|clock_divider[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~27_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(0));

-- Location: LCCOMB_X46_Y35_N8
\Buzzer_1|ClockDivider_PWM|clock_divider[1]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(1),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[0]~28\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\);

-- Location: FF_X46_Y35_N9
\Buzzer_1|ClockDivider_PWM|clock_divider[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~29_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(1));

-- Location: LCCOMB_X46_Y35_N10
\Buzzer_1|ClockDivider_PWM|clock_divider[2]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & (\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(2) & !\Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(2),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[1]~30\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\);

-- Location: FF_X46_Y35_N11
\Buzzer_1|ClockDivider_PWM|clock_divider[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~31_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(2));

-- Location: LCCOMB_X46_Y35_N12
\Buzzer_1|ClockDivider_PWM|clock_divider[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(3),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[2]~32\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\);

-- Location: FF_X46_Y35_N13
\Buzzer_1|ClockDivider_PWM|clock_divider[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~33_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(3));

-- Location: LCCOMB_X46_Y35_N14
\Buzzer_1|ClockDivider_PWM|clock_divider[4]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & (\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ $ (GND))) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & 
-- (!\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\ & VCC))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\ = CARRY((\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & !\Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(4),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[3]~34\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\);

-- Location: FF_X46_Y35_N15
\Buzzer_1|ClockDivider_PWM|clock_divider[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~35_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(4));

-- Location: LCCOMB_X46_Y35_N16
\Buzzer_1|ClockDivider_PWM|clock_divider[5]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & (!\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\)) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & 
-- ((\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\) # (GND)))
-- \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\ = CARRY((!\Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\) # (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(5),
	datad => VCC,
	cin => \Buzzer_1|ClockDivider_PWM|clock_divider[4]~36\,
	combout => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\,
	cout => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~38\);

-- Location: FF_X46_Y35_N17
\Buzzer_1|ClockDivider_PWM|clock_divider[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[5]~37_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(5));

-- Location: FF_X46_Y35_N19
\Buzzer_1|ClockDivider_PWM|clock_divider[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|clock_divider[6]~39_combout\,
	sclr => \Buzzer_1|ClockDivider_PWM|LessThan0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clock_divider\(6));

-- Location: LCCOMB_X46_Y35_N0
\Buzzer_1|ClockDivider_PWM|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(3) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(0) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(1) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(3),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(0),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(1),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(2),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\);

-- Location: LCCOMB_X46_Y35_N2
\Buzzer_1|ClockDivider_PWM|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\ = (!\Buzzer_1|ClockDivider_PWM|clock_divider\(6) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(5) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(4) & \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(6),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(5),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(4),
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~2_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\);

-- Location: LCCOMB_X45_Y35_N26
\Buzzer_1|ClockDivider_PWM|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\ = (\Buzzer_1|ClockDivider_PWM|Equal0~3_combout\ & (\Buzzer_1|ClockDivider_PWM|Equal0~1_combout\ & \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|Equal0~3_combout\,
	datab => \Buzzer_1|ClockDivider_PWM|Equal0~1_combout\,
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~0_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\);

-- Location: LCCOMB_X45_Y35_N28
\Buzzer_1|ClockDivider_PWM|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(12) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(17) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(11) & \Buzzer_1|ClockDivider_PWM|clock_divider\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(12),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(17),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(11),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(18),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\);

-- Location: LCCOMB_X45_Y35_N24
\Buzzer_1|ClockDivider_PWM|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\ = (\Buzzer_1|ClockDivider_PWM|clock_divider\(9) & (!\Buzzer_1|ClockDivider_PWM|clock_divider\(8) & (\Buzzer_1|ClockDivider_PWM|clock_divider\(7) & !\Buzzer_1|ClockDivider_PWM|clock_divider\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|clock_divider\(9),
	datab => \Buzzer_1|ClockDivider_PWM|clock_divider\(8),
	datac => \Buzzer_1|ClockDivider_PWM|clock_divider\(7),
	datad => \Buzzer_1|ClockDivider_PWM|clock_divider\(10),
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\);

-- Location: LCCOMB_X45_Y35_N14
\Buzzer_1|ClockDivider_PWM|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\ = (\Buzzer_1|ClockDivider_PWM|Equal0~4_combout\ & (\Buzzer_1|ClockDivider_PWM|Equal0~6_combout\ & (\Buzzer_1|ClockDivider_PWM|Equal0~5_combout\ & \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|ClockDivider_PWM|Equal0~4_combout\,
	datab => \Buzzer_1|ClockDivider_PWM|Equal0~6_combout\,
	datac => \Buzzer_1|ClockDivider_PWM|Equal0~5_combout\,
	datad => \Buzzer_1|ClockDivider_PWM|Equal0~7_combout\,
	combout => \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\);

-- Location: FF_X45_Y35_N15
\Buzzer_1|ClockDivider_PWM|clk_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \Buzzer_1|ClockDivider_PWM|Equal0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|ClockDivider_PWM|clk_out~q\);

-- Location: CLKCTRL_G3
\Buzzer_1|ClockDivider_PWM|clk_out~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\);

-- Location: LCCOMB_X54_Y42_N4
\Buzzer_1|CountedValue2nd[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[0]~10_combout\ = \Buzzer_1|CountedValue2nd\(0) $ (VCC)
-- \Buzzer_1|CountedValue2nd[0]~11\ = CARRY(\Buzzer_1|CountedValue2nd\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(0),
	datad => VCC,
	combout => \Buzzer_1|CountedValue2nd[0]~10_combout\,
	cout => \Buzzer_1|CountedValue2nd[0]~11\);

-- Location: LCCOMB_X54_Y42_N28
\Buzzer_1|CountedValue2nd[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~30_combout\ = (\Buzzer_1|CountedValue2nd\(4) & (\Buzzer_1|CountedValue2nd\(6) & (\Buzzer_1|CountedValue2nd\(5) & \Buzzer_1|CountedValue2nd\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(4),
	datab => \Buzzer_1|CountedValue2nd\(6),
	datac => \Buzzer_1|CountedValue2nd\(5),
	datad => \Buzzer_1|CountedValue2nd\(8),
	combout => \Buzzer_1|CountedValue2nd[6]~30_combout\);

-- Location: LCCOMB_X54_Y42_N2
\Buzzer_1|CountedValue2nd[6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~31_combout\ = (\Buzzer_1|CountedValue2nd\(3)) # ((\Buzzer_1|CountedValue2nd\(2) & ((\Buzzer_1|CountedValue2nd\(1)) # (\Buzzer_1|CountedValue2nd\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(1),
	datab => \Buzzer_1|CountedValue2nd\(2),
	datac => \Buzzer_1|CountedValue2nd\(0),
	datad => \Buzzer_1|CountedValue2nd\(3),
	combout => \Buzzer_1|CountedValue2nd[6]~31_combout\);

-- Location: LCCOMB_X54_Y42_N24
\Buzzer_1|CountedValue2nd[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~32_combout\ = (\Buzzer_1|CountedValue2nd\(7) & \Buzzer_1|CountedValue2nd[6]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Buzzer_1|CountedValue2nd\(7),
	datad => \Buzzer_1|CountedValue2nd[6]~31_combout\,
	combout => \Buzzer_1|CountedValue2nd[6]~32_combout\);

-- Location: LCCOMB_X54_Y42_N26
\Buzzer_1|CountedValue2nd[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~33_combout\ = (\Buzzer_1|CountedValue2nd\(9)) # (((\Buzzer_1|CountedValue2nd[6]~30_combout\ & \Buzzer_1|CountedValue2nd[6]~32_combout\)) # (!\StateMachine_1|mode.st_300~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(9),
	datab => \Buzzer_1|CountedValue2nd[6]~30_combout\,
	datac => \StateMachine_1|mode.st_300~q\,
	datad => \Buzzer_1|CountedValue2nd[6]~32_combout\,
	combout => \Buzzer_1|CountedValue2nd[6]~33_combout\);

-- Location: FF_X54_Y42_N5
\Buzzer_1|CountedValue2nd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[0]~10_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(0));

-- Location: LCCOMB_X54_Y42_N6
\Buzzer_1|CountedValue2nd[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[1]~12_combout\ = (\Buzzer_1|CountedValue2nd\(1) & (!\Buzzer_1|CountedValue2nd[0]~11\)) # (!\Buzzer_1|CountedValue2nd\(1) & ((\Buzzer_1|CountedValue2nd[0]~11\) # (GND)))
-- \Buzzer_1|CountedValue2nd[1]~13\ = CARRY((!\Buzzer_1|CountedValue2nd[0]~11\) # (!\Buzzer_1|CountedValue2nd\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(1),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[0]~11\,
	combout => \Buzzer_1|CountedValue2nd[1]~12_combout\,
	cout => \Buzzer_1|CountedValue2nd[1]~13\);

-- Location: FF_X54_Y42_N7
\Buzzer_1|CountedValue2nd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[1]~12_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(1));

-- Location: LCCOMB_X54_Y42_N8
\Buzzer_1|CountedValue2nd[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[2]~14_combout\ = (\Buzzer_1|CountedValue2nd\(2) & (\Buzzer_1|CountedValue2nd[1]~13\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(2) & (!\Buzzer_1|CountedValue2nd[1]~13\ & VCC))
-- \Buzzer_1|CountedValue2nd[2]~15\ = CARRY((\Buzzer_1|CountedValue2nd\(2) & !\Buzzer_1|CountedValue2nd[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(2),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[1]~13\,
	combout => \Buzzer_1|CountedValue2nd[2]~14_combout\,
	cout => \Buzzer_1|CountedValue2nd[2]~15\);

-- Location: FF_X54_Y42_N9
\Buzzer_1|CountedValue2nd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[2]~14_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(2));

-- Location: LCCOMB_X54_Y42_N10
\Buzzer_1|CountedValue2nd[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[3]~16_combout\ = (\Buzzer_1|CountedValue2nd\(3) & (!\Buzzer_1|CountedValue2nd[2]~15\)) # (!\Buzzer_1|CountedValue2nd\(3) & ((\Buzzer_1|CountedValue2nd[2]~15\) # (GND)))
-- \Buzzer_1|CountedValue2nd[3]~17\ = CARRY((!\Buzzer_1|CountedValue2nd[2]~15\) # (!\Buzzer_1|CountedValue2nd\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(3),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[2]~15\,
	combout => \Buzzer_1|CountedValue2nd[3]~16_combout\,
	cout => \Buzzer_1|CountedValue2nd[3]~17\);

-- Location: FF_X54_Y42_N11
\Buzzer_1|CountedValue2nd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[3]~16_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(3));

-- Location: LCCOMB_X54_Y42_N12
\Buzzer_1|CountedValue2nd[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[4]~18_combout\ = (\Buzzer_1|CountedValue2nd\(4) & (\Buzzer_1|CountedValue2nd[3]~17\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(4) & (!\Buzzer_1|CountedValue2nd[3]~17\ & VCC))
-- \Buzzer_1|CountedValue2nd[4]~19\ = CARRY((\Buzzer_1|CountedValue2nd\(4) & !\Buzzer_1|CountedValue2nd[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(4),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[3]~17\,
	combout => \Buzzer_1|CountedValue2nd[4]~18_combout\,
	cout => \Buzzer_1|CountedValue2nd[4]~19\);

-- Location: FF_X54_Y42_N13
\Buzzer_1|CountedValue2nd[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[4]~18_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(4));

-- Location: LCCOMB_X54_Y42_N14
\Buzzer_1|CountedValue2nd[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[5]~20_combout\ = (\Buzzer_1|CountedValue2nd\(5) & (!\Buzzer_1|CountedValue2nd[4]~19\)) # (!\Buzzer_1|CountedValue2nd\(5) & ((\Buzzer_1|CountedValue2nd[4]~19\) # (GND)))
-- \Buzzer_1|CountedValue2nd[5]~21\ = CARRY((!\Buzzer_1|CountedValue2nd[4]~19\) # (!\Buzzer_1|CountedValue2nd\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(5),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[4]~19\,
	combout => \Buzzer_1|CountedValue2nd[5]~20_combout\,
	cout => \Buzzer_1|CountedValue2nd[5]~21\);

-- Location: FF_X54_Y42_N15
\Buzzer_1|CountedValue2nd[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[5]~20_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(5));

-- Location: LCCOMB_X54_Y42_N16
\Buzzer_1|CountedValue2nd[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[6]~22_combout\ = (\Buzzer_1|CountedValue2nd\(6) & (\Buzzer_1|CountedValue2nd[5]~21\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(6) & (!\Buzzer_1|CountedValue2nd[5]~21\ & VCC))
-- \Buzzer_1|CountedValue2nd[6]~23\ = CARRY((\Buzzer_1|CountedValue2nd\(6) & !\Buzzer_1|CountedValue2nd[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(6),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[5]~21\,
	combout => \Buzzer_1|CountedValue2nd[6]~22_combout\,
	cout => \Buzzer_1|CountedValue2nd[6]~23\);

-- Location: FF_X54_Y42_N17
\Buzzer_1|CountedValue2nd[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[6]~22_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(6));

-- Location: LCCOMB_X54_Y42_N18
\Buzzer_1|CountedValue2nd[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[7]~24_combout\ = (\Buzzer_1|CountedValue2nd\(7) & (!\Buzzer_1|CountedValue2nd[6]~23\)) # (!\Buzzer_1|CountedValue2nd\(7) & ((\Buzzer_1|CountedValue2nd[6]~23\) # (GND)))
-- \Buzzer_1|CountedValue2nd[7]~25\ = CARRY((!\Buzzer_1|CountedValue2nd[6]~23\) # (!\Buzzer_1|CountedValue2nd\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(7),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[6]~23\,
	combout => \Buzzer_1|CountedValue2nd[7]~24_combout\,
	cout => \Buzzer_1|CountedValue2nd[7]~25\);

-- Location: FF_X54_Y42_N19
\Buzzer_1|CountedValue2nd[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[7]~24_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(7));

-- Location: LCCOMB_X54_Y42_N20
\Buzzer_1|CountedValue2nd[8]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[8]~26_combout\ = (\Buzzer_1|CountedValue2nd\(8) & (\Buzzer_1|CountedValue2nd[7]~25\ $ (GND))) # (!\Buzzer_1|CountedValue2nd\(8) & (!\Buzzer_1|CountedValue2nd[7]~25\ & VCC))
-- \Buzzer_1|CountedValue2nd[8]~27\ = CARRY((\Buzzer_1|CountedValue2nd\(8) & !\Buzzer_1|CountedValue2nd[7]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue2nd\(8),
	datad => VCC,
	cin => \Buzzer_1|CountedValue2nd[7]~25\,
	combout => \Buzzer_1|CountedValue2nd[8]~26_combout\,
	cout => \Buzzer_1|CountedValue2nd[8]~27\);

-- Location: FF_X54_Y42_N21
\Buzzer_1|CountedValue2nd[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[8]~26_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(8));

-- Location: LCCOMB_X54_Y42_N22
\Buzzer_1|CountedValue2nd[9]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|CountedValue2nd[9]~28_combout\ = \Buzzer_1|CountedValue2nd\(9) $ (\Buzzer_1|CountedValue2nd[8]~27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(9),
	cin => \Buzzer_1|CountedValue2nd[8]~27\,
	combout => \Buzzer_1|CountedValue2nd[9]~28_combout\);

-- Location: FF_X54_Y42_N23
\Buzzer_1|CountedValue2nd[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Buzzer_1|ClockDivider_PWM|clk_out~clkctrl_outclk\,
	d => \Buzzer_1|CountedValue2nd[9]~28_combout\,
	sclr => \Buzzer_1|CountedValue2nd[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Buzzer_1|CountedValue2nd\(9));

-- Location: LCCOMB_X55_Y42_N2
\Buzzer_1|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~1_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(0) & !\Buzzer_1|CountedValue\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(0),
	datab => \Buzzer_1|CountedValue\(0),
	datad => VCC,
	cout => \Buzzer_1|LessThan2~1_cout\);

-- Location: LCCOMB_X55_Y42_N4
\Buzzer_1|LessThan2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~3_cout\ = CARRY((\Buzzer_1|CountedValue\(1) & ((!\Buzzer_1|LessThan2~1_cout\) # (!\Buzzer_1|CountedValue2nd\(1)))) # (!\Buzzer_1|CountedValue\(1) & (!\Buzzer_1|CountedValue2nd\(1) & !\Buzzer_1|LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(1),
	datab => \Buzzer_1|CountedValue2nd\(1),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~1_cout\,
	cout => \Buzzer_1|LessThan2~3_cout\);

-- Location: LCCOMB_X55_Y42_N6
\Buzzer_1|LessThan2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~5_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(2) & ((!\Buzzer_1|LessThan2~3_cout\) # (!\Buzzer_1|CountedValue\(2)))) # (!\Buzzer_1|CountedValue2nd\(2) & (!\Buzzer_1|CountedValue\(2) & !\Buzzer_1|LessThan2~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(2),
	datab => \Buzzer_1|CountedValue\(2),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~3_cout\,
	cout => \Buzzer_1|LessThan2~5_cout\);

-- Location: LCCOMB_X55_Y42_N8
\Buzzer_1|LessThan2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~7_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(3) & (\Buzzer_1|CountedValue\(3) & !\Buzzer_1|LessThan2~5_cout\)) # (!\Buzzer_1|CountedValue2nd\(3) & ((\Buzzer_1|CountedValue\(3)) # (!\Buzzer_1|LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(3),
	datab => \Buzzer_1|CountedValue\(3),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~5_cout\,
	cout => \Buzzer_1|LessThan2~7_cout\);

-- Location: LCCOMB_X55_Y42_N10
\Buzzer_1|LessThan2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~9_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(4) & ((!\Buzzer_1|LessThan2~7_cout\) # (!\Buzzer_1|CountedValue\(4)))) # (!\Buzzer_1|CountedValue2nd\(4) & (!\Buzzer_1|CountedValue\(4) & !\Buzzer_1|LessThan2~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(4),
	datab => \Buzzer_1|CountedValue\(4),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~7_cout\,
	cout => \Buzzer_1|LessThan2~9_cout\);

-- Location: LCCOMB_X55_Y42_N12
\Buzzer_1|LessThan2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~11_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(5) & (\Buzzer_1|CountedValue\(5) & !\Buzzer_1|LessThan2~9_cout\)) # (!\Buzzer_1|CountedValue2nd\(5) & ((\Buzzer_1|CountedValue\(5)) # (!\Buzzer_1|LessThan2~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(5),
	datab => \Buzzer_1|CountedValue\(5),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~9_cout\,
	cout => \Buzzer_1|LessThan2~11_cout\);

-- Location: LCCOMB_X55_Y42_N14
\Buzzer_1|LessThan2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~13_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(6) & ((!\Buzzer_1|LessThan2~11_cout\) # (!\Buzzer_1|CountedValue\(6)))) # (!\Buzzer_1|CountedValue2nd\(6) & (!\Buzzer_1|CountedValue\(6) & !\Buzzer_1|LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(6),
	datab => \Buzzer_1|CountedValue\(6),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~11_cout\,
	cout => \Buzzer_1|LessThan2~13_cout\);

-- Location: LCCOMB_X55_Y42_N16
\Buzzer_1|LessThan2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~15_cout\ = CARRY((\Buzzer_1|CountedValue\(7) & ((!\Buzzer_1|LessThan2~13_cout\) # (!\Buzzer_1|CountedValue2nd\(7)))) # (!\Buzzer_1|CountedValue\(7) & (!\Buzzer_1|CountedValue2nd\(7) & !\Buzzer_1|LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue\(7),
	datab => \Buzzer_1|CountedValue2nd\(7),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~13_cout\,
	cout => \Buzzer_1|LessThan2~15_cout\);

-- Location: LCCOMB_X55_Y42_N18
\Buzzer_1|LessThan2~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~17_cout\ = CARRY((\Buzzer_1|CountedValue2nd\(8) & ((!\Buzzer_1|LessThan2~15_cout\) # (!\Buzzer_1|CountedValue\(8)))) # (!\Buzzer_1|CountedValue2nd\(8) & (!\Buzzer_1|CountedValue\(8) & !\Buzzer_1|LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Buzzer_1|CountedValue2nd\(8),
	datab => \Buzzer_1|CountedValue\(8),
	datad => VCC,
	cin => \Buzzer_1|LessThan2~15_cout\,
	cout => \Buzzer_1|LessThan2~17_cout\);

-- Location: LCCOMB_X55_Y42_N20
\Buzzer_1|LessThan2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Buzzer_1|LessThan2~18_combout\ = (\Buzzer_1|CountedValue\(9) & (\Buzzer_1|LessThan2~17_cout\ & \Buzzer_1|CountedValue2nd\(9))) # (!\Buzzer_1|CountedValue\(9) & ((\Buzzer_1|LessThan2~17_cout\) # (\Buzzer_1|CountedValue2nd\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Buzzer_1|CountedValue\(9),
	datad => \Buzzer_1|CountedValue2nd\(9),
	cin => \Buzzer_1|LessThan2~17_cout\,
	combout => \Buzzer_1|LessThan2~18_combout\);

-- Location: IOIBUF_X115_Y14_N1
\BuzzerOverride~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_BuzzerOverride,
	o => \BuzzerOverride~input_o\);

-- Location: IOIBUF_X115_Y15_N8
\SW2~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW2,
	o => \SW2~input_o\);

-- Location: IOIBUF_X115_Y13_N8
\SW3~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW3,
	o => \SW3~input_o\);

ww_Output1(0) <= \Output1[0]~output_o\;

ww_Output1(1) <= \Output1[1]~output_o\;

ww_Output1(2) <= \Output1[2]~output_o\;

ww_Output1(3) <= \Output1[3]~output_o\;

ww_Output1(4) <= \Output1[4]~output_o\;

ww_Output1(5) <= \Output1[5]~output_o\;

ww_Output1(6) <= \Output1[6]~output_o\;

ww_Output2(0) <= \Output2[0]~output_o\;

ww_Output2(1) <= \Output2[1]~output_o\;

ww_Output2(2) <= \Output2[2]~output_o\;

ww_Output2(3) <= \Output2[3]~output_o\;

ww_Output2(4) <= \Output2[4]~output_o\;

ww_Output2(5) <= \Output2[5]~output_o\;

ww_Output2(6) <= \Output2[6]~output_o\;

ww_Output3(0) <= \Output3[0]~output_o\;

ww_Output3(1) <= \Output3[1]~output_o\;

ww_Output3(2) <= \Output3[2]~output_o\;

ww_Output3(3) <= \Output3[3]~output_o\;

ww_Output3(4) <= \Output3[4]~output_o\;

ww_Output3(5) <= \Output3[5]~output_o\;

ww_Output3(6) <= \Output3[6]~output_o\;

ww_Output4(0) <= \Output4[0]~output_o\;

ww_Output4(1) <= \Output4[1]~output_o\;

ww_Output4(2) <= \Output4[2]~output_o\;

ww_Output4(3) <= \Output4[3]~output_o\;

ww_Output4(4) <= \Output4[4]~output_o\;

ww_Output4(5) <= \Output4[5]~output_o\;

ww_Output4(6) <= \Output4[6]~output_o\;

ww_CountValueMainOut(0) <= \CountValueMainOut[0]~output_o\;

ww_CountValueMainOut(1) <= \CountValueMainOut[1]~output_o\;

ww_CountValueMainOut(2) <= \CountValueMainOut[2]~output_o\;

ww_CountValueMainOut(3) <= \CountValueMainOut[3]~output_o\;

ww_CountValueMainOut(4) <= \CountValueMainOut[4]~output_o\;

ww_CountValueMainOut(5) <= \CountValueMainOut[5]~output_o\;

ww_CountValueMainOut(6) <= \CountValueMainOut[6]~output_o\;

ww_CountValueMainOut(7) <= \CountValueMainOut[7]~output_o\;

ww_CountValueMainOut(8) <= \CountValueMainOut[8]~output_o\;

ww_CountValueMainOut(9) <= \CountValueMainOut[9]~output_o\;

ww_CountValueMainOut(10) <= \CountValueMainOut[10]~output_o\;

ww_CountValueMainOut(11) <= \CountValueMainOut[11]~output_o\;

ww_CountValueMainOut(12) <= \CountValueMainOut[12]~output_o\;

ww_DebugLED(0) <= \DebugLED[0]~output_o\;

ww_DebugLED(1) <= \DebugLED[1]~output_o\;

ww_DebugLED(2) <= \DebugLED[2]~output_o\;

ww_DebugLED_Control(0) <= \DebugLED_Control[0]~output_o\;

ww_DebugLED_Control(1) <= \DebugLED_Control[1]~output_o\;

ww_DebugLED_Control(2) <= \DebugLED_Control[2]~output_o\;

ww_DebugLED_Control(3) <= \DebugLED_Control[3]~output_o\;

ww_DebugLED_Control(4) <= \DebugLED_Control[4]~output_o\;

ww_DebugLED_Control(5) <= \DebugLED_Control[5]~output_o\;

ww_Debug_clk_Deci <= \Debug_clk_Deci~output_o\;

ww_BuzzerOut <= \BuzzerOut~output_o\;
END structure;


