$date
	Sat Nov 16 10:35:27 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Adder_tb $end
$var wire 32 ! res [31:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 32 $ op1 [31:0] $end
$var reg 32 % op2 [31:0] $end
$scope module UUT $end
$var wire 32 & op1 [31:0] $end
$var wire 32 ' op2 [31:0] $end
$var wire 32 ( res [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b11 (
b1 '
b10 &
b1 %
b10 $
0#
b11 !
$end
#50000
1#
#100000
0#
b1 !
b1 (
b11111111111111111111111111111111 %
b11111111111111111111111111111111 '
#150000
1#
#200000
0#
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
1#
#600000
0#
#650000
1#
#700000
0#
#750000
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
