$date
	Sun Nov 21 12:55:20 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module doorlock $end
$var wire 1 ! cout $end
$var reg 1 " c $end
$var reg 16 # p [15:0] $end
$var reg 16 $ p1 [15:0] $end
$var reg 16 % p2 [15:0] $end
$var reg 1 & r $end
$scope module d1 $end
$var wire 1 " command $end
$var wire 16 ' confpass [15:0] $end
$var wire 16 ( newpass [15:0] $end
$var wire 16 ) password [15:0] $end
$var wire 1 & reset $end
$var reg 1 ! cout $end
$var reg 16 * original [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1001000110100 *
b1001000110100 )
bx (
bx '
0&
bx %
bx $
b1001000110100 #
1"
1!
$end
#100
b10001000000111 *
0!
b10001000000111 #
b10001000000111 )
1&
#200
1!
0&
#300
0!
b110011100000111 #
b110011100000111 )
#400
b100100100010011 %
b100100100010011 '
b1001001101100101 $
b1001001101100101 (
0"
b10001000000111 #
b10001000000111 )
#500
b100100100010011 *
b100100100010011 $
b100100100010011 (
#600
1!
1"
b100100100010011 #
b100100100010011 )
#700
0!
1&
#800
b110000100100110 *
b110000100100110 #
b110000100100110 )
#900
1!
0&
#1000
0!
b1001011001000110 %
b1001011001000110 '
b1001011001000110 $
b1001011001000110 (
0"
b1001011001000110 #
b1001011001000110 )
#1100
1"
b1001011001000101 #
b1001011001000101 )
#1200
1!
b110000100100110 #
b110000100100110 )
#1300
0!
b1001001001000101 #
b1001001001000101 )
#1400
b10010000010110 *
b10010000010110 #
b10010000010110 )
1&
#1500
b1010000010110 #
b1010000010110 )
0&
#1600
b1100101100111 *
b1100101100111 %
b1100101100111 '
b1100101100111 $
b1100101100111 (
0"
b10010000010110 #
b10010000010110 )
#1700
1!
1"
b1100101100111 #
b1100101100111 )
#1800
