
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000027a  00800100  00008b78  00008c0c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008b78  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000003b1  0080037a  0080037a  00008e86  2**0
                  ALLOC
  3 .stab         000197dc  00000000  00000000  00008e88  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00006d0b  00000000  00000000  00022664  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d4 04 	jmp	0x9a8	; 0x9a8 <__ctors_end>
       4:	0c 94 7e 27 	jmp	0x4efc	; 0x4efc <__vector_1>
       8:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
       c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      10:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      14:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      18:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      1c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      20:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      24:	0c 94 21 27 	jmp	0x4e42	; 0x4e42 <__vector_9>
      28:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      2c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      30:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      34:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      38:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      3c:	0c 94 9d 26 	jmp	0x4d3a	; 0x4d3a <__vector_15>
      40:	0c 94 9d 26 	jmp	0x4d3a	; 0x4d3a <__vector_15>
      44:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      48:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      4c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      50:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      54:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      58:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      5c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      60:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      64:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      68:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      6c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      70:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      74:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      78:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      7c:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      80:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      84:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      88:	0c 94 f3 04 	jmp	0x9e6	; 0x9e6 <__bad_interrupt>
      8c:	d7 17       	cp	r29, r23
      8e:	dd 17       	cp	r29, r29
      90:	e0 17       	cp	r30, r16
      92:	e3 17       	cp	r30, r19
      94:	e6 17       	cp	r30, r22
      96:	e9 17       	cp	r30, r25
      98:	ef 17       	cp	r30, r31
      9a:	ec 17       	cp	r30, r28
      9c:	f2 17       	cp	r31, r18
      9e:	f5 17       	cp	r31, r21
      a0:	f8 17       	cp	r31, r24
      a2:	01 18       	sub	r0, r1
      a4:	04 18       	sub	r0, r4
      a6:	07 18       	sub	r0, r7
      a8:	0a 18       	sub	r0, r10
      aa:	fe 17       	cp	r31, r30
      ac:	d4 17       	cp	r29, r20
      ae:	da 17       	cp	r29, r26
      b0:	0d 18       	sub	r0, r13
      b2:	10 18       	sub	r1, r0
      b4:	fb 17       	cp	r31, r27
      b6:	d1 17       	cp	r29, r17
      b8:	08 00       	.word	0x0008	; ????
      ba:	00 00       	nop
      bc:	be 92       	st	-X, r11
      be:	24 49       	sbci	r18, 0x94	; 148
      c0:	12 3e       	cpi	r17, 0xE2	; 226
      c2:	ab aa       	std	Y+51, r10	; 0x33
      c4:	aa 2a       	or	r10, r26
      c6:	be cd       	rjmp	.-1156   	; 0xfffffc44 <__eeprom_end+0xff7efc44>
      c8:	cc cc       	rjmp	.-1640   	; 0xfffffa62 <__eeprom_end+0xff7efa62>
      ca:	4c 3e       	cpi	r20, 0xEC	; 236
      cc:	00 00       	nop
      ce:	00 80       	ld	r0, Z
      d0:	be ab       	std	Y+54, r27	; 0x36
      d2:	aa aa       	std	Y+50, r10	; 0x32
      d4:	aa 3e       	cpi	r26, 0xEA	; 234
      d6:	00 00       	nop
      d8:	00 00       	nop
      da:	bf 00       	.word	0x00bf	; ????
      dc:	00 00       	nop
      de:	80 3f       	cpi	r24, 0xF0	; 240
      e0:	00 00       	nop
      e2:	00 00       	nop
      e4:	00 08       	sbc	r0, r0
      e6:	41 78       	andi	r20, 0x81	; 129
      e8:	d3 bb       	out	0x13, r29	; 19
      ea:	43 87       	std	Z+11, r20	; 0x0b
      ec:	d1 13       	cpse	r29, r17
      ee:	3d 19       	sub	r19, r13
      f0:	0e 3c       	cpi	r16, 0xCE	; 206
      f2:	c3 bd       	out	0x23, r28	; 35
      f4:	42 82       	std	Z+2, r4	; 0x02
      f6:	ad 2b       	or	r26, r29
      f8:	3e 68       	ori	r19, 0x8E	; 142
      fa:	ec 82       	std	Y+4, r14	; 0x04
      fc:	76 be       	out	0x36, r7	; 54
      fe:	d9 8f       	std	Y+25, r29	; 0x19
     100:	e1 a9       	ldd	r30, Z+49	; 0x31
     102:	3e 4c       	sbci	r19, 0xCE	; 206
     104:	80 ef       	ldi	r24, 0xF0	; 240
     106:	ff be       	out	0x3f, r15	; 63
     108:	01 c4       	rjmp	.+2050   	; 0x90c <__c.1863+0x63>
     10a:	ff 7f       	andi	r31, 0xFF	; 255
     10c:	3f 00       	.word	0x003f	; ????
     10e:	00 00       	nop
     110:	00 00       	nop
     112:	07 63       	ori	r16, 0x37	; 55
     114:	42 36       	cpi	r20, 0x62	; 98
     116:	b7 9b       	sbis	0x16, 7	; 22
     118:	d8 a7       	std	Y+40, r29	; 0x28
     11a:	1a 39       	cpi	r17, 0x9A	; 154
     11c:	68 56       	subi	r22, 0x68	; 104
     11e:	18 ae       	std	Y+56, r1	; 0x38
     120:	ba ab       	std	Y+50, r27	; 0x32
     122:	55 8c       	ldd	r5, Z+29	; 0x1d
     124:	1d 3c       	cpi	r17, 0xCD	; 205
     126:	b7 cc       	rjmp	.-1682   	; 0xfffffa96 <__eeprom_end+0xff7efa96>
     128:	57 63       	ori	r21, 0x37	; 55
     12a:	bd 6d       	ori	r27, 0xDD	; 221
     12c:	ed fd       	.word	0xfded	; ????
     12e:	75 3e       	cpi	r23, 0xE5	; 229
     130:	f6 17       	cp	r31, r22
     132:	72 31       	cpi	r23, 0x12	; 18
     134:	bf 00       	.word	0x00bf	; ????
     136:	00 00       	nop
     138:	80 3f       	cpi	r24, 0xF0	; 240

0000013a <__c.2130>:
     13a:	45 72 72 6f 72 20 63 72 65 61 74 69 6e 67 20 73     Error creating s
     14a:	65 6d 0d 0a 00                                      em...

0000014f <__c.2204>:
     14f:	55 4e 4b 4f 57 4e 00                                UNKOWN.

00000156 <__c.2201>:
     156:	45 78 74 65 72 6e 61 6c 20 52 65 73 65 74 00        External Reset.

00000165 <__c.2198>:
     165:	42 72 6f 77 6e 20 4f 75 74 20 44 65 74 65 63 74     Brown Out Detect
	...

00000176 <__c.2195>:
     176:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     186:	20 53 65 6d 61 70 68 6f 72 65 00                     Semaphore.

00000191 <__c.2192>:
     191:	46 61 69 6c 65 64 20 74 6f 20 63 72 65 61 74 65     Failed to create
     1a1:	20 53 69 67 6e 61 6c 00                              Signal.

000001a9 <__c.2189>:
     1a9:	4b 65 72 6e 65 6c 20 66 75 6e 63 74 69 6f 6e 20     Kernel function 
     1b9:	6e 6f 74 20 69 6d 70 6c 65 6d 65 6e 74 65 64 00     not implemented.

000001c9 <__c.2186>:
     1c9:	44 65 76 69 63 65 20 44 72 69 76 65 72 20 45 72     Device Driver Er
     1d9:	72 6f 72 00                                         ror.

000001dd <__c.2183>:
     1dd:	57 61 74 63 68 64 6f 67 20 52 65 73 74 61 72 74     Watchdog Restart
	...

000001ee <__c.2180>:
     1ee:	53 57 20 57 61 74 63 68 64 6f 67 20 52 65 73 74     SW Watchdog Rest
     1fe:	61 72 74 00                                         art.

00000202 <__c.2177>:
     202:	54 69 6d 65 72 20 4f 76 65 72 66 6c 6f 77 00        Timer Overflow.

00000211 <__c.2174>:
     211:	55 6e 68 61 6e 64 6c 65 64 20 49 6e 74 65 72 72     Unhandled Interr
     221:	75 70 74 20 56 65 63 74 6f 72 00                    upt Vector.

0000022c <__c.2171>:
     22c:	4c 6f 77 20 56 6f 6c 74 61 67 65 00                 Low Voltage.

00000238 <__c.2168>:
     238:	45 78 74 72 61 20 54 61 73 6b 20 73 74 61 72 74     Extra Task start
     248:	65 64 2c 20 69 73 20 6e 72 6b 5f 63 66 67 2e 68     ed, is nrk_cfg.h
     258:	20 6f 6b 3f 00                                       ok?.

0000025d <__c.2165>:
     25d:	49 64 6c 65 20 6f 72 20 4b 65 72 6e 65 6c 20 53     Idle or Kernel S
     26d:	74 61 63 6b 20 4f 76 65 72 66 6c 6f 77 00           tack Overflow.

0000027b <__c.2162>:
     27b:	55 6e 65 78 70 65 63 74 65 64 20 52 65 73 74 61     Unexpected Resta
     28b:	72 74 00                                            rt.

0000028e <__c.2159>:
     28e:	44 75 70 6c 69 63 61 74 65 64 20 54 61 73 6b 20     Duplicated Task 
     29e:	49 44 00                                            ID.

000002a1 <__c.2156>:
     2a1:	53 63 68 65 64 75 6c 65 72 20 4d 69 73 73 65 64     Scheduler Missed
     2b1:	20 57 61 6b 65 75 70 00                              Wakeup.

000002b9 <__c.2153>:
     2b9:	54 61 73 6b 20 52 65 73 65 72 76 65 20 56 69 6f     Task Reserve Vio
     2c9:	6c 61 74 65 64 00                                   lated.

000002cf <__c.2150>:
     2cf:	52 65 73 65 72 76 65 20 45 72 72 6f 72 20 69 6e     Reserve Error in
     2df:	20 53 63 68 65 64 75 6c 65 72 00                     Scheduler.

000002ea <__c.2147>:
     2ea:	49 6e 76 61 6c 69 64 20 53 74 61 63 6b 20 50 6f     Invalid Stack Po
     2fa:	69 6e 74 65 72 00                                   inter.

00000300 <__c.2144>:
     300:	54 61 73 6b 20 53 74 61 63 6b 20 4f 76 65 72 66     Task Stack Overf
     310:	6c 6f 77 00                                         low.

00000314 <__c.2141>:
     314:	53 74 61 63 6b 20 77 61 73 20 6e 6f 74 20 64 65     Stack was not de
     324:	66 69 6e 65 64 20 61 73 20 6c 61 72 67 65 20 65     fined as large e
     334:	6e 6f 75 67 68 21 00                                nough!.

0000033b <__c.2137>:
     33b:	54 61 73 6b 20 70 65 72 69 6f 64 20 74 6f 6f 20     Task period too 
     34b:	6c 61 72 67 65 2e 20 50 65 72 69 6f 64 20 6d 75     large. Period mu
     35b:	73 74 20 62 65 20 6c 65 73 73 20 74 68 61 6e 20     st be less than 
     36b:	36 31 20 73 65 63 6f 6e 64 73 2e 00                 61 seconds..

00000377 <__c.2134>:
     377:	29 3a 20 00                                         ): .

0000037b <__c.2132>:
     37b:	2a 4e 52 4b 20 45 52 52 4f 52 28 00                 *NRK ERROR(.

00000387 <__c.2057>:
     387:	0d 0a 53 54 41 43 4b 20 44 55 4d 50 0d 0a 00        ..STACK DUMP...

00000396 <__c.2133>:
     396:	0a 0d 00                                            ...

00000399 <__c.2128>:
     399:	6e 72 6b 5f 71 75 65 75 65 3a 20 00                 nrk_queue: .

000003a5 <font5x7>:
     3a5:	08 08 2a 1c 08 08 1c 2a 08 08 40 44 4a 51 40 40     ..*....*..@DJQ@@
     3b5:	51 4a 44 40 14 74 1c 17 14 10 20 7f 01 01 00 00     QJD@.t.... .....
	...
     3cd:	08 1c 2c 08 08 7f 01 01 01 01 01 01 01 01 7f 7f     ..,.............
     3dd:	40 40 40 40 40 40 40 40 7f 00 00 00 00 00 00 00     @@@@@@@@........
	...
     3f5:	79 11 27 11 79 00 00 00 00 00 00 00 00 00 00 00     y.'.y...........
     405:	00 00 00 00 7f 01 01 01 03 60 50 48 44 7e 3e 49     .........`PHD~>I
     415:	49 49 3e 70 0c 03 0c 70 63 49 49 49 63 01 7f 01     II>p...pcIIIc...
     425:	7f 01 63 55 49 41 41 06 01 7e 01 06 08 55 7f 55     ..cUIAA..~...U.U
     435:	08 0f 10 7f 10 0f 4e 71 01 71 4e 38 44 44 38 44     ......Nq.qN8DD8D
     445:	00 00 00 00 00 00 00 5f 00 00 03 00 03 00 00 14     ......._........
     455:	3e 14 3e 14 26 49 7f 49 32 62 15 2a 54 23 36 49     >.>.&I.I2b.*T#6I
     465:	56 20 50 00 03 00 00 00 00 1c 22 41 00 00 41 22     V P......."A..A"
     475:	1c 00 00 14 0e 14 00 08 08 3e 08 08 00 60 00 00     .........>...`..
     485:	00 08 08 08 08 00 00 40 00 00 00 60 10 08 04 03     .......@...`....
     495:	3e 41 41 41 3e 04 02 7f 00 00 62 51 49 45 42 22     >AAA>.....bQIEB"
     4a5:	41 49 49 36 0c 0b 08 7e 08 4f 49 49 49 31 3e 49     AII6...~.OIII1>I
     4b5:	49 49 32 61 11 09 05 03 36 49 49 49 36 26 49 49     II2a....6III6&II
     4c5:	49 3e 00 22 00 00 00 00 61 00 00 00 08 14 14 22     I>."....a......"
     4d5:	22 14 14 14 14 14 22 22 14 14 08 06 01 59 05 02     "....."".....Y..
     4e5:	3e 41 5d 55 5e 7e 09 09 09 7e 7f 49 49 49 36 3e     >A]U^~...~.III6>
     4f5:	41 41 41 22 7f 41 41 41 3e 7f 49 49 49 41 7f 09     AAA".AAA>.IIIA..
     505:	09 09 01 3e 41 49 49 32 7f 08 08 08 7f 00 00 7f     ...>AII2........
     515:	00 00 20 40 40 40 3f 7f 08 14 22 41 7f 40 40 40     .. @@@?..."A.@@@
     525:	00 7f 02 04 02 7f 7f 02 1c 20 7f 3e 41 41 41 3e     ......... .>AAA>
     535:	7f 09 09 09 06 3e 41 51 61 7e 7f 09 19 29 46 26     .....>AQa~...)F&
     545:	49 49 49 32 01 01 7f 01 01 3f 40 40 40 3f 1f 20     III2.....?@@@?. 
     555:	40 20 1f 3f 40 30 40 3f 63 14 08 14 63 03 04 78     @ .?@0@?c...c..x
     565:	04 03 61 51 49 45 43 7f 41 00 00 00 00 00 00 00     ..aQIEC.A.......
     575:	00 00 00 00 41 7f 06 01 06 00 00 40 40 40 40 40     ....A......@@@@@
     585:	01 02 00 00 00 20 54 54 54 78 7f 48 48 48 30 38     ..... TTTx.HHH08
     595:	44 44 44 28 38 44 44 44 7f 38 54 54 54 18 08 7e     DDD(8DDD.8TTT..~
     5a5:	09 09 01 0c 52 52 52 3e 7f 04 04 04 78 04 7d 40     ....RRR>....x.}@
     5b5:	40 20 20 40 40 44 3d 00 7f 10 28 44 20 3e 51 49     @  @@D=...(D >QI
     5c5:	46 7c 04 7c 04 78 7c 08 04 04 78 38 44 44 44 38     F|.|.x|...x8DDD8
     5d5:	7e 12 12 12 0c 0c 12 12 12 7e 04 78 04 04 08 48     ~........~.x...H
     5e5:	54 54 54 24 04 3f 44 44 40 3c 40 40 3c 40 1c 20     TTT$.?DD@<@@<@. 
     5f5:	40 20 1c 3c 40 30 40 3c 44 28 10 28 44 26 48 48     @ .<@0@<D(.(D&HH
     605:	48 3e 44 64 54 4c 44 00 08 3e 41 00 00 00 7f 00     H>DdTLD..>A.....
     615:	00 00 41 3e 08 00 00 00 00 00 00 00 00 00 00 00     ..A>............
	...
     631:	00 00 00 20 48 3e 09 02 00 00 00 00 00 00 00 00     ... H>..........
     641:	00 00 04 04 7f 04 04 00 00 00 00 00 00 00 00 00     ................
	...
     681:	00 00 00 02 04 01 02 00 00 00 00 00 00 00 18 18     ................
	...
     6c9:	00 00 00 79 00 00 00 00 00 00 00 48 7e 49 49 42     ...y.......H~IIB
     6d9:	00 00 00 00 00 15 16 7c 16 15 00 00 00 00 00 0a     .......|........
     6e9:	55 55 55 28 00 01 00 01 00 3e 63 5d 6b 3e 00 00     UUU(.....>c]k>..
     6f9:	00 00 00 08 14 2a 14 22 00 00 00 00 00 00 00 00     .....*."........
     709:	00 00 3e 41 75 4b 3e 01 01 01 01 01 00 02 05 02     ..>AuK>.........
	...
     731:	00 00 06 0f 7f 01 7f 00 00 00 00 00 00 00 00 00     ................
     741:	00 00 00 00 00 00 07 05 07 00 00 22 14 2a 14 08     ...........".*..
     751:	0f 00 3c 20 78 0f 00 48 64 58 00 00 00 00 00 30     ..< x..HdX.....0
     761:	48 45 40 20 00 00 00 00 00 00 00 00 00 00 00 00     HE@ ............
     771:	00 00 00 72 29 29 2a 71 78 25 24 25 78 70 2a 25     ...r))*qx%$%xp*%
     781:	2a 70 7e 09 7f 49 49 0e 51 51 71 11 00 00 00 00     *p~..II.QQq.....
     791:	00 7c 54 56 55 44 00 00 00 00 00 00 00 00 00 00     .|TVUD..........
	...
     7b9:	00 7a 09 11 22 79 00 00 00 00 00 00 00 00 00 00     .z.."y..........
     7c9:	00 00 00 00 00 3a 45 45 46 39 3d 42 42 42 3d 22     .....:EEF9=BBB="
     7d9:	14 08 14 22 5c 32 2a 26 1d 00 00 00 00 00 00 00     ..."\2*&........
	...
     7f1:	3c 41 40 41 3c 00 00 00 00 00 00 00 00 00 00 00     <A@A<...........
     801:	00 00 00 00 20 55 56 54 78 20 54 56 55 78 20 56     .... UVTx TVUx V
     811:	55 56 78 22 51 55 56 79 20 55 54 55 78 00 00 00     UVx"QUVy UTUx...
     821:	00 00 24 54 78 54 58 0c 52 52 72 12 38 55 56 54     ..$TxTX.RRr.8UVT
     831:	18 38 54 56 55 18 38 56 55 56 18 38 55 54 55 18     .8TVU.8VUV.8UTU.
     841:	00 49 7a 40 00 00 48 7a 41 00 00 4a 79 42 00 00     .Iz@..HzA..JyB..
     851:	4a 78 42 00 00 00 00 00 00 7a 11 09 0a 71 30 49     JxB......z...q0I
     861:	4a 48 30 30 48 4a 49 30 30 4a 49 4a 30 32 49 49     JH00HJI00JIJ02II
     871:	4a 31 30 4a 48 4a 30 08 08 2a 08 08 18 64 3c 26     J10JHJ0..*...d<&
     881:	18 38 41 42 20 78 38 40 42 21 78 38 42 41 22 78     .8AB x8@B!x8BA"x
     891:	38 42 40 22 78 00 00 00 00 00 00 00 00 00 00 0c     8B@"x...........
     8a1:	51 50 51 3c                                         QPQ<

000008a5 <__c.1865>:
     8a5:	6e 61 6e 00                                         nan.

000008a9 <__c.1863>:
     8a9:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     8b9:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     8c9:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     8d9:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     8e9:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     8f9:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     909:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     919:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     929:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     939:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     949:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     959:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     969:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     979:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     989:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     999:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27 00        .r^"....$...='.

000009a8 <__ctors_end>:
     9a8:	11 24       	eor	r1, r1
     9aa:	1f be       	out	0x3f, r1	; 63
     9ac:	cf ef       	ldi	r28, 0xFF	; 255
     9ae:	d0 e1       	ldi	r29, 0x10	; 16
     9b0:	de bf       	out	0x3e, r29	; 62
     9b2:	cd bf       	out	0x3d, r28	; 61

000009b4 <__do_copy_data>:
     9b4:	13 e0       	ldi	r17, 0x03	; 3
     9b6:	a0 e0       	ldi	r26, 0x00	; 0
     9b8:	b1 e0       	ldi	r27, 0x01	; 1
     9ba:	e8 e7       	ldi	r30, 0x78	; 120
     9bc:	fb e8       	ldi	r31, 0x8B	; 139
     9be:	00 e0       	ldi	r16, 0x00	; 0
     9c0:	0b bf       	out	0x3b, r16	; 59
     9c2:	02 c0       	rjmp	.+4      	; 0x9c8 <__do_copy_data+0x14>
     9c4:	07 90       	elpm	r0, Z+
     9c6:	0d 92       	st	X+, r0
     9c8:	aa 37       	cpi	r26, 0x7A	; 122
     9ca:	b1 07       	cpc	r27, r17
     9cc:	d9 f7       	brne	.-10     	; 0x9c4 <__do_copy_data+0x10>

000009ce <__do_clear_bss>:
     9ce:	17 e0       	ldi	r17, 0x07	; 7
     9d0:	aa e7       	ldi	r26, 0x7A	; 122
     9d2:	b3 e0       	ldi	r27, 0x03	; 3
     9d4:	01 c0       	rjmp	.+2      	; 0x9d8 <.do_clear_bss_start>

000009d6 <.do_clear_bss_loop>:
     9d6:	1d 92       	st	X+, r1

000009d8 <.do_clear_bss_start>:
     9d8:	ab 32       	cpi	r26, 0x2B	; 43
     9da:	b1 07       	cpc	r27, r17
     9dc:	e1 f7       	brne	.-8      	; 0x9d6 <.do_clear_bss_loop>
     9de:	0e 94 4a 07 	call	0xe94	; 0xe94 <main>
     9e2:	0c 94 ba 45 	jmp	0x8b74	; 0x8b74 <_exit>

000009e6 <__bad_interrupt>:
     9e6:	0c 94 73 26 	jmp	0x4ce6	; 0x4ce6 <__vector_default>

000009ea <task_3_activity>:
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
TASK(2, 3, 0.5);
TASK(3, 5, 0.5);
     9ea:	6f 92       	push	r6
     9ec:	7f 92       	push	r7
     9ee:	8f 92       	push	r8
     9f0:	9f 92       	push	r9
     9f2:	af 92       	push	r10
     9f4:	bf 92       	push	r11
     9f6:	cf 92       	push	r12
     9f8:	df 92       	push	r13
     9fa:	ef 92       	push	r14
     9fc:	ff 92       	push	r15
     9fe:	0f 93       	push	r16
     a00:	1f 93       	push	r17
     a02:	cf 93       	push	r28
     a04:	df 93       	push	r29
     a06:	00 d0       	rcall	.+0      	; 0xa08 <task_3_activity+0x1e>
     a08:	00 d0       	rcall	.+0      	; 0xa0a <task_3_activity+0x20>
     a0a:	80 e0       	ldi	r24, 0x00	; 0
     a0c:	91 e0       	ldi	r25, 0x01	; 1
     a0e:	ad b7       	in	r26, 0x3d	; 61
     a10:	be b7       	in	r27, 0x3e	; 62
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	9c 93       	st	X, r25
     a16:	8e 93       	st	-X, r24
     a18:	11 97       	sbiw	r26, 0x01	; 1
     a1a:	14 96       	adiw	r26, 0x04	; 4
     a1c:	1c 92       	st	X, r1
     a1e:	1e 92       	st	-X, r1
     a20:	13 97       	sbiw	r26, 0x03	; 3
     a22:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     a26:	0f 90       	pop	r0
     a28:	0f 90       	pop	r0
     a2a:	0f 90       	pop	r0
     a2c:	0f 90       	pop	r0
     a2e:	0e 94 b3 20 	call	0x4166	; 0x4166 <nrk_get_pid>
     a32:	00 d0       	rcall	.+0      	; 0xa34 <task_3_activity+0x4a>
     a34:	00 d0       	rcall	.+0      	; 0xa36 <task_3_activity+0x4c>
     a36:	00 d0       	rcall	.+0      	; 0xa38 <task_3_activity+0x4e>
     a38:	ed b7       	in	r30, 0x3d	; 61
     a3a:	fe b7       	in	r31, 0x3e	; 62
     a3c:	31 96       	adiw	r30, 0x01	; 1
     a3e:	2a e1       	ldi	r18, 0x1A	; 26
     a40:	31 e0       	ldi	r19, 0x01	; 1
     a42:	ad b7       	in	r26, 0x3d	; 61
     a44:	be b7       	in	r27, 0x3e	; 62
     a46:	12 96       	adiw	r26, 0x02	; 2
     a48:	3c 93       	st	X, r19
     a4a:	2e 93       	st	-X, r18
     a4c:	11 97       	sbiw	r26, 0x01	; 1
     a4e:	23 e0       	ldi	r18, 0x03	; 3
     a50:	30 e0       	ldi	r19, 0x00	; 0
     a52:	33 83       	std	Z+3, r19	; 0x03
     a54:	22 83       	std	Z+2, r18	; 0x02
     a56:	84 83       	std	Z+4, r24	; 0x04
     a58:	15 82       	std	Z+5, r1	; 0x05
     a5a:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     a5e:	ed b7       	in	r30, 0x3d	; 61
     a60:	fe b7       	in	r31, 0x3e	; 62
     a62:	36 96       	adiw	r30, 0x06	; 6
     a64:	0f b6       	in	r0, 0x3f	; 63
     a66:	f8 94       	cli
     a68:	fe bf       	out	0x3e, r31	; 62
     a6a:	0f be       	out	0x3f, r0	; 63
     a6c:	ed bf       	out	0x3d, r30	; 61
     a6e:	00 e0       	ldi	r16, 0x00	; 0
     a70:	10 e0       	ldi	r17, 0x00	; 0
     a72:	4a e2       	ldi	r20, 0x2A	; 42
     a74:	e4 2e       	mov	r14, r20
     a76:	41 e0       	ldi	r20, 0x01	; 1
     a78:	f4 2e       	mov	r15, r20
     a7a:	c3 e0       	ldi	r28, 0x03	; 3
     a7c:	d0 e0       	ldi	r29, 0x00	; 0
     a7e:	3e e4       	ldi	r19, 0x4E	; 78
     a80:	c3 2e       	mov	r12, r19
     a82:	31 e0       	ldi	r19, 0x01	; 1
     a84:	d3 2e       	mov	r13, r19
     a86:	27 e8       	ldi	r18, 0x87	; 135
     a88:	a2 2e       	mov	r10, r18
     a8a:	21 e0       	ldi	r18, 0x01	; 1
     a8c:	b2 2e       	mov	r11, r18
     a8e:	92 ea       	ldi	r25, 0xA2	; 162
     a90:	89 2e       	mov	r8, r25
     a92:	91 e0       	ldi	r25, 0x01	; 1
     a94:	99 2e       	mov	r9, r25
     a96:	83 eb       	ldi	r24, 0xB3	; 179
     a98:	68 2e       	mov	r6, r24
     a9a:	81 e0       	ldi	r24, 0x01	; 1
     a9c:	78 2e       	mov	r7, r24
     a9e:	00 d0       	rcall	.+0      	; 0xaa0 <task_3_activity+0xb6>
     aa0:	00 d0       	rcall	.+0      	; 0xaa2 <task_3_activity+0xb8>
     aa2:	00 d0       	rcall	.+0      	; 0xaa4 <task_3_activity+0xba>
     aa4:	ed b7       	in	r30, 0x3d	; 61
     aa6:	fe b7       	in	r31, 0x3e	; 62
     aa8:	31 96       	adiw	r30, 0x01	; 1
     aaa:	ad b7       	in	r26, 0x3d	; 61
     aac:	be b7       	in	r27, 0x3e	; 62
     aae:	12 96       	adiw	r26, 0x02	; 2
     ab0:	fc 92       	st	X, r15
     ab2:	ee 92       	st	-X, r14
     ab4:	11 97       	sbiw	r26, 0x01	; 1
     ab6:	d3 83       	std	Z+3, r29	; 0x03
     ab8:	c2 83       	std	Z+2, r28	; 0x02
     aba:	15 83       	std	Z+5, r17	; 0x05
     abc:	04 83       	std	Z+4, r16	; 0x04
     abe:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     ac2:	0f 90       	pop	r0
     ac4:	0f 90       	pop	r0
     ac6:	ed b7       	in	r30, 0x3d	; 61
     ac8:	fe b7       	in	r31, 0x3e	; 62
     aca:	d2 82       	std	Z+2, r13	; 0x02
     acc:	c1 82       	std	Z+1, r12	; 0x01
     ace:	d4 83       	std	Z+4, r29	; 0x04
     ad0:	c3 83       	std	Z+3, r28	; 0x03
     ad2:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     ad6:	0f 90       	pop	r0
     ad8:	0f 90       	pop	r0
     ada:	0f 90       	pop	r0
     adc:	0f 90       	pop	r0
     ade:	80 91 18 04 	lds	r24, 0x0418
     ae2:	90 91 19 04 	lds	r25, 0x0419
     ae6:	0e 94 9c 1c 	call	0x3938	; 0x3938 <nrk_sem_pend>
     aea:	8f 3f       	cpi	r24, 0xFF	; 255
     aec:	21 f4       	brne	.+8      	; 0xaf6 <task_3_activity+0x10c>
     aee:	86 e7       	ldi	r24, 0x76	; 118
     af0:	91 e0       	ldi	r25, 0x01	; 1
     af2:	0e 94 81 43 	call	0x8702	; 0x8702 <puts>
     af6:	00 d0       	rcall	.+0      	; 0xaf8 <task_3_activity+0x10e>
     af8:	00 d0       	rcall	.+0      	; 0xafa <task_3_activity+0x110>
     afa:	ad b7       	in	r26, 0x3d	; 61
     afc:	be b7       	in	r27, 0x3e	; 62
     afe:	12 96       	adiw	r26, 0x02	; 2
     b00:	bc 92       	st	X, r11
     b02:	ae 92       	st	-X, r10
     b04:	11 97       	sbiw	r26, 0x01	; 1
     b06:	14 96       	adiw	r26, 0x04	; 4
     b08:	dc 93       	st	X, r29
     b0a:	ce 93       	st	-X, r28
     b0c:	13 97       	sbiw	r26, 0x03	; 3
     b0e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     b12:	0f 90       	pop	r0
     b14:	0f 90       	pop	r0
     b16:	0f 90       	pop	r0
     b18:	0f 90       	pop	r0
     b1a:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     b1e:	80 91 18 04 	lds	r24, 0x0418
     b22:	90 91 19 04 	lds	r25, 0x0419
     b26:	0e 94 26 1c 	call	0x384c	; 0x384c <nrk_sem_post>
     b2a:	8f 3f       	cpi	r24, 0xFF	; 255
     b2c:	71 f4       	brne	.+28     	; 0xb4a <task_3_activity+0x160>
     b2e:	00 d0       	rcall	.+0      	; 0xb30 <task_3_activity+0x146>
     b30:	00 d0       	rcall	.+0      	; 0xb32 <task_3_activity+0x148>
     b32:	ed b7       	in	r30, 0x3d	; 61
     b34:	fe b7       	in	r31, 0x3e	; 62
     b36:	92 82       	std	Z+2, r9	; 0x02
     b38:	81 82       	std	Z+1, r8	; 0x01
     b3a:	d4 83       	std	Z+4, r29	; 0x04
     b3c:	c3 83       	std	Z+3, r28	; 0x03
     b3e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     b42:	0f 90       	pop	r0
     b44:	0f 90       	pop	r0
     b46:	0f 90       	pop	r0
     b48:	0f 90       	pop	r0
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <task_3_activity+0x162>
     b4c:	00 d0       	rcall	.+0      	; 0xb4e <task_3_activity+0x164>
     b4e:	ad b7       	in	r26, 0x3d	; 61
     b50:	be b7       	in	r27, 0x3e	; 62
     b52:	12 96       	adiw	r26, 0x02	; 2
     b54:	7c 92       	st	X, r7
     b56:	6e 92       	st	-X, r6
     b58:	11 97       	sbiw	r26, 0x01	; 1
     b5a:	14 96       	adiw	r26, 0x04	; 4
     b5c:	dc 93       	st	X, r29
     b5e:	ce 93       	st	-X, r28
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     b66:	0f 90       	pop	r0
     b68:	0f 90       	pop	r0
     b6a:	0f 90       	pop	r0
     b6c:	0f 90       	pop	r0
     b6e:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     b72:	0f 5f       	subi	r16, 0xFF	; 255
     b74:	1f 4f       	sbci	r17, 0xFF	; 255
     b76:	93 cf       	rjmp	.-218    	; 0xa9e <task_3_activity+0xb4>

00000b78 <task_2_activity>:
//Semaphore shared among resources.
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
TASK(2, 3, 0.5);
     b78:	6f 92       	push	r6
     b7a:	7f 92       	push	r7
     b7c:	8f 92       	push	r8
     b7e:	9f 92       	push	r9
     b80:	af 92       	push	r10
     b82:	bf 92       	push	r11
     b84:	cf 92       	push	r12
     b86:	df 92       	push	r13
     b88:	ef 92       	push	r14
     b8a:	ff 92       	push	r15
     b8c:	0f 93       	push	r16
     b8e:	1f 93       	push	r17
     b90:	cf 93       	push	r28
     b92:	df 93       	push	r29
     b94:	00 d0       	rcall	.+0      	; 0xb96 <task_2_activity+0x1e>
     b96:	00 d0       	rcall	.+0      	; 0xb98 <task_2_activity+0x20>
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	91 e0       	ldi	r25, 0x01	; 1
     b9c:	ad b7       	in	r26, 0x3d	; 61
     b9e:	be b7       	in	r27, 0x3e	; 62
     ba0:	12 96       	adiw	r26, 0x02	; 2
     ba2:	9c 93       	st	X, r25
     ba4:	8e 93       	st	-X, r24
     ba6:	11 97       	sbiw	r26, 0x01	; 1
     ba8:	14 96       	adiw	r26, 0x04	; 4
     baa:	1c 92       	st	X, r1
     bac:	1e 92       	st	-X, r1
     bae:	13 97       	sbiw	r26, 0x03	; 3
     bb0:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     bb4:	0f 90       	pop	r0
     bb6:	0f 90       	pop	r0
     bb8:	0f 90       	pop	r0
     bba:	0f 90       	pop	r0
     bbc:	0e 94 b3 20 	call	0x4166	; 0x4166 <nrk_get_pid>
     bc0:	00 d0       	rcall	.+0      	; 0xbc2 <task_2_activity+0x4a>
     bc2:	00 d0       	rcall	.+0      	; 0xbc4 <task_2_activity+0x4c>
     bc4:	00 d0       	rcall	.+0      	; 0xbc6 <task_2_activity+0x4e>
     bc6:	ed b7       	in	r30, 0x3d	; 61
     bc8:	fe b7       	in	r31, 0x3e	; 62
     bca:	31 96       	adiw	r30, 0x01	; 1
     bcc:	2a e1       	ldi	r18, 0x1A	; 26
     bce:	31 e0       	ldi	r19, 0x01	; 1
     bd0:	ad b7       	in	r26, 0x3d	; 61
     bd2:	be b7       	in	r27, 0x3e	; 62
     bd4:	12 96       	adiw	r26, 0x02	; 2
     bd6:	3c 93       	st	X, r19
     bd8:	2e 93       	st	-X, r18
     bda:	11 97       	sbiw	r26, 0x01	; 1
     bdc:	22 e0       	ldi	r18, 0x02	; 2
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	33 83       	std	Z+3, r19	; 0x03
     be2:	22 83       	std	Z+2, r18	; 0x02
     be4:	84 83       	std	Z+4, r24	; 0x04
     be6:	15 82       	std	Z+5, r1	; 0x05
     be8:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     bec:	ed b7       	in	r30, 0x3d	; 61
     bee:	fe b7       	in	r31, 0x3e	; 62
     bf0:	36 96       	adiw	r30, 0x06	; 6
     bf2:	0f b6       	in	r0, 0x3f	; 63
     bf4:	f8 94       	cli
     bf6:	fe bf       	out	0x3e, r31	; 62
     bf8:	0f be       	out	0x3f, r0	; 63
     bfa:	ed bf       	out	0x3d, r30	; 61
     bfc:	00 e0       	ldi	r16, 0x00	; 0
     bfe:	10 e0       	ldi	r17, 0x00	; 0
     c00:	fa e2       	ldi	r31, 0x2A	; 42
     c02:	ef 2e       	mov	r14, r31
     c04:	f1 e0       	ldi	r31, 0x01	; 1
     c06:	ff 2e       	mov	r15, r31
     c08:	c2 e0       	ldi	r28, 0x02	; 2
     c0a:	d0 e0       	ldi	r29, 0x00	; 0
     c0c:	ee e4       	ldi	r30, 0x4E	; 78
     c0e:	ce 2e       	mov	r12, r30
     c10:	e1 e0       	ldi	r30, 0x01	; 1
     c12:	de 2e       	mov	r13, r30
     c14:	77 e8       	ldi	r23, 0x87	; 135
     c16:	a7 2e       	mov	r10, r23
     c18:	71 e0       	ldi	r23, 0x01	; 1
     c1a:	b7 2e       	mov	r11, r23
     c1c:	62 ea       	ldi	r22, 0xA2	; 162
     c1e:	86 2e       	mov	r8, r22
     c20:	61 e0       	ldi	r22, 0x01	; 1
     c22:	96 2e       	mov	r9, r22
     c24:	53 eb       	ldi	r21, 0xB3	; 179
     c26:	65 2e       	mov	r6, r21
     c28:	51 e0       	ldi	r21, 0x01	; 1
     c2a:	75 2e       	mov	r7, r21
     c2c:	00 d0       	rcall	.+0      	; 0xc2e <task_2_activity+0xb6>
     c2e:	00 d0       	rcall	.+0      	; 0xc30 <task_2_activity+0xb8>
     c30:	00 d0       	rcall	.+0      	; 0xc32 <task_2_activity+0xba>
     c32:	ed b7       	in	r30, 0x3d	; 61
     c34:	fe b7       	in	r31, 0x3e	; 62
     c36:	31 96       	adiw	r30, 0x01	; 1
     c38:	ad b7       	in	r26, 0x3d	; 61
     c3a:	be b7       	in	r27, 0x3e	; 62
     c3c:	12 96       	adiw	r26, 0x02	; 2
     c3e:	fc 92       	st	X, r15
     c40:	ee 92       	st	-X, r14
     c42:	11 97       	sbiw	r26, 0x01	; 1
     c44:	d3 83       	std	Z+3, r29	; 0x03
     c46:	c2 83       	std	Z+2, r28	; 0x02
     c48:	15 83       	std	Z+5, r17	; 0x05
     c4a:	04 83       	std	Z+4, r16	; 0x04
     c4c:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     c50:	0f 90       	pop	r0
     c52:	0f 90       	pop	r0
     c54:	ed b7       	in	r30, 0x3d	; 61
     c56:	fe b7       	in	r31, 0x3e	; 62
     c58:	d2 82       	std	Z+2, r13	; 0x02
     c5a:	c1 82       	std	Z+1, r12	; 0x01
     c5c:	d4 83       	std	Z+4, r29	; 0x04
     c5e:	c3 83       	std	Z+3, r28	; 0x03
     c60:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     c64:	0f 90       	pop	r0
     c66:	0f 90       	pop	r0
     c68:	0f 90       	pop	r0
     c6a:	0f 90       	pop	r0
     c6c:	80 91 18 04 	lds	r24, 0x0418
     c70:	90 91 19 04 	lds	r25, 0x0419
     c74:	0e 94 9c 1c 	call	0x3938	; 0x3938 <nrk_sem_pend>
     c78:	8f 3f       	cpi	r24, 0xFF	; 255
     c7a:	21 f4       	brne	.+8      	; 0xc84 <task_2_activity+0x10c>
     c7c:	86 e7       	ldi	r24, 0x76	; 118
     c7e:	91 e0       	ldi	r25, 0x01	; 1
     c80:	0e 94 81 43 	call	0x8702	; 0x8702 <puts>
     c84:	00 d0       	rcall	.+0      	; 0xc86 <task_2_activity+0x10e>
     c86:	00 d0       	rcall	.+0      	; 0xc88 <task_2_activity+0x110>
     c88:	ad b7       	in	r26, 0x3d	; 61
     c8a:	be b7       	in	r27, 0x3e	; 62
     c8c:	12 96       	adiw	r26, 0x02	; 2
     c8e:	bc 92       	st	X, r11
     c90:	ae 92       	st	-X, r10
     c92:	11 97       	sbiw	r26, 0x01	; 1
     c94:	14 96       	adiw	r26, 0x04	; 4
     c96:	dc 93       	st	X, r29
     c98:	ce 93       	st	-X, r28
     c9a:	13 97       	sbiw	r26, 0x03	; 3
     c9c:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     ca0:	0f 90       	pop	r0
     ca2:	0f 90       	pop	r0
     ca4:	0f 90       	pop	r0
     ca6:	0f 90       	pop	r0
     ca8:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     cac:	80 91 18 04 	lds	r24, 0x0418
     cb0:	90 91 19 04 	lds	r25, 0x0419
     cb4:	0e 94 26 1c 	call	0x384c	; 0x384c <nrk_sem_post>
     cb8:	8f 3f       	cpi	r24, 0xFF	; 255
     cba:	71 f4       	brne	.+28     	; 0xcd8 <task_2_activity+0x160>
     cbc:	00 d0       	rcall	.+0      	; 0xcbe <task_2_activity+0x146>
     cbe:	00 d0       	rcall	.+0      	; 0xcc0 <task_2_activity+0x148>
     cc0:	ed b7       	in	r30, 0x3d	; 61
     cc2:	fe b7       	in	r31, 0x3e	; 62
     cc4:	92 82       	std	Z+2, r9	; 0x02
     cc6:	81 82       	std	Z+1, r8	; 0x01
     cc8:	d4 83       	std	Z+4, r29	; 0x04
     cca:	c3 83       	std	Z+3, r28	; 0x03
     ccc:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     cd0:	0f 90       	pop	r0
     cd2:	0f 90       	pop	r0
     cd4:	0f 90       	pop	r0
     cd6:	0f 90       	pop	r0
     cd8:	00 d0       	rcall	.+0      	; 0xcda <task_2_activity+0x162>
     cda:	00 d0       	rcall	.+0      	; 0xcdc <task_2_activity+0x164>
     cdc:	ad b7       	in	r26, 0x3d	; 61
     cde:	be b7       	in	r27, 0x3e	; 62
     ce0:	12 96       	adiw	r26, 0x02	; 2
     ce2:	7c 92       	st	X, r7
     ce4:	6e 92       	st	-X, r6
     ce6:	11 97       	sbiw	r26, 0x01	; 1
     ce8:	14 96       	adiw	r26, 0x04	; 4
     cea:	dc 93       	st	X, r29
     cec:	ce 93       	st	-X, r28
     cee:	13 97       	sbiw	r26, 0x03	; 3
     cf0:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	0f 90       	pop	r0
     cfa:	0f 90       	pop	r0
     cfc:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     d00:	0f 5f       	subi	r16, 0xFF	; 255
     d02:	1f 4f       	sbci	r17, 0xFF	; 255
     d04:	93 cf       	rjmp	.-218    	; 0xc2c <task_2_activity+0xb4>

00000d06 <task_1_activity>:

//Semaphore shared among resources.
nrk_sem_t *my_semaphore;

//"Instantiate" tasks.
TASK(1, 2, 0.5);
     d06:	6f 92       	push	r6
     d08:	7f 92       	push	r7
     d0a:	8f 92       	push	r8
     d0c:	9f 92       	push	r9
     d0e:	af 92       	push	r10
     d10:	bf 92       	push	r11
     d12:	cf 92       	push	r12
     d14:	df 92       	push	r13
     d16:	ef 92       	push	r14
     d18:	ff 92       	push	r15
     d1a:	0f 93       	push	r16
     d1c:	1f 93       	push	r17
     d1e:	cf 93       	push	r28
     d20:	df 93       	push	r29
     d22:	00 d0       	rcall	.+0      	; 0xd24 <task_1_activity+0x1e>
     d24:	00 d0       	rcall	.+0      	; 0xd26 <task_1_activity+0x20>
     d26:	80 e0       	ldi	r24, 0x00	; 0
     d28:	91 e0       	ldi	r25, 0x01	; 1
     d2a:	ad b7       	in	r26, 0x3d	; 61
     d2c:	be b7       	in	r27, 0x3e	; 62
     d2e:	12 96       	adiw	r26, 0x02	; 2
     d30:	9c 93       	st	X, r25
     d32:	8e 93       	st	-X, r24
     d34:	11 97       	sbiw	r26, 0x01	; 1
     d36:	14 96       	adiw	r26, 0x04	; 4
     d38:	1c 92       	st	X, r1
     d3a:	1e 92       	st	-X, r1
     d3c:	13 97       	sbiw	r26, 0x03	; 3
     d3e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     d42:	0f 90       	pop	r0
     d44:	0f 90       	pop	r0
     d46:	0f 90       	pop	r0
     d48:	0f 90       	pop	r0
     d4a:	0e 94 b3 20 	call	0x4166	; 0x4166 <nrk_get_pid>
     d4e:	00 d0       	rcall	.+0      	; 0xd50 <task_1_activity+0x4a>
     d50:	00 d0       	rcall	.+0      	; 0xd52 <task_1_activity+0x4c>
     d52:	00 d0       	rcall	.+0      	; 0xd54 <task_1_activity+0x4e>
     d54:	ed b7       	in	r30, 0x3d	; 61
     d56:	fe b7       	in	r31, 0x3e	; 62
     d58:	31 96       	adiw	r30, 0x01	; 1
     d5a:	2a e1       	ldi	r18, 0x1A	; 26
     d5c:	31 e0       	ldi	r19, 0x01	; 1
     d5e:	ad b7       	in	r26, 0x3d	; 61
     d60:	be b7       	in	r27, 0x3e	; 62
     d62:	12 96       	adiw	r26, 0x02	; 2
     d64:	3c 93       	st	X, r19
     d66:	2e 93       	st	-X, r18
     d68:	11 97       	sbiw	r26, 0x01	; 1
     d6a:	21 e0       	ldi	r18, 0x01	; 1
     d6c:	30 e0       	ldi	r19, 0x00	; 0
     d6e:	33 83       	std	Z+3, r19	; 0x03
     d70:	22 83       	std	Z+2, r18	; 0x02
     d72:	84 83       	std	Z+4, r24	; 0x04
     d74:	15 82       	std	Z+5, r1	; 0x05
     d76:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     d7a:	ed b7       	in	r30, 0x3d	; 61
     d7c:	fe b7       	in	r31, 0x3e	; 62
     d7e:	36 96       	adiw	r30, 0x06	; 6
     d80:	0f b6       	in	r0, 0x3f	; 63
     d82:	f8 94       	cli
     d84:	fe bf       	out	0x3e, r31	; 62
     d86:	0f be       	out	0x3f, r0	; 63
     d88:	ed bf       	out	0x3d, r30	; 61
     d8a:	00 e0       	ldi	r16, 0x00	; 0
     d8c:	10 e0       	ldi	r17, 0x00	; 0
     d8e:	2a e2       	ldi	r18, 0x2A	; 42
     d90:	e2 2e       	mov	r14, r18
     d92:	21 e0       	ldi	r18, 0x01	; 1
     d94:	f2 2e       	mov	r15, r18
     d96:	c1 e0       	ldi	r28, 0x01	; 1
     d98:	d0 e0       	ldi	r29, 0x00	; 0
     d9a:	9e e4       	ldi	r25, 0x4E	; 78
     d9c:	c9 2e       	mov	r12, r25
     d9e:	91 e0       	ldi	r25, 0x01	; 1
     da0:	d9 2e       	mov	r13, r25
     da2:	87 e8       	ldi	r24, 0x87	; 135
     da4:	a8 2e       	mov	r10, r24
     da6:	81 e0       	ldi	r24, 0x01	; 1
     da8:	b8 2e       	mov	r11, r24
     daa:	b2 ea       	ldi	r27, 0xA2	; 162
     dac:	8b 2e       	mov	r8, r27
     dae:	b1 e0       	ldi	r27, 0x01	; 1
     db0:	9b 2e       	mov	r9, r27
     db2:	a3 eb       	ldi	r26, 0xB3	; 179
     db4:	6a 2e       	mov	r6, r26
     db6:	a1 e0       	ldi	r26, 0x01	; 1
     db8:	7a 2e       	mov	r7, r26
     dba:	00 d0       	rcall	.+0      	; 0xdbc <task_1_activity+0xb6>
     dbc:	00 d0       	rcall	.+0      	; 0xdbe <task_1_activity+0xb8>
     dbe:	00 d0       	rcall	.+0      	; 0xdc0 <task_1_activity+0xba>
     dc0:	ed b7       	in	r30, 0x3d	; 61
     dc2:	fe b7       	in	r31, 0x3e	; 62
     dc4:	31 96       	adiw	r30, 0x01	; 1
     dc6:	ad b7       	in	r26, 0x3d	; 61
     dc8:	be b7       	in	r27, 0x3e	; 62
     dca:	12 96       	adiw	r26, 0x02	; 2
     dcc:	fc 92       	st	X, r15
     dce:	ee 92       	st	-X, r14
     dd0:	11 97       	sbiw	r26, 0x01	; 1
     dd2:	d3 83       	std	Z+3, r29	; 0x03
     dd4:	c2 83       	std	Z+2, r28	; 0x02
     dd6:	15 83       	std	Z+5, r17	; 0x05
     dd8:	04 83       	std	Z+4, r16	; 0x04
     dda:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     dde:	0f 90       	pop	r0
     de0:	0f 90       	pop	r0
     de2:	ed b7       	in	r30, 0x3d	; 61
     de4:	fe b7       	in	r31, 0x3e	; 62
     de6:	d2 82       	std	Z+2, r13	; 0x02
     de8:	c1 82       	std	Z+1, r12	; 0x01
     dea:	d4 83       	std	Z+4, r29	; 0x04
     dec:	c3 83       	std	Z+3, r28	; 0x03
     dee:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     df2:	0f 90       	pop	r0
     df4:	0f 90       	pop	r0
     df6:	0f 90       	pop	r0
     df8:	0f 90       	pop	r0
     dfa:	80 91 18 04 	lds	r24, 0x0418
     dfe:	90 91 19 04 	lds	r25, 0x0419
     e02:	0e 94 9c 1c 	call	0x3938	; 0x3938 <nrk_sem_pend>
     e06:	8f 3f       	cpi	r24, 0xFF	; 255
     e08:	21 f4       	brne	.+8      	; 0xe12 <task_1_activity+0x10c>
     e0a:	86 e7       	ldi	r24, 0x76	; 118
     e0c:	91 e0       	ldi	r25, 0x01	; 1
     e0e:	0e 94 81 43 	call	0x8702	; 0x8702 <puts>
     e12:	00 d0       	rcall	.+0      	; 0xe14 <task_1_activity+0x10e>
     e14:	00 d0       	rcall	.+0      	; 0xe16 <task_1_activity+0x110>
     e16:	ad b7       	in	r26, 0x3d	; 61
     e18:	be b7       	in	r27, 0x3e	; 62
     e1a:	12 96       	adiw	r26, 0x02	; 2
     e1c:	bc 92       	st	X, r11
     e1e:	ae 92       	st	-X, r10
     e20:	11 97       	sbiw	r26, 0x01	; 1
     e22:	14 96       	adiw	r26, 0x04	; 4
     e24:	dc 93       	st	X, r29
     e26:	ce 93       	st	-X, r28
     e28:	13 97       	sbiw	r26, 0x03	; 3
     e2a:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     e2e:	0f 90       	pop	r0
     e30:	0f 90       	pop	r0
     e32:	0f 90       	pop	r0
     e34:	0f 90       	pop	r0
     e36:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     e3a:	80 91 18 04 	lds	r24, 0x0418
     e3e:	90 91 19 04 	lds	r25, 0x0419
     e42:	0e 94 26 1c 	call	0x384c	; 0x384c <nrk_sem_post>
     e46:	8f 3f       	cpi	r24, 0xFF	; 255
     e48:	71 f4       	brne	.+28     	; 0xe66 <task_1_activity+0x160>
     e4a:	00 d0       	rcall	.+0      	; 0xe4c <task_1_activity+0x146>
     e4c:	00 d0       	rcall	.+0      	; 0xe4e <task_1_activity+0x148>
     e4e:	ed b7       	in	r30, 0x3d	; 61
     e50:	fe b7       	in	r31, 0x3e	; 62
     e52:	92 82       	std	Z+2, r9	; 0x02
     e54:	81 82       	std	Z+1, r8	; 0x01
     e56:	d4 83       	std	Z+4, r29	; 0x04
     e58:	c3 83       	std	Z+3, r28	; 0x03
     e5a:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     e5e:	0f 90       	pop	r0
     e60:	0f 90       	pop	r0
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	00 d0       	rcall	.+0      	; 0xe68 <task_1_activity+0x162>
     e68:	00 d0       	rcall	.+0      	; 0xe6a <task_1_activity+0x164>
     e6a:	ad b7       	in	r26, 0x3d	; 61
     e6c:	be b7       	in	r27, 0x3e	; 62
     e6e:	12 96       	adiw	r26, 0x02	; 2
     e70:	7c 92       	st	X, r7
     e72:	6e 92       	st	-X, r6
     e74:	11 97       	sbiw	r26, 0x01	; 1
     e76:	14 96       	adiw	r26, 0x04	; 4
     e78:	dc 93       	st	X, r29
     e7a:	ce 93       	st	-X, r28
     e7c:	13 97       	sbiw	r26, 0x03	; 3
     e7e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
     e82:	0f 90       	pop	r0
     e84:	0f 90       	pop	r0
     e86:	0f 90       	pop	r0
     e88:	0f 90       	pop	r0
     e8a:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
     e8e:	0f 5f       	subi	r16, 0xFF	; 255
     e90:	1f 4f       	sbci	r17, 0xFF	; 255
     e92:	93 cf       	rjmp	.-218    	; 0xdba <task_1_activity+0xb4>

00000e94 <main>:
TASK(2, 3, 0.5);
TASK(3, 5, 0.5);

int main ()
{
     e94:	1f 93       	push	r17
    nrk_setup_ports();
     e96:	0e 94 5c 13 	call	0x26b8	; 0x26b8 <nrk_setup_ports>
    nrk_setup_uart(UART_BAUDRATE_115K2);
     e9a:	87 e0       	ldi	r24, 0x07	; 7
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	0e 94 ab 13 	call	0x2756	; 0x2756 <nrk_setup_uart>

    printf( "Starting up...\r\n" );
     ea2:	80 ed       	ldi	r24, 0xD0	; 208
     ea4:	91 e0       	ldi	r25, 0x01	; 1
     ea6:	0e 94 81 43 	call	0x8702	; 0x8702 <puts>

    nrk_init();
     eaa:	0e 94 9a 14 	call	0x2934	; 0x2934 <nrk_init>

    nrk_time_set(0,0);
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	70 e0       	ldi	r23, 0x00	; 0
     eb2:	cb 01       	movw	r24, r22
     eb4:	20 e0       	ldi	r18, 0x00	; 0
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	a9 01       	movw	r20, r18
     eba:	0e 94 24 22 	call	0x4448	; 0x4448 <nrk_time_set>

    //Initialize tasks 
    INITIALIZE_TASK(1, 3);
     ebe:	11 e0       	ldi	r17, 0x01	; 1
     ec0:	10 93 71 05 	sts	0x0571, r17
     ec4:	87 e1       	ldi	r24, 0x17	; 23
     ec6:	94 e0       	ldi	r25, 0x04	; 4
     ec8:	90 93 6c 05 	sts	0x056C, r25
     ecc:	80 93 6b 05 	sts	0x056B, r24
     ed0:	87 e9       	ldi	r24, 0x97	; 151
     ed2:	93 e0       	ldi	r25, 0x03	; 3
     ed4:	90 93 6e 05 	sts	0x056E, r25
     ed8:	80 93 6d 05 	sts	0x056D, r24
     edc:	10 93 73 05 	sts	0x0573, r17
     ee0:	83 e8       	ldi	r24, 0x83	; 131
     ee2:	96 e0       	ldi	r25, 0x06	; 6
     ee4:	90 93 70 05 	sts	0x0570, r25
     ee8:	80 93 6f 05 	sts	0x056F, r24
     eec:	10 93 74 05 	sts	0x0574, r17
     ef0:	10 93 72 05 	sts	0x0572, r17
     ef4:	80 91 e0 01 	lds	r24, 0x01E0
     ef8:	90 91 e1 01 	lds	r25, 0x01E1
     efc:	a0 91 e2 01 	lds	r26, 0x01E2
     f00:	b0 91 e3 01 	lds	r27, 0x01E3
     f04:	80 93 75 05 	sts	0x0575, r24
     f08:	90 93 76 05 	sts	0x0576, r25
     f0c:	a0 93 77 05 	sts	0x0577, r26
     f10:	b0 93 78 05 	sts	0x0578, r27
     f14:	10 92 79 05 	sts	0x0579, r1
     f18:	10 92 7a 05 	sts	0x057A, r1
     f1c:	10 92 7b 05 	sts	0x057B, r1
     f20:	10 92 7c 05 	sts	0x057C, r1
     f24:	80 91 7a 03 	lds	r24, 0x037A
     f28:	90 91 7b 03 	lds	r25, 0x037B
     f2c:	a0 91 7c 03 	lds	r26, 0x037C
     f30:	b0 91 7d 03 	lds	r27, 0x037D
     f34:	80 93 7d 05 	sts	0x057D, r24
     f38:	90 93 7e 05 	sts	0x057E, r25
     f3c:	a0 93 7f 05 	sts	0x057F, r26
     f40:	b0 93 80 05 	sts	0x0580, r27
     f44:	10 92 81 05 	sts	0x0581, r1
     f48:	10 92 82 05 	sts	0x0582, r1
     f4c:	10 92 83 05 	sts	0x0583, r1
     f50:	10 92 84 05 	sts	0x0584, r1
     f54:	10 92 85 05 	sts	0x0585, r1
     f58:	10 92 86 05 	sts	0x0586, r1
     f5c:	10 92 87 05 	sts	0x0587, r1
     f60:	10 92 88 05 	sts	0x0588, r1
     f64:	10 92 89 05 	sts	0x0589, r1
     f68:	10 92 8a 05 	sts	0x058A, r1
     f6c:	10 92 8b 05 	sts	0x058B, r1
     f70:	10 92 8c 05 	sts	0x058C, r1
     f74:	8a e6       	ldi	r24, 0x6A	; 106
     f76:	95 e0       	ldi	r25, 0x05	; 5
     f78:	0e 94 6c 1e 	call	0x3cd8	; 0x3cd8 <nrk_activate_task>
    INITIALIZE_TASK(2, 3);
     f7c:	10 93 a2 04 	sts	0x04A2, r17
     f80:	82 e4       	ldi	r24, 0x42	; 66
     f82:	95 e0       	ldi	r25, 0x05	; 5
     f84:	90 93 9d 04 	sts	0x049D, r25
     f88:	80 93 9c 04 	sts	0x049C, r24
     f8c:	82 ec       	ldi	r24, 0xC2	; 194
     f8e:	94 e0       	ldi	r25, 0x04	; 4
     f90:	90 93 9f 04 	sts	0x049F, r25
     f94:	80 93 9e 04 	sts	0x049E, r24
     f98:	10 93 a4 04 	sts	0x04A4, r17
     f9c:	8c eb       	ldi	r24, 0xBC	; 188
     f9e:	95 e0       	ldi	r25, 0x05	; 5
     fa0:	90 93 a1 04 	sts	0x04A1, r25
     fa4:	80 93 a0 04 	sts	0x04A0, r24
     fa8:	10 93 a5 04 	sts	0x04A5, r17
     fac:	10 93 a3 04 	sts	0x04A3, r17
     fb0:	80 91 e4 01 	lds	r24, 0x01E4
     fb4:	90 91 e5 01 	lds	r25, 0x01E5
     fb8:	a0 91 e6 01 	lds	r26, 0x01E6
     fbc:	b0 91 e7 01 	lds	r27, 0x01E7
     fc0:	80 93 a6 04 	sts	0x04A6, r24
     fc4:	90 93 a7 04 	sts	0x04A7, r25
     fc8:	a0 93 a8 04 	sts	0x04A8, r26
     fcc:	b0 93 a9 04 	sts	0x04A9, r27
     fd0:	10 92 aa 04 	sts	0x04AA, r1
     fd4:	10 92 ab 04 	sts	0x04AB, r1
     fd8:	10 92 ac 04 	sts	0x04AC, r1
     fdc:	10 92 ad 04 	sts	0x04AD, r1
     fe0:	80 91 7e 03 	lds	r24, 0x037E
     fe4:	90 91 7f 03 	lds	r25, 0x037F
     fe8:	a0 91 80 03 	lds	r26, 0x0380
     fec:	b0 91 81 03 	lds	r27, 0x0381
     ff0:	80 93 ae 04 	sts	0x04AE, r24
     ff4:	90 93 af 04 	sts	0x04AF, r25
     ff8:	a0 93 b0 04 	sts	0x04B0, r26
     ffc:	b0 93 b1 04 	sts	0x04B1, r27
    1000:	10 92 b2 04 	sts	0x04B2, r1
    1004:	10 92 b3 04 	sts	0x04B3, r1
    1008:	10 92 b4 04 	sts	0x04B4, r1
    100c:	10 92 b5 04 	sts	0x04B5, r1
    1010:	10 92 b6 04 	sts	0x04B6, r1
    1014:	10 92 b7 04 	sts	0x04B7, r1
    1018:	10 92 b8 04 	sts	0x04B8, r1
    101c:	10 92 b9 04 	sts	0x04B9, r1
    1020:	10 92 ba 04 	sts	0x04BA, r1
    1024:	10 92 bb 04 	sts	0x04BB, r1
    1028:	10 92 bc 04 	sts	0x04BC, r1
    102c:	10 92 bd 04 	sts	0x04BD, r1
    1030:	8b e9       	ldi	r24, 0x9B	; 155
    1032:	94 e0       	ldi	r25, 0x04	; 4
    1034:	0e 94 6c 1e 	call	0x3cd8	; 0x3cd8 <nrk_activate_task>
    INITIALIZE_TASK(3, 3);
    1038:	10 93 4b 05 	sts	0x054B, r17
    103c:	8a e9       	ldi	r24, 0x9A	; 154
    103e:	94 e0       	ldi	r25, 0x04	; 4
    1040:	90 93 46 05 	sts	0x0546, r25
    1044:	80 93 45 05 	sts	0x0545, r24
    1048:	8a e1       	ldi	r24, 0x1A	; 26
    104a:	94 e0       	ldi	r25, 0x04	; 4
    104c:	90 93 48 05 	sts	0x0548, r25
    1050:	80 93 47 05 	sts	0x0547, r24
    1054:	10 93 4d 05 	sts	0x054D, r17
    1058:	85 ef       	ldi	r24, 0xF5	; 245
    105a:	94 e0       	ldi	r25, 0x04	; 4
    105c:	90 93 4a 05 	sts	0x054A, r25
    1060:	80 93 49 05 	sts	0x0549, r24
    1064:	10 93 4e 05 	sts	0x054E, r17
    1068:	10 93 4c 05 	sts	0x054C, r17
    106c:	80 91 e8 01 	lds	r24, 0x01E8
    1070:	90 91 e9 01 	lds	r25, 0x01E9
    1074:	a0 91 ea 01 	lds	r26, 0x01EA
    1078:	b0 91 eb 01 	lds	r27, 0x01EB
    107c:	80 93 4f 05 	sts	0x054F, r24
    1080:	90 93 50 05 	sts	0x0550, r25
    1084:	a0 93 51 05 	sts	0x0551, r26
    1088:	b0 93 52 05 	sts	0x0552, r27
    108c:	10 92 53 05 	sts	0x0553, r1
    1090:	10 92 54 05 	sts	0x0554, r1
    1094:	10 92 55 05 	sts	0x0555, r1
    1098:	10 92 56 05 	sts	0x0556, r1
    109c:	80 91 82 03 	lds	r24, 0x0382
    10a0:	90 91 83 03 	lds	r25, 0x0383
    10a4:	a0 91 84 03 	lds	r26, 0x0384
    10a8:	b0 91 85 03 	lds	r27, 0x0385
    10ac:	80 93 57 05 	sts	0x0557, r24
    10b0:	90 93 58 05 	sts	0x0558, r25
    10b4:	a0 93 59 05 	sts	0x0559, r26
    10b8:	b0 93 5a 05 	sts	0x055A, r27
    10bc:	10 92 5b 05 	sts	0x055B, r1
    10c0:	10 92 5c 05 	sts	0x055C, r1
    10c4:	10 92 5d 05 	sts	0x055D, r1
    10c8:	10 92 5e 05 	sts	0x055E, r1
    10cc:	10 92 5f 05 	sts	0x055F, r1
    10d0:	10 92 60 05 	sts	0x0560, r1
    10d4:	10 92 61 05 	sts	0x0561, r1
    10d8:	10 92 62 05 	sts	0x0562, r1
    10dc:	10 92 63 05 	sts	0x0563, r1
    10e0:	10 92 64 05 	sts	0x0564, r1
    10e4:	10 92 65 05 	sts	0x0565, r1
    10e8:	10 92 66 05 	sts	0x0566, r1
    10ec:	84 e4       	ldi	r24, 0x44	; 68
    10ee:	95 e0       	ldi	r25, 0x05	; 5
    10f0:	0e 94 6c 1e 	call	0x3cd8	; 0x3cd8 <nrk_activate_task>
    	
    //instead of passing the ceiling priority, the task with the shortest period that accesses the semaphore is given
    //in this case, task1 which has a period 350*NANOS_PER_MS
    my_semaphore = nrk_sem_create(1, 2);
    10f4:	81 e0       	ldi	r24, 0x01	; 1
    10f6:	62 e0       	ldi	r22, 0x02	; 2
    10f8:	0e 94 cd 1b 	call	0x379a	; 0x379a <nrk_sem_create>
    10fc:	90 93 19 04 	sts	0x0419, r25
    1100:	80 93 18 04 	sts	0x0418, r24
    if(my_semaphore==NULL) nrk_kprintf( PSTR("Error creating sem\r\n" ));
    1104:	00 97       	sbiw	r24, 0x00	; 0
    1106:	21 f4       	brne	.+8      	; 0x1110 <__stack+0x11>
    1108:	8a e3       	ldi	r24, 0x3A	; 58
    110a:	91 e0       	ldi	r25, 0x01	; 1
    110c:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
    nrk_start();
    1110:	0e 94 60 15 	call	0x2ac0	; 0x2ac0 <nrk_start>

    return 0;
}
    1114:	80 e0       	ldi	r24, 0x00	; 0
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	1f 91       	pop	r17
    111a:	08 95       	ret

0000111c <halRfSetChannel>:
void halRfSetChannel(uint8_t channel)
{
    uint16_t f;

    // Derive frequency programming from the given channel number
    f = (uint16_t) (channel - 11); // Subtract the base channel
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	9c 01       	movw	r18, r24
    1120:	2b 50       	subi	r18, 0x0B	; 11
    1122:	30 40       	sbci	r19, 0x00	; 0
    f = f + (f << 2);    		 // Multiply with 5, which is the channel spacing
    1124:	22 0f       	add	r18, r18
    1126:	33 1f       	adc	r19, r19
    1128:	22 0f       	add	r18, r18
    112a:	33 1f       	adc	r19, r19
    112c:	86 5a       	subi	r24, 0xA6	; 166
    112e:	9e 4b       	sbci	r25, 0xBE	; 190
    f = f + 357 + 0x4000;		 // 357 is 2405-2048, 0x4000 is LOCK_THR = 1
    1130:	82 0f       	add	r24, r18
    1132:	93 1f       	adc	r25, r19

    // Write it to the CC2420
    DISABLE_GLOBAL_INT();
    1134:	f8 94       	cli
    FASTSPI_SETREG(CC2420_FSCTRL, f);
    1136:	c0 98       	cbi	0x18, 0	; 24
    1138:	28 e1       	ldi	r18, 0x18	; 24
    113a:	2f b9       	out	0x0f, r18	; 15
    113c:	77 9b       	sbis	0x0e, 7	; 14
    113e:	fe cf       	rjmp	.-4      	; 0x113c <halRfSetChannel+0x20>
    1140:	9f b9       	out	0x0f, r25	; 15
    1142:	77 9b       	sbis	0x0e, 7	; 14
    1144:	fe cf       	rjmp	.-4      	; 0x1142 <halRfSetChannel+0x26>
    1146:	8f b9       	out	0x0f, r24	; 15
    1148:	77 9b       	sbis	0x0e, 7	; 14
    114a:	fe cf       	rjmp	.-4      	; 0x1148 <halRfSetChannel+0x2c>
    114c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    114e:	78 94       	sei

} // rfSetChannel
    1150:	08 95       	ret

00001152 <halRfWaitForCrystalOscillator>:
    uint8_t spiStatusByte;

    // Poll the SPI status byte until the crystal oscillator is stable
    do
    {
        DISABLE_GLOBAL_INT();
    1152:	f8 94       	cli
        FASTSPI_UPD_STATUS(spiStatusByte);
    1154:	c0 98       	cbi	0x18, 0	; 24
    1156:	1f b8       	out	0x0f, r1	; 15
    1158:	77 9b       	sbis	0x0e, 7	; 14
    115a:	fe cf       	rjmp	.-4      	; 0x1158 <halRfWaitForCrystalOscillator+0x6>
    115c:	8f b1       	in	r24, 0x0f	; 15
    115e:	c0 9a       	sbi	0x18, 0	; 24
        ENABLE_GLOBAL_INT();
    1160:	78 94       	sei
    }
    while (!(spiStatusByte & (BM(CC2420_XOSC16M_STABLE))));
    1162:	86 ff       	sbrs	r24, 6
    1164:	f6 cf       	rjmp	.-20     	; 0x1152 <halRfWaitForCrystalOscillator>

} // halRfWaitForCrystalOscillator
    1166:	08 95       	ret

00001168 <cc259x_rx>:

#define OSC_STARTUP_DELAY	1000

void cc259x_rx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    1168:	80 91 06 02 	lds	r24, 0x0206
    116c:	0e 94 8e 11 	call	0x231c	; 0x231c <nrk_gpio_set>
    nrk_gpio_clr(NRK_DEBUG_0);
    1170:	80 91 05 02 	lds	r24, 0x0205
    1174:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_gpio_clr>
}
    1178:	08 95       	ret

0000117a <cc259x_tx>:


void cc259x_tx()
{
    nrk_gpio_set(NRK_DEBUG_1);
    117a:	80 91 06 02 	lds	r24, 0x0206
    117e:	0e 94 8e 11 	call	0x231c	; 0x231c <nrk_gpio_set>
    nrk_gpio_set(NRK_DEBUG_0);
    1182:	80 91 05 02 	lds	r24, 0x0205
    1186:	0e 94 8e 11 	call	0x231c	; 0x231c <nrk_gpio_set>
}
    118a:	08 95       	ret

0000118c <rf_power_down>:
uint8_t tx_ctr[4];
uint8_t rx_ctr[4];

void rf_power_down()
{
    DISABLE_GLOBAL_INT();
    118c:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCOFF);
    118e:	c0 98       	cbi	0x18, 0	; 24
    1190:	87 e0       	ldi	r24, 0x07	; 7
    1192:	8f b9       	out	0x0f, r24	; 15
    1194:	77 9b       	sbis	0x0e, 7	; 14
    1196:	fe cf       	rjmp	.-4      	; 0x1194 <rf_power_down+0x8>
    1198:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    119a:	c0 98       	cbi	0x18, 0	; 24
    119c:	86 e0       	ldi	r24, 0x06	; 6
    119e:	8f b9       	out	0x0f, r24	; 15
    11a0:	77 9b       	sbis	0x0e, 7	; 14
    11a2:	fe cf       	rjmp	.-4      	; 0x11a0 <rf_power_down+0x14>
    11a4:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    11a6:	78 94       	sei
}
    11a8:	08 95       	ret

000011aa <rf_power_up>:

void rf_power_up()
{

    DISABLE_GLOBAL_INT();
    11aa:	f8 94       	cli
    FASTSPI_STROBE(CC2420_SXOSCON);
    11ac:	c0 98       	cbi	0x18, 0	; 24
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	8f b9       	out	0x0f, r24	; 15
    11b2:	77 9b       	sbis	0x0e, 7	; 14
    11b4:	fe cf       	rjmp	.-4      	; 0x11b2 <rf_power_up+0x8>
    11b6:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
    11b8:	88 ee       	ldi	r24, 0xE8	; 232
    11ba:	93 e0       	ldi	r25, 0x03	; 3
    11bc:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    ENABLE_GLOBAL_INT();
    11c0:	78 94       	sei

}
    11c2:	08 95       	ret

000011c4 <rf_security_last_pkt_status>:

// Returns 1 if the last packet was encrypted, 0 otherwise
uint8_t rf_security_last_pkt_status()
{
    return last_pkt_encrypted;
}
    11c4:	80 91 22 06 	lds	r24, 0x0622
    11c8:	08 95       	ret

000011ca <rf_security_set_ctr_counter>:


void rf_security_set_ctr_counter(uint8_t *counter)
{
    11ca:	fc 01       	movw	r30, r24
    uint8_t n;
// CTR counter value
    FASTSPI_WRITE_RAM(&counter[0],(CC2420RAM_TXNONCE+9),2,n);
    11cc:	c0 98       	cbi	0x18, 0	; 24
    11ce:	89 ec       	ldi	r24, 0xC9	; 201
    11d0:	8f b9       	out	0x0f, r24	; 15
    11d2:	77 9b       	sbis	0x0e, 7	; 14
    11d4:	fe cf       	rjmp	.-4      	; 0x11d2 <rf_security_set_ctr_counter+0x8>
    11d6:	80 e8       	ldi	r24, 0x80	; 128
    11d8:	8f b9       	out	0x0f, r24	; 15
    11da:	77 9b       	sbis	0x0e, 7	; 14
    11dc:	fe cf       	rjmp	.-4      	; 0x11da <rf_security_set_ctr_counter+0x10>
    11de:	82 e0       	ldi	r24, 0x02	; 2
    11e0:	81 50       	subi	r24, 0x01	; 1
    11e2:	df 01       	movw	r26, r30
    11e4:	a8 0f       	add	r26, r24
    11e6:	b1 1d       	adc	r27, r1
    11e8:	9c 91       	ld	r25, X
    11ea:	9f b9       	out	0x0f, r25	; 15
    11ec:	77 9b       	sbis	0x0e, 7	; 14
    11ee:	fe cf       	rjmp	.-4      	; 0x11ec <rf_security_set_ctr_counter+0x22>
    11f0:	88 23       	and	r24, r24
    11f2:	b1 f7       	brne	.-20     	; 0x11e0 <rf_security_set_ctr_counter+0x16>
    11f4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM(&counter[2],(CC2420RAM_TXNONCE+11),2,n);
    11f6:	c0 98       	cbi	0x18, 0	; 24
    11f8:	8b ec       	ldi	r24, 0xCB	; 203
    11fa:	8f b9       	out	0x0f, r24	; 15
    11fc:	77 9b       	sbis	0x0e, 7	; 14
    11fe:	fe cf       	rjmp	.-4      	; 0x11fc <rf_security_set_ctr_counter+0x32>
    1200:	80 e8       	ldi	r24, 0x80	; 128
    1202:	8f b9       	out	0x0f, r24	; 15
    1204:	77 9b       	sbis	0x0e, 7	; 14
    1206:	fe cf       	rjmp	.-4      	; 0x1204 <rf_security_set_ctr_counter+0x3a>
    1208:	82 e0       	ldi	r24, 0x02	; 2
    120a:	81 50       	subi	r24, 0x01	; 1
    120c:	df 01       	movw	r26, r30
    120e:	a8 0f       	add	r26, r24
    1210:	b1 1d       	adc	r27, r1
    1212:	12 96       	adiw	r26, 0x02	; 2
    1214:	9c 91       	ld	r25, X
    1216:	12 97       	sbiw	r26, 0x02	; 2
    1218:	9f b9       	out	0x0f, r25	; 15
    121a:	77 9b       	sbis	0x0e, 7	; 14
    121c:	fe cf       	rjmp	.-4      	; 0x121a <rf_security_set_ctr_counter+0x50>
    121e:	88 23       	and	r24, r24
    1220:	a1 f7       	brne	.-24     	; 0x120a <rf_security_set_ctr_counter+0x40>
    1222:	c0 9a       	sbi	0x18, 0	; 24
    tx_ctr[0]=counter[0];
    1224:	80 81       	ld	r24, Z
    1226:	80 93 23 06 	sts	0x0623, r24
    tx_ctr[1]=counter[1];
    122a:	81 81       	ldd	r24, Z+1	; 0x01
    122c:	80 93 24 06 	sts	0x0624, r24
    tx_ctr[2]=counter[2];
    1230:	82 81       	ldd	r24, Z+2	; 0x02
    1232:	80 93 25 06 	sts	0x0625, r24
    tx_ctr[3]=counter[3];
    1236:	83 81       	ldd	r24, Z+3	; 0x03
    1238:	80 93 26 06 	sts	0x0626, r24
}
    123c:	08 95       	ret

0000123e <rf_security_set_key>:


void rf_security_set_key(uint8_t *key)
{
    123e:	8f 92       	push	r8
    1240:	9f 92       	push	r9
    1242:	af 92       	push	r10
    1244:	bf 92       	push	r11
    1246:	cf 92       	push	r12
    1248:	df 92       	push	r13
    124a:	ef 92       	push	r14
    124c:	ff 92       	push	r15
    124e:	0f 93       	push	r16
    1250:	1f 93       	push	r17
    1252:	df 93       	push	r29
    1254:	cf 93       	push	r28
    1256:	00 d0       	rcall	.+0      	; 0x1258 <rf_security_set_key+0x1a>
    1258:	00 d0       	rcall	.+0      	; 0x125a <rf_security_set_key+0x1c>
    125a:	cd b7       	in	r28, 0x3d	; 61
    125c:	de b7       	in	r29, 0x3e	; 62
    125e:	e8 2e       	mov	r14, r24
    1260:	09 2f       	mov	r16, r25
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    1262:	84 e6       	ldi	r24, 0x64	; 100
    1264:	90 e0       	ldi	r25, 0x00	; 0
    1266:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    126a:	f0 2e       	mov	r15, r16
    126c:	20 e0       	ldi	r18, 0x00	; 0
    126e:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    1270:	8e 01       	movw	r16, r28
    1272:	0f 5f       	subi	r16, 0xFF	; 255
    1274:	1f 4f       	sbci	r17, 0xFF	; 255
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1276:	f3 e0       	ldi	r31, 0x03	; 3
    1278:	cf 2e       	mov	r12, r31
    127a:	d1 2c       	mov	r13, r1
    127c:	cc 0e       	add	r12, r28
    127e:	dd 1e       	adc	r13, r29

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
    1280:	f7 01       	movw	r30, r14
    1282:	91 90       	ld	r9, Z+
    1284:	7f 01       	movw	r14, r30
    1286:	88 24       	eor	r8, r8
    1288:	80 81       	ld	r24, Z
    128a:	90 e0       	ldi	r25, 0x00	; 0
    128c:	88 29       	or	r24, r8
    128e:	99 29       	or	r25, r9
    1290:	9a 83       	std	Y+2, r25	; 0x02
    1292:	89 83       	std	Y+1, r24	; 0x01
        nrk_spin_wait_us(100);
    1294:	84 e6       	ldi	r24, 0x64	; 100
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	2b 83       	std	Y+3, r18	; 0x03
    129a:	3c 83       	std	Y+4, r19	; 0x04
    129c:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    12a0:	c0 98       	cbi	0x18, 0	; 24
    12a2:	2b 81       	ldd	r18, Y+3	; 0x03
    12a4:	3c 81       	ldd	r19, Y+4	; 0x04
    12a6:	82 2f       	mov	r24, r18
    12a8:	80 68       	ori	r24, 0x80	; 128
    12aa:	8f b9       	out	0x0f, r24	; 15
    12ac:	77 9b       	sbis	0x0e, 7	; 14
    12ae:	fe cf       	rjmp	.-4      	; 0x12ac <rf_security_set_key+0x6e>
    12b0:	c9 01       	movw	r24, r18
    12b2:	95 95       	asr	r25
    12b4:	87 95       	ror	r24
    12b6:	80 7c       	andi	r24, 0xC0	; 192
    12b8:	8f b9       	out	0x0f, r24	; 15
    12ba:	77 9b       	sbis	0x0e, 7	; 14
    12bc:	fe cf       	rjmp	.-4      	; 0x12ba <rf_security_set_key+0x7c>
    12be:	58 01       	movw	r10, r16
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    12c0:	f8 01       	movw	r30, r16
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    {
        key_buf=(key[i]<<8)|key[i+1];
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    12c2:	81 91       	ld	r24, Z+
    12c4:	8f b9       	out	0x0f, r24	; 15
    12c6:	77 9b       	sbis	0x0e, 7	; 14
    12c8:	fe cf       	rjmp	.-4      	; 0x12c6 <rf_security_set_key+0x88>
    12ca:	ec 15       	cp	r30, r12
    12cc:	fd 05       	cpc	r31, r13
    12ce:	c9 f7       	brne	.-14     	; 0x12c2 <rf_security_set_key+0x84>
    12d0:	c0 9a       	sbi	0x18, 0	; 24
    12d2:	2e 5f       	subi	r18, 0xFE	; 254
    12d4:	3f 4f       	sbci	r19, 0xFF	; 255
    uint8_t n,i;
    uint16_t key_buf;

// Set AES key
    nrk_spin_wait_us(100);
    for(i=0; i<8; i++ )
    12d6:	f1 e0       	ldi	r31, 0x01	; 1
    12d8:	20 31       	cpi	r18, 0x10	; 16
    12da:	3f 07       	cpc	r19, r31
    12dc:	89 f6       	brne	.-94     	; 0x1280 <rf_security_set_key+0x42>
        nrk_spin_wait_us(100);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    12de:	84 e6       	ldi	r24, 0x64	; 100
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    12e6:	20 e4       	ldi	r18, 0x40	; 64
    12e8:	31 e0       	ldi	r19, 0x01	; 1
    12ea:	80 e1       	ldi	r24, 0x10	; 16
    12ec:	91 e0       	ldi	r25, 0x01	; 1
    for(i=0; i<7; i++ )
    {
        key_buf=0;
    12ee:	1a 82       	std	Y+2, r1	; 0x02
    12f0:	19 82       	std	Y+1, r1	; 0x01
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
    12f2:	c0 98       	cbi	0x18, 0	; 24
    12f4:	42 2f       	mov	r20, r18
    12f6:	40 68       	ori	r20, 0x80	; 128
    12f8:	4f b9       	out	0x0f, r20	; 15
    12fa:	77 9b       	sbis	0x0e, 7	; 14
    12fc:	fe cf       	rjmp	.-4      	; 0x12fa <rf_security_set_key+0xbc>
    12fe:	a9 01       	movw	r20, r18
    1300:	55 95       	asr	r21
    1302:	47 95       	ror	r20
    1304:	40 7c       	andi	r20, 0xC0	; 192
    1306:	4f b9       	out	0x0f, r20	; 15
    1308:	77 9b       	sbis	0x0e, 7	; 14
    130a:	fe cf       	rjmp	.-4      	; 0x1308 <rf_security_set_key+0xca>
    130c:	f8 01       	movw	r30, r16
    130e:	41 91       	ld	r20, Z+
    1310:	4f b9       	out	0x0f, r20	; 15
    1312:	77 9b       	sbis	0x0e, 7	; 14
    1314:	fe cf       	rjmp	.-4      	; 0x1312 <rf_security_set_key+0xd4>
    1316:	ec 15       	cp	r30, r12
    1318:	fd 05       	cpc	r31, r13
    131a:	c9 f7       	brne	.-14     	; 0x130e <rf_security_set_key+0xd0>
    131c:	c0 9a       	sbi	0x18, 0	; 24
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    131e:	c0 98       	cbi	0x18, 0	; 24
    1320:	48 2f       	mov	r20, r24
    1322:	40 68       	ori	r20, 0x80	; 128
    1324:	4f b9       	out	0x0f, r20	; 15
    1326:	77 9b       	sbis	0x0e, 7	; 14
    1328:	fe cf       	rjmp	.-4      	; 0x1326 <rf_security_set_key+0xe8>
    132a:	ac 01       	movw	r20, r24
    132c:	55 95       	asr	r21
    132e:	47 95       	ror	r20
    1330:	40 7c       	andi	r20, 0xC0	; 192
    1332:	4f b9       	out	0x0f, r20	; 15
    1334:	77 9b       	sbis	0x0e, 7	; 14
    1336:	fe cf       	rjmp	.-4      	; 0x1334 <rf_security_set_key+0xf6>
    1338:	f8 01       	movw	r30, r16
    133a:	41 91       	ld	r20, Z+
    133c:	4f b9       	out	0x0f, r20	; 15
    133e:	77 9b       	sbis	0x0e, 7	; 14
    1340:	fe cf       	rjmp	.-4      	; 0x133e <rf_security_set_key+0x100>
    1342:	ec 15       	cp	r30, r12
    1344:	fd 05       	cpc	r31, r13
    1346:	c9 f7       	brne	.-14     	; 0x133a <rf_security_set_key+0xfc>
    1348:	c0 9a       	sbi	0x18, 0	; 24
    134a:	02 96       	adiw	r24, 0x02	; 2
    134c:	2e 5f       	subi	r18, 0xFE	; 254
    134e:	3f 4f       	sbci	r19, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_KEY0+(i*2)),2,n);
    }

// Set AES nonce to all zeros
    nrk_spin_wait_us(100);
    for(i=0; i<7; i++ )
    1350:	41 e0       	ldi	r20, 0x01	; 1
    1352:	8e 31       	cpi	r24, 0x1E	; 30
    1354:	94 07       	cpc	r25, r20
    1356:	59 f6       	brne	.-106    	; 0x12ee <rf_security_set_key+0xb0>
        key_buf=0;
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    1358:	81 e0       	ldi	r24, 0x01	; 1
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	9a 83       	std	Y+2, r25	; 0x02
    135e:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1360:	c0 98       	cbi	0x18, 0	; 24
    1362:	8e ec       	ldi	r24, 0xCE	; 206
    1364:	8f b9       	out	0x0f, r24	; 15
    1366:	77 9b       	sbis	0x0e, 7	; 14
    1368:	fe cf       	rjmp	.-4      	; 0x1366 <rf_security_set_key+0x128>
    136a:	80 e8       	ldi	r24, 0x80	; 128
    136c:	8f b9       	out	0x0f, r24	; 15
    136e:	77 9b       	sbis	0x0e, 7	; 14
    1370:	fe cf       	rjmp	.-4      	; 0x136e <rf_security_set_key+0x130>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    1372:	c8 01       	movw	r24, r16
    1374:	02 96       	adiw	r24, 0x02	; 2
    1376:	f8 01       	movw	r30, r16
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+(i*2)),2,n);
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    1378:	21 91       	ld	r18, Z+
    137a:	2f b9       	out	0x0f, r18	; 15
    137c:	77 9b       	sbis	0x0e, 7	; 14
    137e:	fe cf       	rjmp	.-4      	; 0x137c <rf_security_set_key+0x13e>
    1380:	e8 17       	cp	r30, r24
    1382:	f9 07       	cpc	r31, r25
    1384:	c9 f7       	brne	.-14     	; 0x1378 <rf_security_set_key+0x13a>
    1386:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    1388:	c0 98       	cbi	0x18, 0	; 24
    138a:	8e e9       	ldi	r24, 0x9E	; 158
    138c:	8f b9       	out	0x0f, r24	; 15
    138e:	77 9b       	sbis	0x0e, 7	; 14
    1390:	fe cf       	rjmp	.-4      	; 0x138e <rf_security_set_key+0x150>
    1392:	80 e8       	ldi	r24, 0x80	; 128
    1394:	8f b9       	out	0x0f, r24	; 15
    1396:	77 9b       	sbis	0x0e, 7	; 14
    1398:	fe cf       	rjmp	.-4      	; 0x1396 <rf_security_set_key+0x158>
    tx_ctr[2]=counter[2];
    tx_ctr[3]=counter[3];
}


void rf_security_set_key(uint8_t *key)
    139a:	0e 5f       	subi	r16, 0xFE	; 254
    139c:	1f 4f       	sbci	r17, 0xFF	; 255
        FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+(i*2)),2,n);
    }
    // block counter set 1
    key_buf=1;
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_TXNONCE+14),2,n);
    FASTSPI_WRITE_RAM_LE(&key_buf,(CC2420RAM_RXNONCE+14),2,n);
    139e:	f5 01       	movw	r30, r10
    13a0:	81 91       	ld	r24, Z+
    13a2:	5f 01       	movw	r10, r30
    13a4:	8f b9       	out	0x0f, r24	; 15
    13a6:	77 9b       	sbis	0x0e, 7	; 14
    13a8:	fe cf       	rjmp	.-4      	; 0x13a6 <rf_security_set_key+0x168>
    13aa:	a0 16       	cp	r10, r16
    13ac:	b1 06       	cpc	r11, r17
    13ae:	b9 f7       	brne	.-18     	; 0x139e <rf_security_set_key+0x160>
    13b0:	c0 9a       	sbi	0x18, 0	; 24
}
    13b2:	0f 90       	pop	r0
    13b4:	0f 90       	pop	r0
    13b6:	0f 90       	pop	r0
    13b8:	0f 90       	pop	r0
    13ba:	cf 91       	pop	r28
    13bc:	df 91       	pop	r29
    13be:	1f 91       	pop	r17
    13c0:	0f 91       	pop	r16
    13c2:	ff 90       	pop	r15
    13c4:	ef 90       	pop	r14
    13c6:	df 90       	pop	r13
    13c8:	cf 90       	pop	r12
    13ca:	bf 90       	pop	r11
    13cc:	af 90       	pop	r10
    13ce:	9f 90       	pop	r9
    13d0:	8f 90       	pop	r8
    13d2:	08 95       	ret

000013d4 <rf_security_enable>:

void rf_security_enable(uint8_t *key)
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x0306); // Enable CTR encryption with key 0
    13d4:	c0 98       	cbi	0x18, 0	; 24
    13d6:	89 e1       	ldi	r24, 0x19	; 25
    13d8:	8f b9       	out	0x0f, r24	; 15
    13da:	77 9b       	sbis	0x0e, 7	; 14
    13dc:	fe cf       	rjmp	.-4      	; 0x13da <rf_security_enable+0x6>
    13de:	83 e0       	ldi	r24, 0x03	; 3
    13e0:	8f b9       	out	0x0f, r24	; 15
    13e2:	77 9b       	sbis	0x0e, 7	; 14
    13e4:	fe cf       	rjmp	.-4      	; 0x13e2 <rf_security_enable+0xe>
    13e6:	86 e0       	ldi	r24, 0x06	; 6
    13e8:	8f b9       	out	0x0f, r24	; 15
    13ea:	77 9b       	sbis	0x0e, 7	; 14
    13ec:	fe cf       	rjmp	.-4      	; 0x13ea <rf_security_enable+0x16>
    13ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL1, 0x0e0e); // Encrypt / Decrypt 18 bytes into header
    13f0:	c0 98       	cbi	0x18, 0	; 24
    13f2:	8a e1       	ldi	r24, 0x1A	; 26
    13f4:	8f b9       	out	0x0f, r24	; 15
    13f6:	77 9b       	sbis	0x0e, 7	; 14
    13f8:	fe cf       	rjmp	.-4      	; 0x13f6 <rf_security_enable+0x22>
    13fa:	8e e0       	ldi	r24, 0x0E	; 14
    13fc:	8f b9       	out	0x0f, r24	; 15
    13fe:	77 9b       	sbis	0x0e, 7	; 14
    1400:	fe cf       	rjmp	.-4      	; 0x13fe <rf_security_enable+0x2a>
    1402:	8e e0       	ldi	r24, 0x0E	; 14
    1404:	8f b9       	out	0x0f, r24	; 15
    1406:	77 9b       	sbis	0x0e, 7	; 14
    1408:	fe cf       	rjmp	.-4      	; 0x1406 <rf_security_enable+0x32>
    140a:	c0 9a       	sbi	0x18, 0	; 24

    security_enable=1;
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	80 93 13 06 	sts	0x0613, r24
}
    1412:	08 95       	ret

00001414 <rf_security_disable>:



void rf_security_disable()
{
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security enable"
    1414:	c0 98       	cbi	0x18, 0	; 24
    1416:	89 e1       	ldi	r24, 0x19	; 25
    1418:	8f b9       	out	0x0f, r24	; 15
    141a:	77 9b       	sbis	0x0e, 7	; 14
    141c:	fe cf       	rjmp	.-4      	; 0x141a <rf_security_disable+0x6>
    141e:	81 e0       	ldi	r24, 0x01	; 1
    1420:	8f b9       	out	0x0f, r24	; 15
    1422:	77 9b       	sbis	0x0e, 7	; 14
    1424:	fe cf       	rjmp	.-4      	; 0x1422 <rf_security_disable+0xe>
    1426:	84 ec       	ldi	r24, 0xC4	; 196
    1428:	8f b9       	out	0x0f, r24	; 15
    142a:	77 9b       	sbis	0x0e, 7	; 14
    142c:	fe cf       	rjmp	.-4      	; 0x142a <rf_security_disable+0x16>
    142e:	c0 9a       	sbi	0x18, 0	; 24
    security_enable=0;
    1430:	10 92 13 06 	sts	0x0613, r1
}
    1434:	08 95       	ret

00001436 <rf_get_sem>:
volatile uint8_t rx_ready;
//-------------------------------------------------------------------------------------------------------
nrk_sem_t* rf_get_sem()
{
    return radio_sem;
}
    1436:	80 91 11 06 	lds	r24, 0x0611
    143a:	90 91 12 06 	lds	r25, 0x0612
    143e:	08 95       	ret

00001440 <rf_tx_power>:
    //tmp=0x5070;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    tmp=0xA0E0;
    tmp=tmp | (pwr&0x1F);
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	8f 71       	andi	r24, 0x1F	; 31
    1444:	90 70       	andi	r25, 0x00	; 0
    1446:	80 6e       	ori	r24, 0xE0	; 224
    1448:	90 6a       	ori	r25, 0xA0	; 160
    FASTSPI_SETREG(CC2420_TXCTRL, tmp);   // Set the FIFOP threshold to maximum
    144a:	c0 98       	cbi	0x18, 0	; 24
    144c:	25 e1       	ldi	r18, 0x15	; 21
    144e:	2f b9       	out	0x0f, r18	; 15
    1450:	77 9b       	sbis	0x0e, 7	; 14
    1452:	fe cf       	rjmp	.-4      	; 0x1450 <rf_tx_power+0x10>
    1454:	9f b9       	out	0x0f, r25	; 15
    1456:	77 9b       	sbis	0x0e, 7	; 14
    1458:	fe cf       	rjmp	.-4      	; 0x1456 <rf_tx_power+0x16>
    145a:	8f b9       	out	0x0f, r24	; 15
    145c:	77 9b       	sbis	0x0e, 7	; 14
    145e:	fe cf       	rjmp	.-4      	; 0x145c <rf_tx_power+0x1c>
    1460:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1462:	08 95       	ret

00001464 <rf_set_channel>:
void rf_set_channel( uint8_t channel )
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    halRfSetChannel(channel);
    1464:	0e 94 8e 08 	call	0x111c	; 0x111c <halRfSetChannel>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    1468:	08 95       	ret

0000146a <rf_addr_decode_enable>:


void rf_addr_decode_enable()
{
    mdmctrl0 |= 0x0800;
    146a:	80 91 14 06 	lds	r24, 0x0614
    146e:	90 91 15 06 	lds	r25, 0x0615
    1472:	98 60       	ori	r25, 0x08	; 8
    1474:	90 93 15 06 	sts	0x0615, r25
    1478:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    147c:	c0 98       	cbi	0x18, 0	; 24
    147e:	81 e1       	ldi	r24, 0x11	; 17
    1480:	8f b9       	out	0x0f, r24	; 15
    1482:	77 9b       	sbis	0x0e, 7	; 14
    1484:	fe cf       	rjmp	.-4      	; 0x1482 <rf_addr_decode_enable+0x18>
    1486:	80 91 15 06 	lds	r24, 0x0615
    148a:	8f b9       	out	0x0f, r24	; 15
    148c:	77 9b       	sbis	0x0e, 7	; 14
    148e:	fe cf       	rjmp	.-4      	; 0x148c <rf_addr_decode_enable+0x22>
    1490:	80 91 14 06 	lds	r24, 0x0614
    1494:	8f b9       	out	0x0f, r24	; 15
    1496:	77 9b       	sbis	0x0e, 7	; 14
    1498:	fe cf       	rjmp	.-4      	; 0x1496 <rf_addr_decode_enable+0x2c>
    149a:	c0 9a       	sbi	0x18, 0	; 24
}
    149c:	08 95       	ret

0000149e <rf_addr_decode_disable>:

void rf_addr_decode_disable()
{
    mdmctrl0 &= (~0x0800);
    149e:	80 91 14 06 	lds	r24, 0x0614
    14a2:	90 91 15 06 	lds	r25, 0x0615
    14a6:	97 7f       	andi	r25, 0xF7	; 247
    14a8:	90 93 15 06 	sts	0x0615, r25
    14ac:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14b0:	c0 98       	cbi	0x18, 0	; 24
    14b2:	81 e1       	ldi	r24, 0x11	; 17
    14b4:	8f b9       	out	0x0f, r24	; 15
    14b6:	77 9b       	sbis	0x0e, 7	; 14
    14b8:	fe cf       	rjmp	.-4      	; 0x14b6 <rf_addr_decode_disable+0x18>
    14ba:	80 91 15 06 	lds	r24, 0x0615
    14be:	8f b9       	out	0x0f, r24	; 15
    14c0:	77 9b       	sbis	0x0e, 7	; 14
    14c2:	fe cf       	rjmp	.-4      	; 0x14c0 <rf_addr_decode_disable+0x22>
    14c4:	80 91 14 06 	lds	r24, 0x0614
    14c8:	8f b9       	out	0x0f, r24	; 15
    14ca:	77 9b       	sbis	0x0e, 7	; 14
    14cc:	fe cf       	rjmp	.-4      	; 0x14ca <rf_addr_decode_disable+0x2c>
    14ce:	c0 9a       	sbi	0x18, 0	; 24
}
    14d0:	08 95       	ret

000014d2 <rf_auto_ack_enable>:


void rf_auto_ack_enable()
{
    auto_ack_enable=1;
    14d2:	81 e0       	ldi	r24, 0x01	; 1
    14d4:	80 93 21 06 	sts	0x0621, r24
    mdmctrl0 |= 0x0010;
    14d8:	80 91 14 06 	lds	r24, 0x0614
    14dc:	90 91 15 06 	lds	r25, 0x0615
    14e0:	80 61       	ori	r24, 0x10	; 16
    14e2:	90 93 15 06 	sts	0x0615, r25
    14e6:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    14ea:	c0 98       	cbi	0x18, 0	; 24
    14ec:	81 e1       	ldi	r24, 0x11	; 17
    14ee:	8f b9       	out	0x0f, r24	; 15
    14f0:	77 9b       	sbis	0x0e, 7	; 14
    14f2:	fe cf       	rjmp	.-4      	; 0x14f0 <rf_auto_ack_enable+0x1e>
    14f4:	80 91 15 06 	lds	r24, 0x0615
    14f8:	8f b9       	out	0x0f, r24	; 15
    14fa:	77 9b       	sbis	0x0e, 7	; 14
    14fc:	fe cf       	rjmp	.-4      	; 0x14fa <rf_auto_ack_enable+0x28>
    14fe:	80 91 14 06 	lds	r24, 0x0614
    1502:	8f b9       	out	0x0f, r24	; 15
    1504:	77 9b       	sbis	0x0e, 7	; 14
    1506:	fe cf       	rjmp	.-4      	; 0x1504 <rf_auto_ack_enable+0x32>
    1508:	c0 9a       	sbi	0x18, 0	; 24
}
    150a:	08 95       	ret

0000150c <rf_auto_ack_disable>:

void rf_auto_ack_disable()
{
    auto_ack_enable=0;
    150c:	10 92 21 06 	sts	0x0621, r1
    mdmctrl0 &= (~0x0010);
    1510:	80 91 14 06 	lds	r24, 0x0614
    1514:	90 91 15 06 	lds	r25, 0x0615
    1518:	8f 7e       	andi	r24, 0xEF	; 239
    151a:	90 93 15 06 	sts	0x0615, r25
    151e:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    1522:	c0 98       	cbi	0x18, 0	; 24
    1524:	81 e1       	ldi	r24, 0x11	; 17
    1526:	8f b9       	out	0x0f, r24	; 15
    1528:	77 9b       	sbis	0x0e, 7	; 14
    152a:	fe cf       	rjmp	.-4      	; 0x1528 <rf_auto_ack_disable+0x1c>
    152c:	80 91 15 06 	lds	r24, 0x0615
    1530:	8f b9       	out	0x0f, r24	; 15
    1532:	77 9b       	sbis	0x0e, 7	; 14
    1534:	fe cf       	rjmp	.-4      	; 0x1532 <rf_auto_ack_disable+0x26>
    1536:	80 91 14 06 	lds	r24, 0x0614
    153a:	8f b9       	out	0x0f, r24	; 15
    153c:	77 9b       	sbis	0x0e, 7	; 14
    153e:	fe cf       	rjmp	.-4      	; 0x153c <rf_auto_ack_disable+0x30>
    1540:	c0 9a       	sbi	0x18, 0	; 24
}
    1542:	08 95       	ret

00001544 <rf_addr_decode_set_my_mac>:


void rf_addr_decode_set_my_mac(uint16_t my_mac)
{
    1544:	df 93       	push	r29
    1546:	cf 93       	push	r28
    1548:	00 d0       	rcall	.+0      	; 0x154a <rf_addr_decode_set_my_mac+0x6>
    154a:	cd b7       	in	r28, 0x3d	; 61
    154c:	de b7       	in	r29, 0x3e	; 62
    154e:	9a 83       	std	Y+2, r25	; 0x02
    1550:	89 83       	std	Y+1, r24	; 0x01
    uint8_t n;
    rfSettings.myAddr = my_mac;
    1552:	90 93 1d 06 	sts	0x061D, r25
    1556:	80 93 1c 06 	sts	0x061C, r24
    nrk_spin_wait_us(500);
    155a:	84 ef       	ldi	r24, 0xF4	; 244
    155c:	91 e0       	ldi	r25, 0x01	; 1
    155e:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    1562:	c0 98       	cbi	0x18, 0	; 24
    1564:	8a ee       	ldi	r24, 0xEA	; 234
    1566:	8f b9       	out	0x0f, r24	; 15
    1568:	77 9b       	sbis	0x0e, 7	; 14
    156a:	fe cf       	rjmp	.-4      	; 0x1568 <rf_addr_decode_set_my_mac+0x24>
    156c:	80 e8       	ldi	r24, 0x80	; 128
    156e:	8f b9       	out	0x0f, r24	; 15
    1570:	77 9b       	sbis	0x0e, 7	; 14
    1572:	fe cf       	rjmp	.-4      	; 0x1570 <rf_addr_decode_set_my_mac+0x2c>
    1574:	fe 01       	movw	r30, r28
    1576:	31 96       	adiw	r30, 0x01	; 1
    mdmctrl0 &= (~0x0010);
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
}


void rf_addr_decode_set_my_mac(uint16_t my_mac)
    1578:	ce 01       	movw	r24, r28
    157a:	03 96       	adiw	r24, 0x03	; 3
{
    uint8_t n;
    rfSettings.myAddr = my_mac;
    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&my_mac, CC2420RAM_SHORTADDR, 2, n);
    157c:	21 91       	ld	r18, Z+
    157e:	2f b9       	out	0x0f, r18	; 15
    1580:	77 9b       	sbis	0x0e, 7	; 14
    1582:	fe cf       	rjmp	.-4      	; 0x1580 <rf_addr_decode_set_my_mac+0x3c>
    1584:	e8 17       	cp	r30, r24
    1586:	f9 07       	cpc	r31, r25
    1588:	c9 f7       	brne	.-14     	; 0x157c <rf_addr_decode_set_my_mac+0x38>
    158a:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    158c:	84 ef       	ldi	r24, 0xF4	; 244
    158e:	91 e0       	ldi	r25, 0x01	; 1
    1590:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
}
    1594:	0f 90       	pop	r0
    1596:	0f 90       	pop	r0
    1598:	cf 91       	pop	r28
    159a:	df 91       	pop	r29
    159c:	08 95       	ret

0000159e <rf_set_rx>:



void rf_set_rx(RF_RX_INFO *pRRI, uint8_t channel )
{
    159e:	cf 93       	push	r28
    15a0:	df 93       	push	r29
    15a2:	ec 01       	movw	r28, r24
    15a4:	86 2f       	mov	r24, r22

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15a6:	c0 98       	cbi	0x18, 0	; 24
    15a8:	98 e0       	ldi	r25, 0x08	; 8
    15aa:	9f b9       	out	0x0f, r25	; 15
    15ac:	77 9b       	sbis	0x0e, 7	; 14
    15ae:	fe cf       	rjmp	.-4      	; 0x15ac <rf_set_rx+0xe>
    15b0:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    15b2:	c0 98       	cbi	0x18, 0	; 24
    15b4:	98 e0       	ldi	r25, 0x08	; 8
    15b6:	9f b9       	out	0x0f, r25	; 15
    15b8:	77 9b       	sbis	0x0e, 7	; 14
    15ba:	fe cf       	rjmp	.-4      	; 0x15b8 <rf_set_rx+0x1a>
    15bc:	c0 9a       	sbi	0x18, 0	; 24
    halRfSetChannel(channel);
    15be:	0e 94 8e 08 	call	0x111c	; 0x111c <halRfSetChannel>
    rfSettings.pRxInfo = pRRI;
    15c2:	d0 93 17 06 	sts	0x0617, r29
    15c6:	c0 93 16 06 	sts	0x0616, r28

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    15ca:	df 91       	pop	r29
    15cc:	cf 91       	pop	r28
    15ce:	08 95       	ret

000015d0 <rf_init>:
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
{
    15d0:	df 92       	push	r13
    15d2:	ef 92       	push	r14
    15d4:	ff 92       	push	r15
    15d6:	0f 93       	push	r16
    15d8:	1f 93       	push	r17
    15da:	df 93       	push	r29
    15dc:	cf 93       	push	r28
    15de:	00 d0       	rcall	.+0      	; 0x15e0 <rf_init+0x10>
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
    15e4:	8c 01       	movw	r16, r24
    15e6:	d6 2e       	mov	r13, r22
    15e8:	5a 83       	std	Y+2, r21	; 0x02
    15ea:	49 83       	std	Y+1, r20	; 0x01
    15ec:	79 01       	movw	r14, r18
        nrk_kprintf (PSTR ("CC2420 ERROR:  Access to semaphore failed\r\n"));
    }
#endif

    // Make sure that the voltage regulator is on, and that the reset pin is inactive
    SET_VREG_ACTIVE();
    15ee:	dd 9a       	sbi	0x1b, 5	; 27
    halWait(1000);
    15f0:	88 ee       	ldi	r24, 0xE8	; 232
    15f2:	93 e0       	ldi	r25, 0x03	; 3
    15f4:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>
    SET_RESET_ACTIVE();
    15f8:	de 98       	cbi	0x1b, 6	; 27
    halWait(1);
    15fa:	81 e0       	ldi	r24, 0x01	; 1
    15fc:	90 e0       	ldi	r25, 0x00	; 0
    15fe:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>
    SET_RESET_INACTIVE();
    1602:	de 9a       	sbi	0x1b, 6	; 27
    halWait(100);
    1604:	84 e6       	ldi	r24, 0x64	; 100
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>
    // Initialize the FIFOP external interrupt
    //FIFOP_INT_INIT();
    //ENABLE_FIFOP_INT();

    // Turn off all interrupts while we're accessing the CC2420 registers
    DISABLE_GLOBAL_INT();
    160c:	f8 94       	cli

    FASTSPI_STROBE(CC2420_SXOSCON);
    160e:	c0 98       	cbi	0x18, 0	; 24
    1610:	81 e0       	ldi	r24, 0x01	; 1
    1612:	8f b9       	out	0x0f, r24	; 15
    1614:	77 9b       	sbis	0x0e, 7	; 14
    1616:	fe cf       	rjmp	.-4      	; 0x1614 <rf_init+0x44>
    1618:	c0 9a       	sbi	0x18, 0	; 24
    mdmctrl0=0x02E2;
    161a:	82 ee       	ldi	r24, 0xE2	; 226
    161c:	92 e0       	ldi	r25, 0x02	; 2
    161e:	90 93 15 06 	sts	0x0615, r25
    1622:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);  // Std Preamble, CRC, no auto ack, no hw addr decoding
    1626:	c0 98       	cbi	0x18, 0	; 24
    1628:	81 e1       	ldi	r24, 0x11	; 17
    162a:	8f b9       	out	0x0f, r24	; 15
    162c:	77 9b       	sbis	0x0e, 7	; 14
    162e:	fe cf       	rjmp	.-4      	; 0x162c <rf_init+0x5c>
    1630:	80 91 15 06 	lds	r24, 0x0615
    1634:	8f b9       	out	0x0f, r24	; 15
    1636:	77 9b       	sbis	0x0e, 7	; 14
    1638:	fe cf       	rjmp	.-4      	; 0x1636 <rf_init+0x66>
    163a:	80 91 14 06 	lds	r24, 0x0614
    163e:	8f b9       	out	0x0f, r24	; 15
    1640:	77 9b       	sbis	0x0e, 7	; 14
    1642:	fe cf       	rjmp	.-4      	; 0x1640 <rf_init+0x70>
    1644:	c0 9a       	sbi	0x18, 0	; 24
    //FASTSPI_SETREG(CC2420_MDMCTRL0, 0x0AF2);  // Turn on automatic packet acknowledgment
    // Turn on hw addre decoding
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // Set the correlation threshold = 20
    1646:	c0 98       	cbi	0x18, 0	; 24
    1648:	82 e1       	ldi	r24, 0x12	; 18
    164a:	8f b9       	out	0x0f, r24	; 15
    164c:	77 9b       	sbis	0x0e, 7	; 14
    164e:	fe cf       	rjmp	.-4      	; 0x164c <rf_init+0x7c>
    1650:	85 e0       	ldi	r24, 0x05	; 5
    1652:	8f b9       	out	0x0f, r24	; 15
    1654:	77 9b       	sbis	0x0e, 7	; 14
    1656:	fe cf       	rjmp	.-4      	; 0x1654 <rf_init+0x84>
    1658:	1f b8       	out	0x0f, r1	; 15
    165a:	77 9b       	sbis	0x0e, 7	; 14
    165c:	fe cf       	rjmp	.-4      	; 0x165a <rf_init+0x8a>
    165e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_IOCFG0, 0x007F);   // Set the FIFOP threshold to maximum
    1660:	c0 98       	cbi	0x18, 0	; 24
    1662:	8c e1       	ldi	r24, 0x1C	; 28
    1664:	8f b9       	out	0x0f, r24	; 15
    1666:	77 9b       	sbis	0x0e, 7	; 14
    1668:	fe cf       	rjmp	.-4      	; 0x1666 <rf_init+0x96>
    166a:	1f b8       	out	0x0f, r1	; 15
    166c:	77 9b       	sbis	0x0e, 7	; 14
    166e:	fe cf       	rjmp	.-4      	; 0x166c <rf_init+0x9c>
    1670:	8f e7       	ldi	r24, 0x7F	; 127
    1672:	8f b9       	out	0x0f, r24	; 15
    1674:	77 9b       	sbis	0x0e, 7	; 14
    1676:	fe cf       	rjmp	.-4      	; 0x1674 <rf_init+0xa4>
    1678:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_SECCTRL0, 0x01C4); // Turn off "Security"
    167a:	c0 98       	cbi	0x18, 0	; 24
    167c:	89 e1       	ldi	r24, 0x19	; 25
    167e:	8f b9       	out	0x0f, r24	; 15
    1680:	77 9b       	sbis	0x0e, 7	; 14
    1682:	fe cf       	rjmp	.-4      	; 0x1680 <rf_init+0xb0>
    1684:	81 e0       	ldi	r24, 0x01	; 1
    1686:	8f b9       	out	0x0f, r24	; 15
    1688:	77 9b       	sbis	0x0e, 7	; 14
    168a:	fe cf       	rjmp	.-4      	; 0x1688 <rf_init+0xb8>
    168c:	84 ec       	ldi	r24, 0xC4	; 196
    168e:	8f b9       	out	0x0f, r24	; 15
    1690:	77 9b       	sbis	0x0e, 7	; 14
    1692:	fe cf       	rjmp	.-4      	; 0x1690 <rf_init+0xc0>
    1694:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_RXCTRL1, 0x1A56); // All default except
    1696:	c0 98       	cbi	0x18, 0	; 24
    1698:	87 e1       	ldi	r24, 0x17	; 23
    169a:	8f b9       	out	0x0f, r24	; 15
    169c:	77 9b       	sbis	0x0e, 7	; 14
    169e:	fe cf       	rjmp	.-4      	; 0x169c <rf_init+0xcc>
    16a0:	8a e1       	ldi	r24, 0x1A	; 26
    16a2:	8f b9       	out	0x0f, r24	; 15
    16a4:	77 9b       	sbis	0x0e, 7	; 14
    16a6:	fe cf       	rjmp	.-4      	; 0x16a4 <rf_init+0xd4>
    16a8:	86 e5       	ldi	r24, 0x56	; 86
    16aa:	8f b9       	out	0x0f, r24	; 15
    16ac:	77 9b       	sbis	0x0e, 7	; 14
    16ae:	fe cf       	rjmp	.-4      	; 0x16ac <rf_init+0xdc>
    16b0:	c0 9a       	sbi	0x18, 0	; 24
        nrk_spin_wait_us(500);

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    16b2:	84 ef       	ldi	r24, 0xF4	; 244
    16b4:	91 e0       	ldi	r25, 0x01	; 1
    16b6:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    16ba:	c0 98       	cbi	0x18, 0	; 24
    16bc:	88 ee       	ldi	r24, 0xE8	; 232
    16be:	8f b9       	out	0x0f, r24	; 15
    16c0:	77 9b       	sbis	0x0e, 7	; 14
    16c2:	fe cf       	rjmp	.-4      	; 0x16c0 <rf_init+0xf0>
    16c4:	80 e8       	ldi	r24, 0x80	; 128
    16c6:	8f b9       	out	0x0f, r24	; 15
    16c8:	77 9b       	sbis	0x0e, 7	; 14
    16ca:	fe cf       	rjmp	.-4      	; 0x16c8 <rf_init+0xf8>
    16cc:	fe 01       	movw	r30, r28
    16ce:	31 96       	adiw	r30, 0x01	; 1
//      WORD myAddr
//          The 16-bit short address which is used by this node. Must together with the PAN ID form a
//			unique 32-bit identifier to avoid addressing conflicts. Normally, in a 802.15.4 network, the
//			short address will be given to associated nodes by the PAN coordinator.
//-------------------------------------------------------------------------------------------------------
void rf_init(RF_RX_INFO *pRRI, uint8_t channel, uint16_t panId, uint16_t myAddr)
    16d0:	ce 01       	movw	r24, r28
    16d2:	03 96       	adiw	r24, 0x03	; 3

       printf( "myAddr=%d\r\n",myAddr );
    */

    nrk_spin_wait_us(500);
    FASTSPI_WRITE_RAM_LE(&panId, CC2420RAM_PANID, 2, n);
    16d4:	21 91       	ld	r18, Z+
    16d6:	2f b9       	out	0x0f, r18	; 15
    16d8:	77 9b       	sbis	0x0e, 7	; 14
    16da:	fe cf       	rjmp	.-4      	; 0x16d8 <rf_init+0x108>
    16dc:	e8 17       	cp	r30, r24
    16de:	f9 07       	cpc	r31, r25
    16e0:	c9 f7       	brne	.-14     	; 0x16d4 <rf_init+0x104>
    16e2:	c0 9a       	sbi	0x18, 0	; 24
    nrk_spin_wait_us(500);
    16e4:	84 ef       	ldi	r24, 0xF4	; 244
    16e6:	91 e0       	ldi	r25, 0x01	; 1
    16e8:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>

    ENABLE_GLOBAL_INT();
    16ec:	78 94       	sei

    // Set the RF channel
    halRfSetChannel(channel);
    16ee:	8d 2d       	mov	r24, r13
    16f0:	0e 94 8e 08 	call	0x111c	; 0x111c <halRfSetChannel>

    // Turn interrupts back on
    ENABLE_GLOBAL_INT();
    16f4:	78 94       	sei

    // Set the protocol configuration
    rfSettings.pRxInfo = pRRI;
    16f6:	10 93 17 06 	sts	0x0617, r17
    16fa:	00 93 16 06 	sts	0x0616, r16
    rfSettings.panId = panId;
    16fe:	89 81       	ldd	r24, Y+1	; 0x01
    1700:	9a 81       	ldd	r25, Y+2	; 0x02
    1702:	90 93 1b 06 	sts	0x061B, r25
    1706:	80 93 1a 06 	sts	0x061A, r24
    rfSettings.myAddr = myAddr;
    170a:	f0 92 1d 06 	sts	0x061D, r15
    170e:	e0 92 1c 06 	sts	0x061C, r14
    rfSettings.txSeqNumber = 0;
    1712:	10 92 18 06 	sts	0x0618, r1
    rfSettings.receiveOn = FALSE;
    1716:	10 92 1e 06 	sts	0x061E, r1

    // Wait for the crystal oscillator to become stable
    halRfWaitForCrystalOscillator();
    171a:	0e 94 a9 08 	call	0x1152	; 0x1152 <halRfWaitForCrystalOscillator>
        nrk_kprintf (PSTR ("CC2420 ERROR:  Release of semaphore failed\r\n"));
        _nrk_errno_set (2);
    }
#endif

    auto_ack_enable=0;
    171e:	10 92 21 06 	sts	0x0621, r1
    security_enable=0;
    1722:	10 92 13 06 	sts	0x0613, r1
    last_pkt_encrypted=0;
    1726:	10 92 22 06 	sts	0x0622, r1
} // rf_init()
    172a:	0f 90       	pop	r0
    172c:	0f 90       	pop	r0
    172e:	cf 91       	pop	r28
    1730:	df 91       	pop	r29
    1732:	1f 91       	pop	r17
    1734:	0f 91       	pop	r16
    1736:	ff 90       	pop	r15
    1738:	ef 90       	pop	r14
    173a:	df 90       	pop	r13
    173c:	08 95       	ret

0000173e <rf_rx_on>:
void rf_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    173e:	81 e0       	ldi	r24, 0x01	; 1
    1740:	80 93 1e 06 	sts	0x061E, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1744:	c0 98       	cbi	0x18, 0	; 24
    1746:	83 e0       	ldi	r24, 0x03	; 3
    1748:	8f b9       	out	0x0f, r24	; 15
    174a:	77 9b       	sbis	0x0e, 7	; 14
    174c:	fe cf       	rjmp	.-4      	; 0x174a <rf_rx_on+0xc>
    174e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1750:	c0 98       	cbi	0x18, 0	; 24
    1752:	88 e0       	ldi	r24, 0x08	; 8
    1754:	8f b9       	out	0x0f, r24	; 15
    1756:	77 9b       	sbis	0x0e, 7	; 14
    1758:	fe cf       	rjmp	.-4      	; 0x1756 <rf_rx_on+0x18>
    175a:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    175c:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	ENABLE_FIFOP_INT();
} // rf_rx_on()
    1760:	08 95       	ret

00001762 <rf_polling_rx_on>:
void rf_polling_rx_on(void)
{
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    rfSettings.receiveOn = TRUE;
    1762:	81 e0       	ldi	r24, 0x01	; 1
    1764:	80 93 1e 06 	sts	0x061E, r24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SRXON);
    1768:	c0 98       	cbi	0x18, 0	; 24
    176a:	83 e0       	ldi	r24, 0x03	; 3
    176c:	8f b9       	out	0x0f, r24	; 15
    176e:	77 9b       	sbis	0x0e, 7	; 14
    1770:	fe cf       	rjmp	.-4      	; 0x176e <rf_polling_rx_on+0xc>
    1772:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1774:	c0 98       	cbi	0x18, 0	; 24
    1776:	88 e0       	ldi	r24, 0x08	; 8
    1778:	8f b9       	out	0x0f, r24	; 15
    177a:	77 9b       	sbis	0x0e, 7	; 14
    177c:	fe cf       	rjmp	.-4      	; 0x177a <rf_polling_rx_on+0x18>
    177e:	c0 9a       	sbi	0x18, 0	; 24
    rx_ready=0;
    1780:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
} // rf_rx_on()
    1784:	08 95       	ret

00001786 <rf_rx_off>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    // XXX
    //SET_VREG_INACTIVE();
    rfSettings.receiveOn = FALSE;
    1786:	10 92 1e 06 	sts	0x061E, r1
    FASTSPI_STROBE(CC2420_SRFOFF);
    178a:	c0 98       	cbi	0x18, 0	; 24
    178c:	86 e0       	ldi	r24, 0x06	; 6
    178e:	8f b9       	out	0x0f, r24	; 15
    1790:	77 9b       	sbis	0x0e, 7	; 14
    1792:	fe cf       	rjmp	.-4      	; 0x1790 <rf_rx_off+0xa>
    1794:	c0 9a       	sbi	0x18, 0	; 24
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    rx_ready=0;
    1796:	10 92 27 06 	sts	0x0627, r1
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    //	DISABLE_FIFOP_INT();
} // rf_rx_off()
    179a:	08 95       	ret

0000179c <rf_tx_tdma_packet>:
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
{
    179c:	bf 92       	push	r11
    179e:	cf 92       	push	r12
    17a0:	df 92       	push	r13
    17a2:	ef 92       	push	r14
    17a4:	ff 92       	push	r15
    17a6:	0f 93       	push	r16
    17a8:	1f 93       	push	r17
    17aa:	df 93       	push	r29
    17ac:	cf 93       	push	r28
    17ae:	00 d0       	rcall	.+0      	; 0x17b0 <rf_tx_tdma_packet+0x14>
    17b0:	0f 92       	push	r0
    17b2:	cd b7       	in	r28, 0x3d	; 61
    17b4:	de b7       	in	r29, 0x3e	; 62
    17b6:	8c 01       	movw	r16, r24
    17b8:	6b 01       	movw	r12, r22
    17ba:	7a 01       	movw	r14, r20
    uint8_t timestamp;

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend (radio_sem);
#endif
    timestamp=_nrk_os_timer_get();
    17bc:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    // XXX 2 below are hacks...
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17c0:	c0 98       	cbi	0x18, 0	; 24
    17c2:	88 e0       	ldi	r24, 0x08	; 8
    17c4:	8f b9       	out	0x0f, r24	; 15
    17c6:	77 9b       	sbis	0x0e, 7	; 14
    17c8:	fe cf       	rjmp	.-4      	; 0x17c6 <rf_tx_tdma_packet+0x2a>
    17ca:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    17cc:	c0 98       	cbi	0x18, 0	; 24
    17ce:	88 e0       	ldi	r24, 0x08	; 8
    17d0:	8f b9       	out	0x0f, r24	; 15
    17d2:	77 9b       	sbis	0x0e, 7	; 14
    17d4:	fe cf       	rjmp	.-4      	; 0x17d2 <rf_tx_tdma_packet+0x36>
    17d6:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    17d8:	0e 99       	sbic	0x01, 6	; 1
    17da:	fe cf       	rjmp	.-4      	; 0x17d8 <rf_tx_tdma_packet+0x3c>
    17dc:	84 99       	sbic	0x10, 4	; 16
    17de:	fc cf       	rjmp	.-8      	; 0x17d8 <rf_tx_tdma_packet+0x3c>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    17e0:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17e2:	c0 98       	cbi	0x18, 0	; 24
    17e4:	89 e0       	ldi	r24, 0x09	; 9
    17e6:	8f b9       	out	0x0f, r24	; 15
    17e8:	77 9b       	sbis	0x0e, 7	; 14
    17ea:	fe cf       	rjmp	.-4      	; 0x17e8 <rf_tx_tdma_packet+0x4c>
    17ec:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    17ee:	c0 98       	cbi	0x18, 0	; 24
    17f0:	89 e0       	ldi	r24, 0x09	; 9
    17f2:	8f b9       	out	0x0f, r24	; 15
    17f4:	77 9b       	sbis	0x0e, 7	; 14
    17f6:	fe cf       	rjmp	.-4      	; 0x17f4 <rf_tx_tdma_packet+0x58>
    17f8:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    17fa:	d8 01       	movw	r26, r16
    17fc:	12 96       	adiw	r26, 0x02	; 2
    17fe:	5c 91       	ld	r21, X
    1800:	12 97       	sbiw	r26, 0x02	; 2
    1802:	25 2f       	mov	r18, r21
    1804:	33 27       	eor	r19, r19
    1806:	27 fd       	sbrc	r18, 7
    1808:	30 95       	com	r19
    DISABLE_GLOBAL_INT();
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    180a:	bb 24       	eor	r11, r11
    for(i=0; i<pRTI->length; i++ )
    180c:	40 e0       	ldi	r20, 0x00	; 0
    180e:	0a c0       	rjmp	.+20     	; 0x1824 <rf_tx_tdma_packet+0x88>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1810:	d8 01       	movw	r26, r16
    1812:	13 96       	adiw	r26, 0x03	; 3
    1814:	ed 91       	ld	r30, X+
    1816:	fc 91       	ld	r31, X
    1818:	14 97       	sbiw	r26, 0x04	; 4
    181a:	e8 0f       	add	r30, r24
    181c:	f9 1f       	adc	r31, r25
    181e:	80 81       	ld	r24, Z
    1820:	b8 0e       	add	r11, r24
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    FASTSPI_STROBE(CC2420_SFLUSHTX);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1822:	4f 5f       	subi	r20, 0xFF	; 255
    1824:	84 2f       	mov	r24, r20
    1826:	90 e0       	ldi	r25, 0x00	; 0
    1828:	82 17       	cp	r24, r18
    182a:	93 07       	cpc	r25, r19
    182c:	8c f3       	brlt	.-30     	; 0x1810 <rf_tx_tdma_packet+0x74>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    }
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    182e:	54 5f       	subi	r21, 0xF4	; 244

    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1830:	c0 98       	cbi	0x18, 0	; 24
    1832:	8e e3       	ldi	r24, 0x3E	; 62
    1834:	8f b9       	out	0x0f, r24	; 15
    1836:	77 9b       	sbis	0x0e, 7	; 14
    1838:	fe cf       	rjmp	.-4      	; 0x1836 <rf_tx_tdma_packet+0x9a>
    183a:	5f b9       	out	0x0f, r21	; 15
    183c:	77 9b       	sbis	0x0e, 7	; 14
    183e:	fe cf       	rjmp	.-4      	; 0x183c <rf_tx_tdma_packet+0xa0>
    1840:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    1842:	f8 01       	movw	r30, r16
    1844:	86 81       	ldd	r24, Z+6	; 0x06
    1846:	88 23       	and	r24, r24
    1848:	19 f0       	breq	.+6      	; 0x1850 <rf_tx_tdma_packet+0xb4>
    184a:	81 e6       	ldi	r24, 0x61	; 97
    184c:	98 e8       	ldi	r25, 0x88	; 136
    184e:	02 c0       	rjmp	.+4      	; 0x1854 <rf_tx_tdma_packet+0xb8>
    1850:	81 e4       	ldi	r24, 0x41	; 65
    1852:	98 e8       	ldi	r25, 0x88	; 136
    1854:	9a 83       	std	Y+2, r25	; 0x02
    1856:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1858:	c0 98       	cbi	0x18, 0	; 24
    185a:	8e e3       	ldi	r24, 0x3E	; 62
    185c:	8f b9       	out	0x0f, r24	; 15
    185e:	77 9b       	sbis	0x0e, 7	; 14
    1860:	fe cf       	rjmp	.-4      	; 0x185e <rf_tx_tdma_packet+0xc2>
    1862:	fe 01       	movw	r30, r28
    1864:	31 96       	adiw	r30, 0x01	; 1
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    1866:	ce 01       	movw	r24, r28
    1868:	03 96       	adiw	r24, 0x03	; 3
    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a higher layer since they assume TDMA

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    186a:	21 91       	ld	r18, Z+
    186c:	2f b9       	out	0x0f, r18	; 15
    186e:	77 9b       	sbis	0x0e, 7	; 14
    1870:	fe cf       	rjmp	.-4      	; 0x186e <rf_tx_tdma_packet+0xd2>
    1872:	e8 17       	cp	r30, r24
    1874:	f9 07       	cpc	r31, r25
    1876:	c9 f7       	brne	.-14     	; 0x186a <rf_tx_tdma_packet+0xce>
    1878:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    187a:	c0 98       	cbi	0x18, 0	; 24
    187c:	8e e3       	ldi	r24, 0x3E	; 62
    187e:	8f b9       	out	0x0f, r24	; 15
    1880:	77 9b       	sbis	0x0e, 7	; 14
    1882:	fe cf       	rjmp	.-4      	; 0x1880 <rf_tx_tdma_packet+0xe4>
    1884:	80 91 18 06 	lds	r24, 0x0618
    1888:	8f b9       	out	0x0f, r24	; 15
    188a:	77 9b       	sbis	0x0e, 7	; 14
    188c:	fe cf       	rjmp	.-4      	; 0x188a <rf_tx_tdma_packet+0xee>
    188e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1890:	c0 98       	cbi	0x18, 0	; 24
    1892:	8e e3       	ldi	r24, 0x3E	; 62
    1894:	8f b9       	out	0x0f, r24	; 15
    1896:	77 9b       	sbis	0x0e, 7	; 14
    1898:	fe cf       	rjmp	.-4      	; 0x1896 <rf_tx_tdma_packet+0xfa>
    189a:	80 e0       	ldi	r24, 0x00	; 0
    189c:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    189e:	fc 01       	movw	r30, r24
    18a0:	ea 5e       	subi	r30, 0xEA	; 234
    18a2:	f9 4f       	sbci	r31, 0xF9	; 249

    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    18a4:	24 81       	ldd	r18, Z+4	; 0x04
    18a6:	2f b9       	out	0x0f, r18	; 15
    18a8:	77 9b       	sbis	0x0e, 7	; 14
    18aa:	fe cf       	rjmp	.-4      	; 0x18a8 <rf_tx_tdma_packet+0x10c>
    18ac:	01 96       	adiw	r24, 0x01	; 1
    18ae:	82 30       	cpi	r24, 0x02	; 2
    18b0:	91 05       	cpc	r25, r1
    18b2:	a9 f7       	brne	.-22     	; 0x189e <rf_tx_tdma_packet+0x102>
    18b4:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    18b6:	c0 98       	cbi	0x18, 0	; 24
    18b8:	8e e3       	ldi	r24, 0x3E	; 62
    18ba:	8f b9       	out	0x0f, r24	; 15
    18bc:	77 9b       	sbis	0x0e, 7	; 14
    18be:	fe cf       	rjmp	.-4      	; 0x18bc <rf_tx_tdma_packet+0x120>
    18c0:	80 e0       	ldi	r24, 0x00	; 0
    18c2:	90 e0       	ldi	r25, 0x00	; 0
    18c4:	f8 01       	movw	r30, r16
    18c6:	e8 0f       	add	r30, r24
    18c8:	f9 1f       	adc	r31, r25
    18ca:	20 81       	ld	r18, Z
    18cc:	2f b9       	out	0x0f, r18	; 15
    18ce:	77 9b       	sbis	0x0e, 7	; 14
    18d0:	fe cf       	rjmp	.-4      	; 0x18ce <rf_tx_tdma_packet+0x132>
    18d2:	01 96       	adiw	r24, 0x01	; 1
    18d4:	82 30       	cpi	r24, 0x02	; 2
    18d6:	91 05       	cpc	r25, r1
    18d8:	a9 f7       	brne	.-22     	; 0x18c4 <rf_tx_tdma_packet+0x128>
    18da:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18dc:	c0 98       	cbi	0x18, 0	; 24
    18de:	8e e3       	ldi	r24, 0x3E	; 62
    18e0:	8f b9       	out	0x0f, r24	; 15
    18e2:	77 9b       	sbis	0x0e, 7	; 14
    18e4:	fe cf       	rjmp	.-4      	; 0x18e2 <rf_tx_tdma_packet+0x146>
    18e6:	80 e0       	ldi	r24, 0x00	; 0
    18e8:	90 e0       	ldi	r25, 0x00	; 0
/**************************************************************************
This function is the same as normal TX, only it waits until the last
second to send the duty out with the high speed timer.  And by duty, I mean
the packet BIATCH...
**************************************************************************/
uint8_t rf_tx_tdma_packet(RF_TX_INFO *pRTI, uint16_t slot_start_time, uint16_t tx_guard_time)
    18ea:	fc 01       	movw	r30, r24
    18ec:	ea 5e       	subi	r30, 0xEA	; 234
    18ee:	f9 4f       	sbci	r31, 0xF9	; 249
    frameControlField = pRTI->ackRequest ? RF_FCF_ACK : RF_FCF_NOACK;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    18f0:	26 81       	ldd	r18, Z+6	; 0x06
    18f2:	2f b9       	out	0x0f, r18	; 15
    18f4:	77 9b       	sbis	0x0e, 7	; 14
    18f6:	fe cf       	rjmp	.-4      	; 0x18f4 <rf_tx_tdma_packet+0x158>
    18f8:	01 96       	adiw	r24, 0x01	; 1
    18fa:	82 30       	cpi	r24, 0x02	; 2
    18fc:	91 05       	cpc	r25, r1
    18fe:	a9 f7       	brne	.-22     	; 0x18ea <rf_tx_tdma_packet+0x14e>
    1900:	c0 9a       	sbi	0x18, 0	; 24

    nrk_high_speed_timer_wait(slot_start_time,tx_guard_time);
    1902:	c6 01       	movw	r24, r12
    1904:	b7 01       	movw	r22, r14
    1906:	0e 94 fd 25 	call	0x4bfa	; 0x4bfa <nrk_high_speed_timer_wait>
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    if (pRTI->cca == TRUE)
    190a:	d8 01       	movw	r26, r16
    190c:	15 96       	adiw	r26, 0x05	; 5
    190e:	8c 91       	ld	r24, X
    1910:	15 97       	sbiw	r26, 0x05	; 5
    1912:	88 23       	and	r24, r24
    1914:	a9 f1       	breq	.+106    	; 0x1980 <rf_tx_tdma_packet+0x1e4>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1916:	80 91 1e 06 	lds	r24, 0x061E
    191a:	88 23       	and	r24, r24
    191c:	31 f4       	brne	.+12     	; 0x192a <rf_tx_tdma_packet+0x18e>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    191e:	c0 98       	cbi	0x18, 0	; 24
    1920:	83 e0       	ldi	r24, 0x03	; 3
    1922:	8f b9       	out	0x0f, r24	; 15
    1924:	77 9b       	sbis	0x0e, 7	; 14
    1926:	fe cf       	rjmp	.-4      	; 0x1924 <rf_tx_tdma_packet+0x188>
    1928:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    192a:	c0 98       	cbi	0x18, 0	; 24
    192c:	1f b8       	out	0x0f, r1	; 15
    192e:	77 9b       	sbis	0x0e, 7	; 14
    1930:	fe cf       	rjmp	.-4      	; 0x192e <rf_tx_tdma_packet+0x192>
    1932:	8f b1       	in	r24, 0x0f	; 15
    1934:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1936:	81 ff       	sbrs	r24, 1
    1938:	f8 cf       	rjmp	.-16     	; 0x192a <rf_tx_tdma_packet+0x18e>
    193a:	20 e0       	ldi	r18, 0x00	; 0

        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    193c:	a5 e0       	ldi	r26, 0x05	; 5
    193e:	ea 2e       	mov	r14, r26
    1940:	c0 98       	cbi	0x18, 0	; 24
    1942:	ef b8       	out	0x0f, r14	; 15
    1944:	77 9b       	sbis	0x0e, 7	; 14
    1946:	fe cf       	rjmp	.-4      	; 0x1944 <rf_tx_tdma_packet+0x1a8>
    1948:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    194a:	c0 98       	cbi	0x18, 0	; 24
    194c:	1f b8       	out	0x0f, r1	; 15
    194e:	77 9b       	sbis	0x0e, 7	; 14
    1950:	fe cf       	rjmp	.-4      	; 0x194e <rf_tx_tdma_packet+0x1b2>
    1952:	cf b0       	in	r12, 0x0f	; 15
    1954:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1956:	2f 5f       	subi	r18, 0xFF	; 255
            if (cnt > 100)
    1958:	25 36       	cpi	r18, 0x65	; 101
    195a:	49 f4       	brne	.+18     	; 0x196e <rf_tx_tdma_packet+0x1d2>
            {
                ENABLE_GLOBAL_INT ();
    195c:	78 94       	sei
                nrk_sem_post(radio_sem);
    195e:	80 91 11 06 	lds	r24, 0x0611
    1962:	90 91 12 06 	lds	r25, 0x0612
    1966:	0e 94 26 1c 	call	0x384c	; 0x384c <nrk_sem_post>
                return FALSE;
    196a:	80 e0       	ldi	r24, 0x00	; 0
    196c:	60 c0       	rjmp	.+192    	; 0x1a2e <rf_tx_tdma_packet+0x292>
            }
            halWait (100);
    196e:	84 e6       	ldi	r24, 0x64	; 100
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	2b 83       	std	Y+3, r18	; 0x03
    1974:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1978:	2b 81       	ldd	r18, Y+3	; 0x03
    197a:	c3 fe       	sbrs	r12, 3
    197c:	e1 cf       	rjmp	.-62     	; 0x1940 <rf_tx_tdma_packet+0x1a4>
    197e:	06 c0       	rjmp	.+12     	; 0x198c <rf_tx_tdma_packet+0x1f0>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1980:	c0 98       	cbi	0x18, 0	; 24
    1982:	84 e0       	ldi	r24, 0x04	; 4
    1984:	8f b9       	out	0x0f, r24	; 15
    1986:	77 9b       	sbis	0x0e, 7	; 14
    1988:	fe cf       	rjmp	.-4      	; 0x1986 <rf_tx_tdma_packet+0x1ea>
    198a:	c0 9a       	sbi	0x18, 0	; 24
    //nrk_gpio_set(DEBUG_0);


    // Fill in the rest of the packet now
    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    198c:	c0 98       	cbi	0x18, 0	; 24
    198e:	8e e3       	ldi	r24, 0x3E	; 62
    1990:	8f b9       	out	0x0f, r24	; 15
    1992:	77 9b       	sbis	0x0e, 7	; 14
    1994:	fe cf       	rjmp	.-4      	; 0x1992 <rf_tx_tdma_packet+0x1f6>
    1996:	40 e0       	ldi	r20, 0x00	; 0
    1998:	0c c0       	rjmp	.+24     	; 0x19b2 <rf_tx_tdma_packet+0x216>
    199a:	d8 01       	movw	r26, r16
    199c:	13 96       	adiw	r26, 0x03	; 3
    199e:	ed 91       	ld	r30, X+
    19a0:	fc 91       	ld	r31, X
    19a2:	14 97       	sbiw	r26, 0x04	; 4
    19a4:	e8 0f       	add	r30, r24
    19a6:	f9 1f       	adc	r31, r25
    19a8:	80 81       	ld	r24, Z
    19aa:	8f b9       	out	0x0f, r24	; 15
    19ac:	77 9b       	sbis	0x0e, 7	; 14
    19ae:	fe cf       	rjmp	.-4      	; 0x19ac <rf_tx_tdma_packet+0x210>
    19b0:	4f 5f       	subi	r20, 0xFF	; 255
    19b2:	84 2f       	mov	r24, r20
    19b4:	90 e0       	ldi	r25, 0x00	; 0
    19b6:	f8 01       	movw	r30, r16
    19b8:	22 81       	ldd	r18, Z+2	; 0x02
    19ba:	33 27       	eor	r19, r19
    19bc:	27 fd       	sbrc	r18, 7
    19be:	30 95       	com	r19
    19c0:	82 17       	cp	r24, r18
    19c2:	93 07       	cpc	r25, r19
    19c4:	54 f3       	brlt	.-44     	; 0x199a <rf_tx_tdma_packet+0x1fe>
    19c6:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    19c8:	c0 98       	cbi	0x18, 0	; 24
    19ca:	8e e3       	ldi	r24, 0x3E	; 62
    19cc:	8f b9       	out	0x0f, r24	; 15
    19ce:	77 9b       	sbis	0x0e, 7	; 14
    19d0:	fe cf       	rjmp	.-4      	; 0x19ce <rf_tx_tdma_packet+0x232>
    19d2:	bf b8       	out	0x0f, r11	; 15
    19d4:	77 9b       	sbis	0x0e, 7	; 14
    19d6:	fe cf       	rjmp	.-4      	; 0x19d4 <rf_tx_tdma_packet+0x238>
    19d8:	c0 9a       	sbi	0x18, 0	; 24

    //nrk_spin_wait_us(200);
//  FASTSPI_STROBE(CC2420_STXON);
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    19da:	84 9b       	sbis	0x10, 4	; 16
    19dc:	fe cf       	rjmp	.-4      	; 0x19da <rf_tx_tdma_packet+0x23e>
    	success = rfSettings.ackReceived;
    }*/


    // Turn off the receiver if it should not continue to be enabled
    DISABLE_GLOBAL_INT();
    19de:	f8 94       	cli
    // XXX hack, temp out
    //if (!rfSettings.receiveOn) { while (SFD_IS_1); /*FASTSPI_STROBE(CC2420_SRFOFF);*/ }
    // while (SFD_IS_1);
    while (SFD_IS_1); // wait for packet to finish
    19e0:	84 99       	sbic	0x10, 4	; 16
    19e2:	fe cf       	rjmp	.-4      	; 0x19e0 <rf_tx_tdma_packet+0x244>

    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19e4:	c0 98       	cbi	0x18, 0	; 24
    19e6:	88 e0       	ldi	r24, 0x08	; 8
    19e8:	8f b9       	out	0x0f, r24	; 15
    19ea:	77 9b       	sbis	0x0e, 7	; 14
    19ec:	fe cf       	rjmp	.-4      	; 0x19ea <rf_tx_tdma_packet+0x24e>
    19ee:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    19f0:	c0 98       	cbi	0x18, 0	; 24
    19f2:	88 e0       	ldi	r24, 0x08	; 8
    19f4:	8f b9       	out	0x0f, r24	; 15
    19f6:	77 9b       	sbis	0x0e, 7	; 14
    19f8:	fe cf       	rjmp	.-4      	; 0x19f6 <rf_tx_tdma_packet+0x25a>
    19fa:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    19fc:	c0 98       	cbi	0x18, 0	; 24
    19fe:	89 e0       	ldi	r24, 0x09	; 9
    1a00:	8f b9       	out	0x0f, r24	; 15
    1a02:	77 9b       	sbis	0x0e, 7	; 14
    1a04:	fe cf       	rjmp	.-4      	; 0x1a02 <rf_tx_tdma_packet+0x266>
    1a06:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1a08:	c0 98       	cbi	0x18, 0	; 24
    1a0a:	89 e0       	ldi	r24, 0x09	; 9
    1a0c:	8f b9       	out	0x0f, r24	; 15
    1a0e:	77 9b       	sbis	0x0e, 7	; 14
    1a10:	fe cf       	rjmp	.-4      	; 0x1a0e <rf_tx_tdma_packet+0x272>
    1a12:	c0 9a       	sbi	0x18, 0	; 24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1a14:	c0 98       	cbi	0x18, 0	; 24
    1a16:	86 e0       	ldi	r24, 0x06	; 6
    1a18:	8f b9       	out	0x0f, r24	; 15
    1a1a:	77 9b       	sbis	0x0e, 7	; 14
    1a1c:	fe cf       	rjmp	.-4      	; 0x1a1a <rf_tx_tdma_packet+0x27e>
    1a1e:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1a20:	78 94       	sei


    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1a22:	80 91 18 06 	lds	r24, 0x0618
    1a26:	8f 5f       	subi	r24, 0xFF	; 255
    1a28:	80 93 18 06 	sts	0x0618, r24
//	while (SFD_IS_1);
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif

    return success;
    1a2c:	81 e0       	ldi	r24, 0x01	; 1

}
    1a2e:	0f 90       	pop	r0
    1a30:	0f 90       	pop	r0
    1a32:	0f 90       	pop	r0
    1a34:	cf 91       	pop	r28
    1a36:	df 91       	pop	r29
    1a38:	1f 91       	pop	r17
    1a3a:	0f 91       	pop	r16
    1a3c:	ff 90       	pop	r15
    1a3e:	ef 90       	pop	r14
    1a40:	df 90       	pop	r13
    1a42:	cf 90       	pop	r12
    1a44:	bf 90       	pop	r11
    1a46:	08 95       	ret

00001a48 <rf_tx_packet>:
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
{
    1a48:	ff 92       	push	r15
    1a4a:	0f 93       	push	r16
    1a4c:	1f 93       	push	r17
    1a4e:	df 93       	push	r29
    1a50:	cf 93       	push	r28
    1a52:	00 d0       	rcall	.+0      	; 0x1a54 <rf_tx_packet+0xc>
    1a54:	cd b7       	in	r28, 0x3d	; 61
    1a56:	de b7       	in	r29, 0x3e	; 62
    1a58:	fc 01       	movw	r30, r24

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCON);
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
    1a5a:	80 91 13 06 	lds	r24, 0x0613
    1a5e:	88 23       	and	r24, r24
    1a60:	31 f0       	breq	.+12     	; 0x1a6e <rf_tx_packet+0x26>
        FASTSPI_STROBE(CC2420_STXENC);
    1a62:	c0 98       	cbi	0x18, 0	; 24
    1a64:	8d e0       	ldi	r24, 0x0D	; 13
    1a66:	8f b9       	out	0x0f, r24	; 15
    1a68:	77 9b       	sbis	0x0e, 7	; 14
    1a6a:	fe cf       	rjmp	.-4      	; 0x1a68 <rf_tx_packet+0x20>
    1a6c:	c0 9a       	sbi	0x18, 0	; 24

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a6e:	32 81       	ldd	r19, Z+2	; 0x02
    1a70:	43 2f       	mov	r20, r19
    1a72:	55 27       	eor	r21, r21
    1a74:	47 fd       	sbrc	r20, 7
    1a76:	50 95       	com	r21
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    1a78:	20 e0       	ldi	r18, 0x00	; 0
    for(i=0; i<pRTI->length; i++ )
    1a7a:	60 e0       	ldi	r22, 0x00	; 0
    1a7c:	07 c0       	rjmp	.+14     	; 0x1a8c <rf_tx_packet+0x44>
    {
        // lets do our own payload checksum because we don't trust the CRC
        checksum+=pRTI->pPayload[i];
    1a7e:	a3 81       	ldd	r26, Z+3	; 0x03
    1a80:	b4 81       	ldd	r27, Z+4	; 0x04
    1a82:	a8 0f       	add	r26, r24
    1a84:	b9 1f       	adc	r27, r25
    1a86:	8c 91       	ld	r24, X
    1a88:	28 0f       	add	r18, r24
#endif
    if(security_enable)
        FASTSPI_STROBE(CC2420_STXENC);

    checksum=0;
    for(i=0; i<pRTI->length; i++ )
    1a8a:	6f 5f       	subi	r22, 0xFF	; 255
    1a8c:	86 2f       	mov	r24, r22
    1a8e:	90 e0       	ldi	r25, 0x00	; 0
    1a90:	84 17       	cp	r24, r20
    1a92:	95 07       	cpc	r25, r21
    1a94:	a4 f3       	brlt	.-24     	; 0x1a7e <rf_tx_packet+0x36>
    }
    // Write the packet to the TX FIFO (the FCS is appended automatically when AUTOCRC is enabled)

    // These are only the MAC AGNOSTIC parameters...
    // Slots for example are at a slighly higher later since they assume TDMA
    packetLength = pRTI->length + RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD;
    1a96:	83 2f       	mov	r24, r19
    1a98:	84 5f       	subi	r24, 0xF4	; 244
    if(security_enable) packetLength+=4;  // for CTR counter
    1a9a:	90 91 13 06 	lds	r25, 0x0613
    1a9e:	91 11       	cpse	r25, r1
    1aa0:	8c 5f       	subi	r24, 0xFC	; 252


    // XXX 2 below are hacks...
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aa2:	c0 98       	cbi	0x18, 0	; 24
    1aa4:	98 e0       	ldi	r25, 0x08	; 8
    1aa6:	9f b9       	out	0x0f, r25	; 15
    1aa8:	77 9b       	sbis	0x0e, 7	; 14
    1aaa:	fe cf       	rjmp	.-4      	; 0x1aa8 <rf_tx_packet+0x60>
    1aac:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    1aae:	c0 98       	cbi	0x18, 0	; 24
    1ab0:	98 e0       	ldi	r25, 0x08	; 8
    1ab2:	9f b9       	out	0x0f, r25	; 15
    1ab4:	77 9b       	sbis	0x0e, 7	; 14
    1ab6:	fe cf       	rjmp	.-4      	; 0x1ab4 <rf_tx_packet+0x6c>
    1ab8:	c0 9a       	sbi	0x18, 0	; 24
    // Wait until the transceiver is idle
    while (FIFOP_IS_1 || SFD_IS_1);
    1aba:	0e 99       	sbic	0x01, 6	; 1
    1abc:	fe cf       	rjmp	.-4      	; 0x1aba <rf_tx_packet+0x72>
    1abe:	84 99       	sbic	0x10, 4	; 16
    1ac0:	fc cf       	rjmp	.-8      	; 0x1aba <rf_tx_packet+0x72>
    // Turn off global interrupts to avoid interference on the SPI interface
    DISABLE_GLOBAL_INT();
    1ac2:	f8 94       	cli
    // Flush the TX FIFO just in case...
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1ac4:	c0 98       	cbi	0x18, 0	; 24
    1ac6:	99 e0       	ldi	r25, 0x09	; 9
    1ac8:	9f b9       	out	0x0f, r25	; 15
    1aca:	77 9b       	sbis	0x0e, 7	; 14
    1acc:	fe cf       	rjmp	.-4      	; 0x1aca <rf_tx_packet+0x82>
    1ace:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHTX);
    1ad0:	c0 98       	cbi	0x18, 0	; 24
    1ad2:	99 e0       	ldi	r25, 0x09	; 9
    1ad4:	9f b9       	out	0x0f, r25	; 15
    1ad6:	77 9b       	sbis	0x0e, 7	; 14
    1ad8:	fe cf       	rjmp	.-4      	; 0x1ad6 <rf_tx_packet+0x8e>
    1ada:	c0 9a       	sbi	0x18, 0	; 24
    		FASTSPI_STROBE(CC2420_STXONCCA);
    		FASTSPI_UPD_STATUS(spiStatusByte);
    		halWait(100);
        } while (!(spiStatusByte & BM(CC2420_TX_ACTIVE)));
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    1adc:	c0 98       	cbi	0x18, 0	; 24
    1ade:	9e e3       	ldi	r25, 0x3E	; 62
    1ae0:	9f b9       	out	0x0f, r25	; 15
    1ae2:	77 9b       	sbis	0x0e, 7	; 14
    1ae4:	fe cf       	rjmp	.-4      	; 0x1ae2 <rf_tx_packet+0x9a>
    1ae6:	8f b9       	out	0x0f, r24	; 15
    1ae8:	77 9b       	sbis	0x0e, 7	; 14
    1aea:	fe cf       	rjmp	.-4      	; 0x1ae8 <rf_tx_packet+0xa0>
    1aec:	c0 9a       	sbi	0x18, 0	; 24
    frameControlField = RF_FCF_NOACK;   // default
    1aee:	81 e4       	ldi	r24, 0x41	; 65
    1af0:	98 e8       	ldi	r25, 0x88	; 136
    1af2:	9a 83       	std	Y+2, r25	; 0x02
    1af4:	89 83       	std	Y+1, r24	; 0x01
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    1af6:	80 91 21 06 	lds	r24, 0x0621
    1afa:	88 23       	and	r24, r24
    1afc:	21 f0       	breq	.+8      	; 0x1b06 <rf_tx_packet+0xbe>
    1afe:	81 e6       	ldi	r24, 0x61	; 97
    1b00:	98 e8       	ldi	r25, 0x88	; 136
    1b02:	9a 83       	std	Y+2, r25	; 0x02
    1b04:	89 83       	std	Y+1, r24	; 0x01
    if(security_enable) frameControlField |= RF_SEC_BM;
    1b06:	80 91 13 06 	lds	r24, 0x0613
    1b0a:	88 23       	and	r24, r24
    1b0c:	29 f0       	breq	.+10     	; 0x1b18 <rf_tx_packet+0xd0>
    1b0e:	89 81       	ldd	r24, Y+1	; 0x01
    1b10:	9a 81       	ldd	r25, Y+2	; 0x02
    1b12:	88 60       	ori	r24, 0x08	; 8
    1b14:	9a 83       	std	Y+2, r25	; 0x02
    1b16:	89 83       	std	Y+1, r24	; 0x01
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1b18:	c0 98       	cbi	0x18, 0	; 24
    1b1a:	8e e3       	ldi	r24, 0x3E	; 62
    1b1c:	8f b9       	out	0x0f, r24	; 15
    1b1e:	77 9b       	sbis	0x0e, 7	; 14
    1b20:	fe cf       	rjmp	.-4      	; 0x1b1e <rf_tx_packet+0xd6>
    1b22:	de 01       	movw	r26, r28
    1b24:	11 96       	adiw	r26, 0x01	; 1
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b26:	ce 01       	movw	r24, r28
    1b28:	03 96       	adiw	r24, 0x03	; 3
    */
    FASTSPI_WRITE_FIFO((uint8_t*)&packetLength, 1);               // Packet length
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    1b2a:	3d 91       	ld	r19, X+
    1b2c:	3f b9       	out	0x0f, r19	; 15
    1b2e:	77 9b       	sbis	0x0e, 7	; 14
    1b30:	fe cf       	rjmp	.-4      	; 0x1b2e <rf_tx_packet+0xe6>
    1b32:	a8 17       	cp	r26, r24
    1b34:	b9 07       	cpc	r27, r25
    1b36:	c9 f7       	brne	.-14     	; 0x1b2a <rf_tx_packet+0xe2>
    1b38:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    1b3a:	c0 98       	cbi	0x18, 0	; 24
    1b3c:	8e e3       	ldi	r24, 0x3E	; 62
    1b3e:	8f b9       	out	0x0f, r24	; 15
    1b40:	77 9b       	sbis	0x0e, 7	; 14
    1b42:	fe cf       	rjmp	.-4      	; 0x1b40 <rf_tx_packet+0xf8>
    1b44:	80 91 18 06 	lds	r24, 0x0618
    1b48:	8f b9       	out	0x0f, r24	; 15
    1b4a:	77 9b       	sbis	0x0e, 7	; 14
    1b4c:	fe cf       	rjmp	.-4      	; 0x1b4a <rf_tx_packet+0x102>
    1b4e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b50:	c0 98       	cbi	0x18, 0	; 24
    1b52:	8e e3       	ldi	r24, 0x3E	; 62
    1b54:	8f b9       	out	0x0f, r24	; 15
    1b56:	77 9b       	sbis	0x0e, 7	; 14
    1b58:	fe cf       	rjmp	.-4      	; 0x1b56 <rf_tx_packet+0x10e>
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1b5e:	dc 01       	movw	r26, r24
    1b60:	aa 5e       	subi	r26, 0xEA	; 234
    1b62:	b9 4f       	sbci	r27, 0xF9	; 249
    frameControlField = RF_FCF_NOACK;   // default
    if(auto_ack_enable) frameControlField |= RF_ACK_BM;
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    1b64:	14 96       	adiw	r26, 0x04	; 4
    1b66:	3c 91       	ld	r19, X
    1b68:	14 97       	sbiw	r26, 0x04	; 4
    1b6a:	3f b9       	out	0x0f, r19	; 15
    1b6c:	77 9b       	sbis	0x0e, 7	; 14
    1b6e:	fe cf       	rjmp	.-4      	; 0x1b6c <rf_tx_packet+0x124>
    1b70:	01 96       	adiw	r24, 0x01	; 1
    1b72:	82 30       	cpi	r24, 0x02	; 2
    1b74:	91 05       	cpc	r25, r1
    1b76:	99 f7       	brne	.-26     	; 0x1b5e <rf_tx_packet+0x116>
    1b78:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    1b7a:	c0 98       	cbi	0x18, 0	; 24
    1b7c:	8e e3       	ldi	r24, 0x3E	; 62
    1b7e:	8f b9       	out	0x0f, r24	; 15
    1b80:	77 9b       	sbis	0x0e, 7	; 14
    1b82:	fe cf       	rjmp	.-4      	; 0x1b80 <rf_tx_packet+0x138>
    1b84:	80 e0       	ldi	r24, 0x00	; 0
    1b86:	90 e0       	ldi	r25, 0x00	; 0
    1b88:	df 01       	movw	r26, r30
    1b8a:	a8 0f       	add	r26, r24
    1b8c:	b9 1f       	adc	r27, r25
    1b8e:	3c 91       	ld	r19, X
    1b90:	3f b9       	out	0x0f, r19	; 15
    1b92:	77 9b       	sbis	0x0e, 7	; 14
    1b94:	fe cf       	rjmp	.-4      	; 0x1b92 <rf_tx_packet+0x14a>
    1b96:	01 96       	adiw	r24, 0x01	; 1
    1b98:	82 30       	cpi	r24, 0x02	; 2
    1b9a:	91 05       	cpc	r25, r1
    1b9c:	a9 f7       	brne	.-22     	; 0x1b88 <rf_tx_packet+0x140>
    1b9e:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1ba0:	c0 98       	cbi	0x18, 0	; 24
    1ba2:	8e e3       	ldi	r24, 0x3E	; 62
    1ba4:	8f b9       	out	0x0f, r24	; 15
    1ba6:	77 9b       	sbis	0x0e, 7	; 14
    1ba8:	fe cf       	rjmp	.-4      	; 0x1ba6 <rf_tx_packet+0x15e>
    1baa:	80 e0       	ldi	r24, 0x00	; 0
    1bac:	90 e0       	ldi	r25, 0x00	; 0
//
//  RETURN VALUE:
//		uint8_t
//			Successful transmission (acknowledgment received)
//-------------------------------------------------------------------------------------------------------
uint8_t rf_tx_packet(RF_TX_INFO *pRTI)
    1bae:	dc 01       	movw	r26, r24
    1bb0:	aa 5e       	subi	r26, 0xEA	; 234
    1bb2:	b9 4f       	sbci	r27, 0xF9	; 249
    if(security_enable) frameControlField |= RF_SEC_BM;
    FASTSPI_WRITE_FIFO((uint8_t*) &frameControlField, 2);         // Frame control field
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.txSeqNumber, 1);    // Sequence number
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.panId, 2);          // Dest. PAN ID
    FASTSPI_WRITE_FIFO((uint8_t*) &pRTI->destAddr, 2);            // Dest. address
    FASTSPI_WRITE_FIFO((uint8_t*) &rfSettings.myAddr, 2);         // Source address
    1bb4:	16 96       	adiw	r26, 0x06	; 6
    1bb6:	3c 91       	ld	r19, X
    1bb8:	16 97       	sbiw	r26, 0x06	; 6
    1bba:	3f b9       	out	0x0f, r19	; 15
    1bbc:	77 9b       	sbis	0x0e, 7	; 14
    1bbe:	fe cf       	rjmp	.-4      	; 0x1bbc <rf_tx_packet+0x174>
    1bc0:	01 96       	adiw	r24, 0x01	; 1
    1bc2:	82 30       	cpi	r24, 0x02	; 2
    1bc4:	91 05       	cpc	r25, r1
    1bc6:	99 f7       	brne	.-26     	; 0x1bae <rf_tx_packet+0x166>
    1bc8:	c0 9a       	sbi	0x18, 0	; 24
    if(security_enable)
    1bca:	80 91 13 06 	lds	r24, 0x0613
    1bce:	88 23       	and	r24, r24
    1bd0:	81 f0       	breq	.+32     	; 0x1bf2 <rf_tx_packet+0x1aa>
        FASTSPI_WRITE_FIFO((uint8_t*) &tx_ctr, 4);         // CTR counter
    1bd2:	c0 98       	cbi	0x18, 0	; 24
    1bd4:	8e e3       	ldi	r24, 0x3E	; 62
    1bd6:	8f b9       	out	0x0f, r24	; 15
    1bd8:	77 9b       	sbis	0x0e, 7	; 14
    1bda:	fe cf       	rjmp	.-4      	; 0x1bd8 <rf_tx_packet+0x190>
    1bdc:	a3 e2       	ldi	r26, 0x23	; 35
    1bde:	b6 e0       	ldi	r27, 0x06	; 6
    1be0:	8d 91       	ld	r24, X+
    1be2:	8f b9       	out	0x0f, r24	; 15
    1be4:	77 9b       	sbis	0x0e, 7	; 14
    1be6:	fe cf       	rjmp	.-4      	; 0x1be4 <rf_tx_packet+0x19c>
    1be8:	86 e0       	ldi	r24, 0x06	; 6
    1bea:	a7 32       	cpi	r26, 0x27	; 39
    1bec:	b8 07       	cpc	r27, r24
    1bee:	c1 f7       	brne	.-16     	; 0x1be0 <rf_tx_packet+0x198>
    1bf0:	c0 9a       	sbi	0x18, 0	; 24

    FASTSPI_WRITE_FIFO((uint8_t*) pRTI->pPayload, pRTI->length);  // Payload
    1bf2:	c0 98       	cbi	0x18, 0	; 24
    1bf4:	8e e3       	ldi	r24, 0x3E	; 62
    1bf6:	8f b9       	out	0x0f, r24	; 15
    1bf8:	77 9b       	sbis	0x0e, 7	; 14
    1bfa:	fe cf       	rjmp	.-4      	; 0x1bf8 <rf_tx_packet+0x1b0>
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	09 c0       	rjmp	.+18     	; 0x1c12 <rf_tx_packet+0x1ca>
    1c00:	a3 81       	ldd	r26, Z+3	; 0x03
    1c02:	b4 81       	ldd	r27, Z+4	; 0x04
    1c04:	a8 0f       	add	r26, r24
    1c06:	b9 1f       	adc	r27, r25
    1c08:	8c 91       	ld	r24, X
    1c0a:	8f b9       	out	0x0f, r24	; 15
    1c0c:	77 9b       	sbis	0x0e, 7	; 14
    1c0e:	fe cf       	rjmp	.-4      	; 0x1c0c <rf_tx_packet+0x1c4>
    1c10:	3f 5f       	subi	r19, 0xFF	; 255
    1c12:	83 2f       	mov	r24, r19
    1c14:	90 e0       	ldi	r25, 0x00	; 0
    1c16:	42 81       	ldd	r20, Z+2	; 0x02
    1c18:	55 27       	eor	r21, r21
    1c1a:	47 fd       	sbrc	r20, 7
    1c1c:	50 95       	com	r21
    1c1e:	84 17       	cp	r24, r20
    1c20:	95 07       	cpc	r25, r21
    1c22:	74 f3       	brlt	.-36     	; 0x1c00 <rf_tx_packet+0x1b8>
    1c24:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_WRITE_FIFO((uint8_t*) &checksum, 1);         // Checksum
    1c26:	c0 98       	cbi	0x18, 0	; 24
    1c28:	8e e3       	ldi	r24, 0x3E	; 62
    1c2a:	8f b9       	out	0x0f, r24	; 15
    1c2c:	77 9b       	sbis	0x0e, 7	; 14
    1c2e:	fe cf       	rjmp	.-4      	; 0x1c2c <rf_tx_packet+0x1e4>
    1c30:	2f b9       	out	0x0f, r18	; 15
    1c32:	77 9b       	sbis	0x0e, 7	; 14
    1c34:	fe cf       	rjmp	.-4      	; 0x1c32 <rf_tx_packet+0x1ea>
    1c36:	c0 9a       	sbi	0x18, 0	; 24

    if (pRTI->cca == TRUE)
    1c38:	85 81       	ldd	r24, Z+5	; 0x05
    1c3a:	88 23       	and	r24, r24
    1c3c:	91 f1       	breq	.+100    	; 0x1ca2 <rf_tx_packet+0x25a>
    {
        uint8_t cnt;
        if (!rfSettings.receiveOn)
    1c3e:	80 91 1e 06 	lds	r24, 0x061E
    1c42:	88 23       	and	r24, r24
    1c44:	31 f4       	brne	.+12     	; 0x1c52 <rf_tx_packet+0x20a>
        {
            FASTSPI_STROBE (CC2420_SRXON);
    1c46:	c0 98       	cbi	0x18, 0	; 24
    1c48:	83 e0       	ldi	r24, 0x03	; 3
    1c4a:	8f b9       	out	0x0f, r24	; 15
    1c4c:	77 9b       	sbis	0x0e, 7	; 14
    1c4e:	fe cf       	rjmp	.-4      	; 0x1c4c <rf_tx_packet+0x204>
    1c50:	c0 9a       	sbi	0x18, 0	; 24
        }

        // Wait for the RSSI value to become valid
        do
        {
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c52:	c0 98       	cbi	0x18, 0	; 24
    1c54:	1f b8       	out	0x0f, r1	; 15
    1c56:	77 9b       	sbis	0x0e, 7	; 14
    1c58:	fe cf       	rjmp	.-4      	; 0x1c56 <rf_tx_packet+0x20e>
    1c5a:	8f b1       	in	r24, 0x0f	; 15
    1c5c:	c0 9a       	sbi	0x18, 0	; 24
        }
        while (!(spiStatusByte & BM (CC2420_RSSI_VALID)));
    1c5e:	81 ff       	sbrs	r24, 1
    1c60:	f8 cf       	rjmp	.-16     	; 0x1c52 <rf_tx_packet+0x20a>
    1c62:	10 e0       	ldi	r17, 0x00	; 0
        // TX begins after the CCA check has passed
        cnt = 0;
        do
        {
            FASTSPI_STROBE (CC2420_STXONCCA);
    1c64:	05 e0       	ldi	r16, 0x05	; 5
    1c66:	c0 98       	cbi	0x18, 0	; 24
    1c68:	0f b9       	out	0x0f, r16	; 15
    1c6a:	77 9b       	sbis	0x0e, 7	; 14
    1c6c:	fe cf       	rjmp	.-4      	; 0x1c6a <rf_tx_packet+0x222>
    1c6e:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_UPD_STATUS (spiStatusByte);
    1c70:	c0 98       	cbi	0x18, 0	; 24
    1c72:	1f b8       	out	0x0f, r1	; 15
    1c74:	77 9b       	sbis	0x0e, 7	; 14
    1c76:	fe cf       	rjmp	.-4      	; 0x1c74 <rf_tx_packet+0x22c>
    1c78:	ff b0       	in	r15, 0x0f	; 15
    1c7a:	c0 9a       	sbi	0x18, 0	; 24
            cnt++;
    1c7c:	1f 5f       	subi	r17, 0xFF	; 255
            if (cnt > 100)
    1c7e:	15 36       	cpi	r17, 0x65	; 101
    1c80:	49 f4       	brne	.+18     	; 0x1c94 <rf_tx_packet+0x24c>
            {
                ENABLE_GLOBAL_INT ();
    1c82:	78 94       	sei
                nrk_sem_post(radio_sem);
    1c84:	80 91 11 06 	lds	r24, 0x0611
    1c88:	90 91 12 06 	lds	r25, 0x0612
    1c8c:	0e 94 26 1c 	call	0x384c	; 0x384c <nrk_sem_post>
                return FALSE;
    1c90:	80 e0       	ldi	r24, 0x00	; 0
    1c92:	43 c0       	rjmp	.+134    	; 0x1d1a <rf_tx_packet+0x2d2>
            }
            halWait (100);
    1c94:	84 e6       	ldi	r24, 0x64	; 100
    1c96:	90 e0       	ldi	r25, 0x00	; 0
    1c98:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>
        }
        while (!(spiStatusByte & BM (CC2420_TX_ACTIVE)));
    1c9c:	f3 fe       	sbrs	r15, 3
    1c9e:	e3 cf       	rjmp	.-58     	; 0x1c66 <rf_tx_packet+0x21e>
    1ca0:	06 c0       	rjmp	.+12     	; 0x1cae <rf_tx_packet+0x266>
    }
    else
        FASTSPI_STROBE (CC2420_STXON);
    1ca2:	c0 98       	cbi	0x18, 0	; 24
    1ca4:	84 e0       	ldi	r24, 0x04	; 4
    1ca6:	8f b9       	out	0x0f, r24	; 15
    1ca8:	77 9b       	sbis	0x0e, 7	; 14
    1caa:	fe cf       	rjmp	.-4      	; 0x1ca8 <rf_tx_packet+0x260>
    1cac:	c0 9a       	sbi	0x18, 0	; 24

    ENABLE_GLOBAL_INT();
    1cae:	78 94       	sei
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    1cb0:	84 9b       	sbis	0x10, 4	; 16
    1cb2:	fe cf       	rjmp	.-4      	; 0x1cb0 <rf_tx_packet+0x268>
    success = TRUE;

    // Turn interrupts back on
//	ENABLE_GLOBAL_INT();

    while (SFD_IS_1); // wait for packet to finish
    1cb4:	84 99       	sbic	0x10, 4	; 16
    1cb6:	fe cf       	rjmp	.-4      	; 0x1cb4 <rf_tx_packet+0x26c>

    // Wait for the acknowledge to be received, if any
    if (auto_ack_enable)
    1cb8:	80 91 21 06 	lds	r24, 0x0621
    1cbc:	88 23       	and	r24, r24
    1cbe:	f9 f0       	breq	.+62     	; 0x1cfe <rf_tx_packet+0x2b6>
        //	while (SFD_IS_1);
        // We'll enter RX automatically, so just wait until we can be sure that the
        // ack reception should have finished
        // The timeout consists of a 12-symbol turnaround time, the ack packet duration,
        // and a small margin
        halWait((12 * RF_SYMBOL_DURATION) + (RF_ACK_DURATION) + (2 * RF_SYMBOL_DURATION) + 100);
    1cc0:	84 ea       	ldi	r24, 0xA4	; 164
    1cc2:	92 e0       	ldi	r25, 0x02	; 2
    1cc4:	0e 94 eb 13 	call	0x27d6	; 0x27d6 <halWait>

        if(FIFO_IS_1)
    1cc8:	b7 9b       	sbis	0x16, 7	; 22
    1cca:	0b c0       	rjmp	.+22     	; 0x1ce2 <rf_tx_packet+0x29a>
        {
            FASTSPI_READ_FIFO_BYTE(length);
    1ccc:	c0 98       	cbi	0x18, 0	; 24
    1cce:	8f e7       	ldi	r24, 0x7F	; 127
    1cd0:	8f b9       	out	0x0f, r24	; 15
    1cd2:	77 9b       	sbis	0x0e, 7	; 14
    1cd4:	fe cf       	rjmp	.-4      	; 0x1cd2 <rf_tx_packet+0x28a>
    1cd6:	1f b8       	out	0x0f, r1	; 15
    1cd8:	77 9b       	sbis	0x0e, 7	; 14
    1cda:	fe cf       	rjmp	.-4      	; 0x1cd8 <rf_tx_packet+0x290>
    1cdc:	8f b1       	in	r24, 0x0f	; 15
    1cde:	c0 9a       	sbi	0x18, 0	; 24
    1ce0:	0e c0       	rjmp	.+28     	; 0x1cfe <rf_tx_packet+0x2b6>
            success = TRUE;

        }
        else
        {
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1ce2:	c0 98       	cbi	0x18, 0	; 24
    1ce4:	88 e0       	ldi	r24, 0x08	; 8
    1ce6:	8f b9       	out	0x0f, r24	; 15
    1ce8:	77 9b       	sbis	0x0e, 7	; 14
    1cea:	fe cf       	rjmp	.-4      	; 0x1ce8 <rf_tx_packet+0x2a0>
    1cec:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1cee:	c0 98       	cbi	0x18, 0	; 24
    1cf0:	88 e0       	ldi	r24, 0x08	; 8
    1cf2:	8f b9       	out	0x0f, r24	; 15
    1cf4:	77 9b       	sbis	0x0e, 7	; 14
    1cf6:	fe cf       	rjmp	.-4      	; 0x1cf4 <rf_tx_packet+0x2ac>
    1cf8:	c0 9a       	sbi	0x18, 0	; 24
            success = FALSE;
    1cfa:	80 e0       	ldi	r24, 0x00	; 0
    1cfc:	01 c0       	rjmp	.+2      	; 0x1d00 <rf_tx_packet+0x2b8>

    ENABLE_GLOBAL_INT();
    // Wait for the transmission to begin before exiting (makes sure that this function cannot be called
    // a second time, and thereby cancelling the first transmission (observe the FIFOP + SFD test above).
    while (!SFD_IS_1);
    success = TRUE;
    1cfe:	81 e0       	ldi	r24, 0x01	; 1
    }


    // Turn off the receiver if it should not continue to be enabled

    DISABLE_GLOBAL_INT();
    1d00:	f8 94       	cli
    //FASTSPI_STROBE(CC2420_SFLUSHTX);

#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF);  // shut off radio
    1d02:	c0 98       	cbi	0x18, 0	; 24
    1d04:	96 e0       	ldi	r25, 0x06	; 6
    1d06:	9f b9       	out	0x0f, r25	; 15
    1d08:	77 9b       	sbis	0x0e, 7	; 14
    1d0a:	fe cf       	rjmp	.-4      	; 0x1d08 <rf_tx_packet+0x2c0>
    1d0c:	c0 9a       	sbi	0x18, 0	; 24
    ENABLE_GLOBAL_INT();
    1d0e:	78 94       	sei

    // agr XXX hack to test time issue
    //rf_rx_on();

    // Increment the sequence number, and return the result
    rfSettings.txSeqNumber++;
    1d10:	90 91 18 06 	lds	r25, 0x0618
    1d14:	9f 5f       	subi	r25, 0xFF	; 255
    1d16:	90 93 18 06 	sts	0x0618, r25
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return success;

}
    1d1a:	0f 90       	pop	r0
    1d1c:	0f 90       	pop	r0
    1d1e:	cf 91       	pop	r28
    1d20:	df 91       	pop	r29
    1d22:	1f 91       	pop	r17
    1d24:	0f 91       	pop	r16
    1d26:	ff 90       	pop	r15
    1d28:	08 95       	ret

00001d2a <rf_busy>:

uint8_t rf_busy()
{
    return SFD_IS_1;
    1d2a:	81 e0       	ldi	r24, 0x01	; 1
    1d2c:	84 9b       	sbis	0x10, 4	; 16
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
}
    1d30:	08 95       	ret

00001d32 <rf_rx_check_fifop>:

uint8_t rf_rx_check_fifop()
{
    return FIFOP_IS_1;
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	0e 9b       	sbis	0x01, 6	; 1
    1d36:	80 e0       	ldi	r24, 0x00	; 0
}
    1d38:	08 95       	ret

00001d3a <rf_rx_check_sfd>:


uint8_t rf_rx_check_sfd()
{
    return SFD_IS_1;
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
    1d3c:	84 9b       	sbis	0x10, 4	; 16
    1d3e:	80 e0       	ldi	r24, 0x00	; 0
}
    1d40:	08 95       	ret

00001d42 <rf_polling_rx_packet>:
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
{
    1d42:	df 93       	push	r29
    1d44:	cf 93       	push	r28
    1d46:	00 d0       	rcall	.+0      	; 0x1d48 <rf_polling_rx_packet+0x6>
    1d48:	00 d0       	rcall	.+0      	; 0x1d4a <rf_polling_rx_packet+0x8>
    1d4a:	cd b7       	in	r28, 0x3d	; 61
    1d4c:	de b7       	in	r29, 0x3e	; 62

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    if(FIFOP_IS_1 )
    1d4e:	0e 9b       	sbis	0x01, 6	; 1
    1d50:	c7 c1       	rjmp	.+910    	; 0x20e0 <rf_polling_rx_packet+0x39e>
        uint16_t frameControlField;
        int8_t length;
        uint8_t pFooter[2];
        uint8_t checksum,rx_checksum,i;

        last_pkt_encrypted=0;
    1d52:	10 92 22 06 	sts	0x0622, r1

//	while(!SFD_IS_1);
//  XXX Need to make sure SFD has gone down to be sure packet finished!
//	while(SFD_IS_1);
        // Clean up and exit in case of FIFO overflow, which is indicated by FIFOP = 1 and FIFO = 0
        if((FIFOP_IS_1) && (!(FIFO_IS_1)))
    1d56:	0e 9b       	sbis	0x01, 6	; 1
    1d58:	1a c0       	rjmp	.+52     	; 0x1d8e <rf_polling_rx_packet+0x4c>
    1d5a:	b7 99       	sbic	0x16, 7	; 22
    1d5c:	18 c0       	rjmp	.+48     	; 0x1d8e <rf_polling_rx_packet+0x4c>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1d5e:	c0 98       	cbi	0x18, 0	; 24
    1d60:	8f e7       	ldi	r24, 0x7F	; 127
    1d62:	8f b9       	out	0x0f, r24	; 15
    1d64:	77 9b       	sbis	0x0e, 7	; 14
    1d66:	fe cf       	rjmp	.-4      	; 0x1d64 <rf_polling_rx_packet+0x22>
    1d68:	1f b8       	out	0x0f, r1	; 15
    1d6a:	77 9b       	sbis	0x0e, 7	; 14
    1d6c:	fe cf       	rjmp	.-4      	; 0x1d6a <rf_polling_rx_packet+0x28>
    1d6e:	8f b1       	in	r24, 0x0f	; 15
    1d70:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d72:	c0 98       	cbi	0x18, 0	; 24
    1d74:	88 e0       	ldi	r24, 0x08	; 8
    1d76:	8f b9       	out	0x0f, r24	; 15
    1d78:	77 9b       	sbis	0x0e, 7	; 14
    1d7a:	fe cf       	rjmp	.-4      	; 0x1d78 <rf_polling_rx_packet+0x36>
    1d7c:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1d7e:	c0 98       	cbi	0x18, 0	; 24
    1d80:	88 e0       	ldi	r24, 0x08	; 8
    1d82:	8f b9       	out	0x0f, r24	; 15
    1d84:	77 9b       	sbis	0x0e, 7	; 14
    1d86:	fe cf       	rjmp	.-4      	; 0x1d84 <rf_polling_rx_packet+0x42>
    1d88:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -1;
    1d8a:	8f ef       	ldi	r24, 0xFF	; 255
    1d8c:	aa c1       	rjmp	.+852    	; 0x20e2 <rf_polling_rx_packet+0x3a0>
        }

        // Payload length
        FASTSPI_READ_FIFO_BYTE(length);
    1d8e:	c0 98       	cbi	0x18, 0	; 24
    1d90:	8f e7       	ldi	r24, 0x7F	; 127
    1d92:	8f b9       	out	0x0f, r24	; 15
    1d94:	77 9b       	sbis	0x0e, 7	; 14
    1d96:	fe cf       	rjmp	.-4      	; 0x1d94 <rf_polling_rx_packet+0x52>
    1d98:	1f b8       	out	0x0f, r1	; 15
    1d9a:	77 9b       	sbis	0x0e, 7	; 14
    1d9c:	fe cf       	rjmp	.-4      	; 0x1d9a <rf_polling_rx_packet+0x58>
    1d9e:	4f b1       	in	r20, 0x0f	; 15
    1da0:	c0 9a       	sbi	0x18, 0	; 24
        length &= RF_LENGTH_MASK; // Ignore MSB
    1da2:	4f 77       	andi	r20, 0x7F	; 127
        // Ignore the packet if the length is too short
        if(length<=0)
    1da4:	c1 f4       	brne	.+48     	; 0x1dd6 <rf_polling_rx_packet+0x94>
        {
            // always read 1 byte before flush (data sheet pg 62)
            FASTSPI_READ_FIFO_BYTE(tmp);
    1da6:	c0 98       	cbi	0x18, 0	; 24
    1da8:	8f e7       	ldi	r24, 0x7F	; 127
    1daa:	8f b9       	out	0x0f, r24	; 15
    1dac:	77 9b       	sbis	0x0e, 7	; 14
    1dae:	fe cf       	rjmp	.-4      	; 0x1dac <rf_polling_rx_packet+0x6a>
    1db0:	1f b8       	out	0x0f, r1	; 15
    1db2:	77 9b       	sbis	0x0e, 7	; 14
    1db4:	fe cf       	rjmp	.-4      	; 0x1db2 <rf_polling_rx_packet+0x70>
    1db6:	8f b1       	in	r24, 0x0f	; 15
    1db8:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dba:	c0 98       	cbi	0x18, 0	; 24
    1dbc:	88 e0       	ldi	r24, 0x08	; 8
    1dbe:	8f b9       	out	0x0f, r24	; 15
    1dc0:	77 9b       	sbis	0x0e, 7	; 14
    1dc2:	fe cf       	rjmp	.-4      	; 0x1dc0 <rf_polling_rx_packet+0x7e>
    1dc4:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1dc6:	c0 98       	cbi	0x18, 0	; 24
    1dc8:	88 e0       	ldi	r24, 0x08	; 8
    1dca:	8f b9       	out	0x0f, r24	; 15
    1dcc:	77 9b       	sbis	0x0e, 7	; 14
    1dce:	fe cf       	rjmp	.-4      	; 0x1dcc <rf_polling_rx_packet+0x8a>
    1dd0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -2;
    1dd2:	8e ef       	ldi	r24, 0xFE	; 254
    1dd4:	86 c1       	rjmp	.+780    	; 0x20e2 <rf_polling_rx_packet+0x3a0>
        }
        if (length < (RF_PACKET_OVERHEAD_SIZE + CHECKSUM_OVERHEAD)/*RF_ACK_PACKET_SIZE*/ || (length-RF_PACKET_OVERHEAD_SIZE)> rfSettings.pRxInfo->max_length)
    1dd6:	4c 30       	cpi	r20, 0x0C	; 12
    1dd8:	84 f0       	brlt	.+32     	; 0x1dfa <rf_polling_rx_packet+0xb8>
    1dda:	e0 91 16 06 	lds	r30, 0x0616
    1dde:	f0 91 17 06 	lds	r31, 0x0617
    1de2:	84 2f       	mov	r24, r20
    1de4:	99 27       	eor	r25, r25
    1de6:	87 fd       	sbrc	r24, 7
    1de8:	90 95       	com	r25
    1dea:	0b 97       	sbiw	r24, 0x0b	; 11
    1dec:	24 81       	ldd	r18, Z+4	; 0x04
    1dee:	33 27       	eor	r19, r19
    1df0:	27 fd       	sbrc	r18, 7
    1df2:	30 95       	com	r19
    1df4:	28 17       	cp	r18, r24
    1df6:	39 07       	cpc	r19, r25
    1df8:	7c f5       	brge	.+94     	; 0x1e58 <rf_polling_rx_packet+0x116>
        {
            FASTSPI_READ_FIFO_GARBAGE(length);
    1dfa:	c0 98       	cbi	0x18, 0	; 24
    1dfc:	8f e7       	ldi	r24, 0x7F	; 127
    1dfe:	8f b9       	out	0x0f, r24	; 15
    1e00:	77 9b       	sbis	0x0e, 7	; 14
    1e02:	fe cf       	rjmp	.-4      	; 0x1e00 <rf_polling_rx_packet+0xbe>
    1e04:	50 e0       	ldi	r21, 0x00	; 0
    1e06:	84 2f       	mov	r24, r20
    1e08:	99 27       	eor	r25, r25
    1e0a:	87 fd       	sbrc	r24, 7
    1e0c:	90 95       	com	r25
    1e0e:	04 c0       	rjmp	.+8      	; 0x1e18 <rf_polling_rx_packet+0xd6>
    1e10:	1f b8       	out	0x0f, r1	; 15
    1e12:	77 9b       	sbis	0x0e, 7	; 14
    1e14:	fe cf       	rjmp	.-4      	; 0x1e12 <rf_polling_rx_packet+0xd0>
    1e16:	5f 5f       	subi	r21, 0xFF	; 255
    1e18:	25 2f       	mov	r18, r21
    1e1a:	30 e0       	ldi	r19, 0x00	; 0
    1e1c:	28 17       	cp	r18, r24
    1e1e:	39 07       	cpc	r19, r25
    1e20:	14 f4       	brge	.+4      	; 0x1e26 <rf_polling_rx_packet+0xe4>
    1e22:	b7 99       	sbic	0x16, 7	; 22
    1e24:	f5 cf       	rjmp	.-22     	; 0x1e10 <rf_polling_rx_packet+0xce>
    1e26:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_BYTE(tmp);
    1e28:	c0 98       	cbi	0x18, 0	; 24
    1e2a:	8f e7       	ldi	r24, 0x7F	; 127
    1e2c:	8f b9       	out	0x0f, r24	; 15
    1e2e:	77 9b       	sbis	0x0e, 7	; 14
    1e30:	fe cf       	rjmp	.-4      	; 0x1e2e <rf_polling_rx_packet+0xec>
    1e32:	1f b8       	out	0x0f, r1	; 15
    1e34:	77 9b       	sbis	0x0e, 7	; 14
    1e36:	fe cf       	rjmp	.-4      	; 0x1e34 <rf_polling_rx_packet+0xf2>
    1e38:	8f b1       	in	r24, 0x0f	; 15
    1e3a:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e3c:	c0 98       	cbi	0x18, 0	; 24
    1e3e:	88 e0       	ldi	r24, 0x08	; 8
    1e40:	8f b9       	out	0x0f, r24	; 15
    1e42:	77 9b       	sbis	0x0e, 7	; 14
    1e44:	fe cf       	rjmp	.-4      	; 0x1e42 <rf_polling_rx_packet+0x100>
    1e46:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_STROBE(CC2420_SFLUSHRX);
    1e48:	c0 98       	cbi	0x18, 0	; 24
    1e4a:	88 e0       	ldi	r24, 0x08	; 8
    1e4c:	8f b9       	out	0x0f, r24	; 15
    1e4e:	77 9b       	sbis	0x0e, 7	; 14
    1e50:	fe cf       	rjmp	.-4      	; 0x1e4e <rf_polling_rx_packet+0x10c>
    1e52:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
            nrk_sem_post(radio_sem);
#endif
            return -3;
    1e54:	8d ef       	ldi	r24, 0xFD	; 253
    1e56:	45 c1       	rjmp	.+650    	; 0x20e2 <rf_polling_rx_packet+0x3a0>
            // Otherwise, if the length is valid, then proceed with the rest of the packet
        }
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
    1e58:	e0 91 16 06 	lds	r30, 0x0616
    1e5c:	f0 91 17 06 	lds	r31, 0x0617
    1e60:	4c 50       	subi	r20, 0x0C	; 12
    1e62:	43 83       	std	Z+3, r20	; 0x03
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e64:	c0 98       	cbi	0x18, 0	; 24
    1e66:	8f e7       	ldi	r24, 0x7F	; 127
    1e68:	8f b9       	out	0x0f, r24	; 15
    1e6a:	77 9b       	sbis	0x0e, 7	; 14
    1e6c:	fe cf       	rjmp	.-4      	; 0x1e6a <rf_polling_rx_packet+0x128>
    1e6e:	fe 01       	movw	r30, r28
    1e70:	31 96       	adiw	r30, 0x01	; 1
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    1e72:	ce 01       	movw	r24, r28
    1e74:	03 96       	adiw	r24, 0x03	; 3
        else
        {
            // Register the payload length
            rfSettings.pRxInfo->length = length - RF_PACKET_OVERHEAD_SIZE - CHECKSUM_OVERHEAD;
            // Read the frame control field and the data sequence number
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &frameControlField, 2);
    1e76:	1f b8       	out	0x0f, r1	; 15
    1e78:	77 9b       	sbis	0x0e, 7	; 14
    1e7a:	fe cf       	rjmp	.-4      	; 0x1e78 <rf_polling_rx_packet+0x136>
    1e7c:	2f b1       	in	r18, 0x0f	; 15
    1e7e:	21 93       	st	Z+, r18
    1e80:	e8 17       	cp	r30, r24
    1e82:	f9 07       	cpc	r31, r25
    1e84:	c1 f7       	brne	.-16     	; 0x1e76 <rf_polling_rx_packet+0x134>
    1e86:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->ackRequest = !!(frameControlField & RF_FCF_ACK_BM);
    1e88:	e0 91 16 06 	lds	r30, 0x0616
    1e8c:	f0 91 17 06 	lds	r31, 0x0617
    1e90:	99 81       	ldd	r25, Y+1	; 0x01
    1e92:	81 e0       	ldi	r24, 0x01	; 1
    1e94:	95 ff       	sbrs	r25, 5
    1e96:	80 e0       	ldi	r24, 0x00	; 0
    1e98:	87 83       	std	Z+7, r24	; 0x07
            FASTSPI_READ_FIFO_BYTE(rfSettings.pRxInfo->seqNumber);
    1e9a:	c0 98       	cbi	0x18, 0	; 24
    1e9c:	8f e7       	ldi	r24, 0x7F	; 127
    1e9e:	8f b9       	out	0x0f, r24	; 15
    1ea0:	77 9b       	sbis	0x0e, 7	; 14
    1ea2:	fe cf       	rjmp	.-4      	; 0x1ea0 <rf_polling_rx_packet+0x15e>
    1ea4:	1f b8       	out	0x0f, r1	; 15
    1ea6:	77 9b       	sbis	0x0e, 7	; 14
    1ea8:	fe cf       	rjmp	.-4      	; 0x1ea6 <rf_polling_rx_packet+0x164>
    1eaa:	e0 91 16 06 	lds	r30, 0x0616
    1eae:	f0 91 17 06 	lds	r31, 0x0617
    1eb2:	8f b1       	in	r24, 0x0f	; 15
    1eb4:	80 83       	st	Z, r24
    1eb6:	c0 9a       	sbi	0x18, 0	; 24

            		// Receive the rest of the packet
            		} else {
            */
            // Skip the destination PAN and address (that's taken care of by harware address recognition!)
            FASTSPI_READ_FIFO_GARBAGE(4);
    1eb8:	c0 98       	cbi	0x18, 0	; 24
    1eba:	8f e7       	ldi	r24, 0x7F	; 127
    1ebc:	8f b9       	out	0x0f, r24	; 15
    1ebe:	77 9b       	sbis	0x0e, 7	; 14
    1ec0:	fe cf       	rjmp	.-4      	; 0x1ebe <rf_polling_rx_packet+0x17c>
    1ec2:	84 e0       	ldi	r24, 0x04	; 4
    1ec4:	05 c0       	rjmp	.+10     	; 0x1ed0 <rf_polling_rx_packet+0x18e>
    1ec6:	1f b8       	out	0x0f, r1	; 15
    1ec8:	77 9b       	sbis	0x0e, 7	; 14
    1eca:	fe cf       	rjmp	.-4      	; 0x1ec8 <rf_polling_rx_packet+0x186>
    1ecc:	81 50       	subi	r24, 0x01	; 1
    1ece:	11 f0       	breq	.+4      	; 0x1ed4 <rf_polling_rx_packet+0x192>
    1ed0:	b7 99       	sbic	0x16, 7	; 22
    1ed2:	f9 cf       	rjmp	.-14     	; 0x1ec6 <rf_polling_rx_packet+0x184>
    1ed4:	c0 9a       	sbi	0x18, 0	; 24

            // Read the source address
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rfSettings.pRxInfo->srcAddr, 2);
    1ed6:	c0 98       	cbi	0x18, 0	; 24
    1ed8:	8f e7       	ldi	r24, 0x7F	; 127
    1eda:	8f b9       	out	0x0f, r24	; 15
    1edc:	77 9b       	sbis	0x0e, 7	; 14
    1ede:	fe cf       	rjmp	.-4      	; 0x1edc <rf_polling_rx_packet+0x19a>
    1ee0:	80 e0       	ldi	r24, 0x00	; 0
    1ee2:	90 e0       	ldi	r25, 0x00	; 0
    1ee4:	1f b8       	out	0x0f, r1	; 15
    1ee6:	77 9b       	sbis	0x0e, 7	; 14
    1ee8:	fe cf       	rjmp	.-4      	; 0x1ee6 <rf_polling_rx_packet+0x1a4>
    1eea:	e0 91 16 06 	lds	r30, 0x0616
    1eee:	f0 91 17 06 	lds	r31, 0x0617
    1ef2:	2f b1       	in	r18, 0x0f	; 15
    1ef4:	e8 0f       	add	r30, r24
    1ef6:	f9 1f       	adc	r31, r25
    1ef8:	21 83       	std	Z+1, r18	; 0x01
    1efa:	01 96       	adiw	r24, 0x01	; 1
    1efc:	82 30       	cpi	r24, 0x02	; 2
    1efe:	91 05       	cpc	r25, r1
    1f00:	89 f7       	brne	.-30     	; 0x1ee4 <rf_polling_rx_packet+0x1a2>
    1f02:	c0 9a       	sbi	0x18, 0	; 24

            if(frameControlField & RF_SEC_BM)
    1f04:	89 81       	ldd	r24, Y+1	; 0x01
    1f06:	83 ff       	sbrs	r24, 3
    1f08:	4d c0       	rjmp	.+154    	; 0x1fa4 <rf_polling_rx_packet+0x262>
            {
                uint8_t n;
                // READ rx_ctr and set it
                FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) &rx_ctr, 4);
    1f0a:	c0 98       	cbi	0x18, 0	; 24
    1f0c:	8f e7       	ldi	r24, 0x7F	; 127
    1f0e:	8f b9       	out	0x0f, r24	; 15
    1f10:	77 9b       	sbis	0x0e, 7	; 14
    1f12:	fe cf       	rjmp	.-4      	; 0x1f10 <rf_polling_rx_packet+0x1ce>
    1f14:	ed e0       	ldi	r30, 0x0D	; 13
    1f16:	f6 e0       	ldi	r31, 0x06	; 6
    1f18:	1f b8       	out	0x0f, r1	; 15
    1f1a:	77 9b       	sbis	0x0e, 7	; 14
    1f1c:	fe cf       	rjmp	.-4      	; 0x1f1a <rf_polling_rx_packet+0x1d8>
    1f1e:	8f b1       	in	r24, 0x0f	; 15
    1f20:	81 93       	st	Z+, r24
    1f22:	86 e0       	ldi	r24, 0x06	; 6
    1f24:	e1 31       	cpi	r30, 0x11	; 17
    1f26:	f8 07       	cpc	r31, r24
    1f28:	b9 f7       	brne	.-18     	; 0x1f18 <rf_polling_rx_packet+0x1d6>
    1f2a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[0],(CC2420RAM_RXNONCE+9),2,n);
    1f2c:	c0 98       	cbi	0x18, 0	; 24
    1f2e:	89 e9       	ldi	r24, 0x99	; 153
    1f30:	8f b9       	out	0x0f, r24	; 15
    1f32:	77 9b       	sbis	0x0e, 7	; 14
    1f34:	fe cf       	rjmp	.-4      	; 0x1f32 <rf_polling_rx_packet+0x1f0>
    1f36:	80 e8       	ldi	r24, 0x80	; 128
    1f38:	8f b9       	out	0x0f, r24	; 15
    1f3a:	77 9b       	sbis	0x0e, 7	; 14
    1f3c:	fe cf       	rjmp	.-4      	; 0x1f3a <rf_polling_rx_packet+0x1f8>
    1f3e:	82 e0       	ldi	r24, 0x02	; 2
    1f40:	81 50       	subi	r24, 0x01	; 1
    1f42:	e8 2f       	mov	r30, r24
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	e3 5f       	subi	r30, 0xF3	; 243
    1f48:	f9 4f       	sbci	r31, 0xF9	; 249
    1f4a:	90 81       	ld	r25, Z
    1f4c:	9f b9       	out	0x0f, r25	; 15
    1f4e:	77 9b       	sbis	0x0e, 7	; 14
    1f50:	fe cf       	rjmp	.-4      	; 0x1f4e <rf_polling_rx_packet+0x20c>
    1f52:	88 23       	and	r24, r24
    1f54:	a9 f7       	brne	.-22     	; 0x1f40 <rf_polling_rx_packet+0x1fe>
    1f56:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_WRITE_RAM(&rx_ctr[2],(CC2420RAM_RXNONCE+11),2,n);
    1f58:	c0 98       	cbi	0x18, 0	; 24
    1f5a:	8b e9       	ldi	r24, 0x9B	; 155
    1f5c:	8f b9       	out	0x0f, r24	; 15
    1f5e:	77 9b       	sbis	0x0e, 7	; 14
    1f60:	fe cf       	rjmp	.-4      	; 0x1f5e <rf_polling_rx_packet+0x21c>
    1f62:	80 e8       	ldi	r24, 0x80	; 128
    1f64:	8f b9       	out	0x0f, r24	; 15
    1f66:	77 9b       	sbis	0x0e, 7	; 14
    1f68:	fe cf       	rjmp	.-4      	; 0x1f66 <rf_polling_rx_packet+0x224>
    1f6a:	82 e0       	ldi	r24, 0x02	; 2
    1f6c:	81 50       	subi	r24, 0x01	; 1
    1f6e:	e8 2f       	mov	r30, r24
    1f70:	f0 e0       	ldi	r31, 0x00	; 0
    1f72:	e1 5f       	subi	r30, 0xF1	; 241
    1f74:	f9 4f       	sbci	r31, 0xF9	; 249
    1f76:	90 81       	ld	r25, Z
    1f78:	9f b9       	out	0x0f, r25	; 15
    1f7a:	77 9b       	sbis	0x0e, 7	; 14
    1f7c:	fe cf       	rjmp	.-4      	; 0x1f7a <rf_polling_rx_packet+0x238>
    1f7e:	88 23       	and	r24, r24
    1f80:	a9 f7       	brne	.-22     	; 0x1f6c <rf_polling_rx_packet+0x22a>
    1f82:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SRXDEC);  // if packet is encrypted then decrypt
    1f84:	c0 98       	cbi	0x18, 0	; 24
    1f86:	8c e0       	ldi	r24, 0x0C	; 12
    1f88:	8f b9       	out	0x0f, r24	; 15
    1f8a:	77 9b       	sbis	0x0e, 7	; 14
    1f8c:	fe cf       	rjmp	.-4      	; 0x1f8a <rf_polling_rx_packet+0x248>
    1f8e:	c0 9a       	sbi	0x18, 0	; 24
                last_pkt_encrypted=1;
    1f90:	81 e0       	ldi	r24, 0x01	; 1
    1f92:	80 93 22 06 	sts	0x0622, r24
                rfSettings.pRxInfo->length -= 4;
    1f96:	e0 91 16 06 	lds	r30, 0x0616
    1f9a:	f0 91 17 06 	lds	r31, 0x0617
    1f9e:	83 81       	ldd	r24, Z+3	; 0x03
    1fa0:	84 50       	subi	r24, 0x04	; 4
    1fa2:	83 83       	std	Z+3, r24	; 0x03
            }

            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
    1fa4:	c0 98       	cbi	0x18, 0	; 24
    1fa6:	8f e7       	ldi	r24, 0x7F	; 127
    1fa8:	8f b9       	out	0x0f, r24	; 15
    1faa:	77 9b       	sbis	0x0e, 7	; 14
    1fac:	fe cf       	rjmp	.-4      	; 0x1faa <rf_polling_rx_packet+0x268>
    1fae:	40 e0       	ldi	r20, 0x00	; 0
    1fb0:	0f c0       	rjmp	.+30     	; 0x1fd0 <rf_polling_rx_packet+0x28e>
    1fb2:	1f b8       	out	0x0f, r1	; 15
    1fb4:	77 9b       	sbis	0x0e, 7	; 14
    1fb6:	fe cf       	rjmp	.-4      	; 0x1fb4 <rf_polling_rx_packet+0x272>
    1fb8:	e0 91 16 06 	lds	r30, 0x0616
    1fbc:	f0 91 17 06 	lds	r31, 0x0617
    1fc0:	8f b1       	in	r24, 0x0f	; 15
    1fc2:	05 80       	ldd	r0, Z+5	; 0x05
    1fc4:	f6 81       	ldd	r31, Z+6	; 0x06
    1fc6:	e0 2d       	mov	r30, r0
    1fc8:	e4 0f       	add	r30, r20
    1fca:	f1 1d       	adc	r31, r1
    1fcc:	80 83       	st	Z, r24
    1fce:	4f 5f       	subi	r20, 0xFF	; 255
    1fd0:	e0 91 16 06 	lds	r30, 0x0616
    1fd4:	f0 91 17 06 	lds	r31, 0x0617
    1fd8:	24 2f       	mov	r18, r20
    1fda:	30 e0       	ldi	r19, 0x00	; 0
    1fdc:	83 81       	ldd	r24, Z+3	; 0x03
    1fde:	99 27       	eor	r25, r25
    1fe0:	87 fd       	sbrc	r24, 7
    1fe2:	90 95       	com	r25
    1fe4:	28 17       	cp	r18, r24
    1fe6:	39 07       	cpc	r19, r25
    1fe8:	24 f3       	brlt	.-56     	; 0x1fb2 <rf_polling_rx_packet+0x270>
    1fea:	c0 9a       	sbi	0x18, 0	; 24
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );
    1fec:	c0 98       	cbi	0x18, 0	; 24
    1fee:	8f e7       	ldi	r24, 0x7F	; 127
    1ff0:	8f b9       	out	0x0f, r24	; 15
    1ff2:	77 9b       	sbis	0x0e, 7	; 14
    1ff4:	fe cf       	rjmp	.-4      	; 0x1ff2 <rf_polling_rx_packet+0x2b0>
    1ff6:	1f b8       	out	0x0f, r1	; 15
    1ff8:	77 9b       	sbis	0x0e, 7	; 14
    1ffa:	fe cf       	rjmp	.-4      	; 0x1ff8 <rf_polling_rx_packet+0x2b6>
    1ffc:	6f b1       	in	r22, 0x0f	; 15
    1ffe:	c0 9a       	sbi	0x18, 0	; 24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    2000:	c0 98       	cbi	0x18, 0	; 24
    2002:	8f e7       	ldi	r24, 0x7F	; 127
    2004:	8f b9       	out	0x0f, r24	; 15
    2006:	77 9b       	sbis	0x0e, 7	; 14
    2008:	fe cf       	rjmp	.-4      	; 0x2006 <rf_polling_rx_packet+0x2c4>
    200a:	fe 01       	movw	r30, r28
    200c:	33 96       	adiw	r30, 0x03	; 3
{
    return SFD_IS_1;
}
uint16_t tmp_blah;

int8_t rf_polling_rx_packet()
    200e:	ce 01       	movw	r24, r28
    2010:	05 96       	adiw	r24, 0x05	; 5
            // Read the packet payload
            FASTSPI_READ_FIFO_NO_WAIT(rfSettings.pRxInfo->pPayload, rfSettings.pRxInfo->length);
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
    2012:	1f b8       	out	0x0f, r1	; 15
    2014:	77 9b       	sbis	0x0e, 7	; 14
    2016:	fe cf       	rjmp	.-4      	; 0x2014 <rf_polling_rx_packet+0x2d2>
    2018:	2f b1       	in	r18, 0x0f	; 15
    201a:	21 93       	st	Z+, r18
    201c:	e8 17       	cp	r30, r24
    201e:	f9 07       	cpc	r31, r25
    2020:	c1 f7       	brne	.-16     	; 0x2012 <rf_polling_rx_packet+0x2d0>
    2022:	c0 9a       	sbi	0x18, 0	; 24
            rfSettings.pRxInfo->rssi = pFooter[0];
    2024:	e0 91 16 06 	lds	r30, 0x0616
    2028:	f0 91 17 06 	lds	r31, 0x0617
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	80 87       	std	Z+8, r24	; 0x08
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2030:	50 e0       	ldi	r21, 0x00	; 0
            FASTSPI_READ_FIFO_NO_WAIT(&rx_checksum, 1 );

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
    2032:	40 e0       	ldi	r20, 0x00	; 0
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    2034:	0c c0       	rjmp	.+24     	; 0x204e <rf_polling_rx_packet+0x30c>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
    2036:	e0 91 16 06 	lds	r30, 0x0616
    203a:	f0 91 17 06 	lds	r31, 0x0617
    203e:	05 80       	ldd	r0, Z+5	; 0x05
    2040:	f6 81       	ldd	r31, Z+6	; 0x06
    2042:	e0 2d       	mov	r30, r0
    2044:	e8 0f       	add	r30, r24
    2046:	f9 1f       	adc	r31, r25
    2048:	80 81       	ld	r24, Z
    204a:	48 0f       	add	r20, r24

            // Read the footer to get the RSSI value
            FASTSPI_READ_FIFO_NO_WAIT((uint8_t*) pFooter, 2);
            rfSettings.pRxInfo->rssi = pFooter[0];
            checksum=0;
            for(i=0; i<rfSettings.pRxInfo->length; i++ )
    204c:	5f 5f       	subi	r21, 0xFF	; 255
    204e:	e0 91 16 06 	lds	r30, 0x0616
    2052:	f0 91 17 06 	lds	r31, 0x0617
    2056:	85 2f       	mov	r24, r21
    2058:	90 e0       	ldi	r25, 0x00	; 0
    205a:	23 81       	ldd	r18, Z+3	; 0x03
    205c:	33 27       	eor	r19, r19
    205e:	27 fd       	sbrc	r18, 7
    2060:	30 95       	com	r19
    2062:	82 17       	cp	r24, r18
    2064:	93 07       	cpc	r25, r19
    2066:	3c f3       	brlt	.-50     	; 0x2036 <rf_polling_rx_packet+0x2f4>
            {
                checksum+=rfSettings.pRxInfo->pPayload[i];
                //printf( "%d ", rfSettings.pRxInfo->pPayload[i]);
            }

            if(checksum!=rx_checksum)
    2068:	46 17       	cp	r20, r22
    206a:	c1 f0       	breq	.+48     	; 0x209c <rf_polling_rx_packet+0x35a>
            {
                //printf( "Checksum failed %d %d\r",rx_checksum, checksum );
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    206c:	c0 98       	cbi	0x18, 0	; 24
    206e:	8f e7       	ldi	r24, 0x7F	; 127
    2070:	8f b9       	out	0x0f, r24	; 15
    2072:	77 9b       	sbis	0x0e, 7	; 14
    2074:	fe cf       	rjmp	.-4      	; 0x2072 <rf_polling_rx_packet+0x330>
    2076:	1f b8       	out	0x0f, r1	; 15
    2078:	77 9b       	sbis	0x0e, 7	; 14
    207a:	fe cf       	rjmp	.-4      	; 0x2078 <rf_polling_rx_packet+0x336>
    207c:	8f b1       	in	r24, 0x0f	; 15
    207e:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    2080:	c0 98       	cbi	0x18, 0	; 24
    2082:	88 e0       	ldi	r24, 0x08	; 8
    2084:	8f b9       	out	0x0f, r24	; 15
    2086:	77 9b       	sbis	0x0e, 7	; 14
    2088:	fe cf       	rjmp	.-4      	; 0x2086 <rf_polling_rx_packet+0x344>
    208a:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    208c:	c0 98       	cbi	0x18, 0	; 24
    208e:	88 e0       	ldi	r24, 0x08	; 8
    2090:	8f b9       	out	0x0f, r24	; 15
    2092:	77 9b       	sbis	0x0e, 7	; 14
    2094:	fe cf       	rjmp	.-4      	; 0x2092 <rf_polling_rx_packet+0x350>
    2096:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -4;
    2098:	8c ef       	ldi	r24, 0xFC	; 252
    209a:	23 c0       	rjmp	.+70     	; 0x20e2 <rf_polling_rx_packet+0x3a0>
            }
            if (pFooter[1] & RF_CRC_OK_BM)
    209c:	8c 81       	ldd	r24, Y+4	; 0x04
    209e:	87 ff       	sbrs	r24, 7
    20a0:	07 c0       	rjmp	.+14     	; 0x20b0 <rf_polling_rx_packet+0x36e>
            {
                //rfSettings.pRxInfo = rf_rx_callback(rfSettings.pRxInfo);
                rx_ready++;
    20a2:	80 91 27 06 	lds	r24, 0x0627
    20a6:	8f 5f       	subi	r24, 0xFF	; 255
    20a8:	80 93 27 06 	sts	0x0627, r24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return 1;
    20ac:	81 e0       	ldi	r24, 0x01	; 1
    20ae:	19 c0       	rjmp	.+50     	; 0x20e2 <rf_polling_rx_packet+0x3a0>
            }
            else
            {
                // always read 1 byte before flush (data sheet pg 62)
                FASTSPI_READ_FIFO_BYTE(tmp);
    20b0:	c0 98       	cbi	0x18, 0	; 24
    20b2:	8f e7       	ldi	r24, 0x7F	; 127
    20b4:	8f b9       	out	0x0f, r24	; 15
    20b6:	77 9b       	sbis	0x0e, 7	; 14
    20b8:	fe cf       	rjmp	.-4      	; 0x20b6 <rf_polling_rx_packet+0x374>
    20ba:	1f b8       	out	0x0f, r1	; 15
    20bc:	77 9b       	sbis	0x0e, 7	; 14
    20be:	fe cf       	rjmp	.-4      	; 0x20bc <rf_polling_rx_packet+0x37a>
    20c0:	8f b1       	in	r24, 0x0f	; 15
    20c2:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20c4:	c0 98       	cbi	0x18, 0	; 24
    20c6:	88 e0       	ldi	r24, 0x08	; 8
    20c8:	8f b9       	out	0x0f, r24	; 15
    20ca:	77 9b       	sbis	0x0e, 7	; 14
    20cc:	fe cf       	rjmp	.-4      	; 0x20ca <rf_polling_rx_packet+0x388>
    20ce:	c0 9a       	sbi	0x18, 0	; 24
                FASTSPI_STROBE(CC2420_SFLUSHRX);
    20d0:	c0 98       	cbi	0x18, 0	; 24
    20d2:	88 e0       	ldi	r24, 0x08	; 8
    20d4:	8f b9       	out	0x0f, r24	; 15
    20d6:	77 9b       	sbis	0x0e, 7	; 14
    20d8:	fe cf       	rjmp	.-4      	; 0x20d6 <rf_polling_rx_packet+0x394>
    20da:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
                nrk_sem_post(radio_sem);
#endif
                return -5;
    20dc:	8b ef       	ldi	r24, 0xFB	; 251
    20de:	01 c0       	rjmp	.+2      	; 0x20e2 <rf_polling_rx_packet+0x3a0>

    }
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
    return 0;
    20e0:	80 e0       	ldi	r24, 0x00	; 0
}
    20e2:	0f 90       	pop	r0
    20e4:	0f 90       	pop	r0
    20e6:	0f 90       	pop	r0
    20e8:	0f 90       	pop	r0
    20ea:	cf 91       	pop	r28
    20ec:	df 91       	pop	r29
    20ee:	08 95       	ret

000020f0 <rf_rx_packet>:

int8_t rf_rx_packet()
{
    int8_t tmp;
    if(rx_ready>0)
    20f0:	80 91 27 06 	lds	r24, 0x0627
    20f4:	88 23       	and	r24, r24
    20f6:	29 f0       	breq	.+10     	; 0x2102 <rf_rx_packet+0x12>
    {
        tmp=rx_ready;
    20f8:	80 91 27 06 	lds	r24, 0x0627
        rx_ready=0;
    20fc:	10 92 27 06 	sts	0x0627, r1
        return tmp;
    2100:	08 95       	ret
    }
    return 0;
    2102:	80 e0       	ldi	r24, 0x00	; 0
}
    2104:	08 95       	ret

00002106 <rf_flush_rx_fifo>:


inline void rf_flush_rx_fifo()
{
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    2106:	c0 98       	cbi	0x18, 0	; 24
    2108:	88 e0       	ldi	r24, 0x08	; 8
    210a:	8f b9       	out	0x0f, r24	; 15
    210c:	77 9b       	sbis	0x0e, 7	; 14
    210e:	fe cf       	rjmp	.-4      	; 0x210c <rf_flush_rx_fifo+0x6>
    2110:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_STROBE(CC2420_SFLUSHRX);
    2112:	c0 98       	cbi	0x18, 0	; 24
    2114:	88 e0       	ldi	r24, 0x08	; 8
    2116:	8f b9       	out	0x0f, r24	; 15
    2118:	77 9b       	sbis	0x0e, 7	; 14
    211a:	fe cf       	rjmp	.-4      	; 0x2118 <rf_flush_rx_fifo+0x12>
    211c:	c0 9a       	sbi	0x18, 0	; 24
}
    211e:	08 95       	ret

00002120 <rf_set_cca_thresh>:
    uint16_t val;
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif

    val=(t<<8) | 0x80;
    2120:	99 27       	eor	r25, r25
    2122:	87 fd       	sbrc	r24, 7
    2124:	90 95       	com	r25
    2126:	98 2f       	mov	r25, r24
    2128:	88 27       	eor	r24, r24
    212a:	80 68       	ori	r24, 0x80	; 128
    FASTSPI_SETREG(CC2420_RSSI, val);
    212c:	c0 98       	cbi	0x18, 0	; 24
    212e:	23 e1       	ldi	r18, 0x13	; 19
    2130:	2f b9       	out	0x0f, r18	; 15
    2132:	77 9b       	sbis	0x0e, 7	; 14
    2134:	fe cf       	rjmp	.-4      	; 0x2132 <rf_set_cca_thresh+0x12>
    2136:	9f b9       	out	0x0f, r25	; 15
    2138:	77 9b       	sbis	0x0e, 7	; 14
    213a:	fe cf       	rjmp	.-4      	; 0x2138 <rf_set_cca_thresh+0x18>
    213c:	8f b9       	out	0x0f, r24	; 15
    213e:	77 9b       	sbis	0x0e, 7	; 14
    2140:	fe cf       	rjmp	.-4      	; 0x213e <rf_set_cca_thresh+0x1e>
    2142:	c0 9a       	sbi	0x18, 0	; 24

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    2144:	08 95       	ret

00002146 <rf_test_mode>:
{

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif
    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    2146:	c0 98       	cbi	0x18, 0	; 24
    2148:	86 e0       	ldi	r24, 0x06	; 6
    214a:	8f b9       	out	0x0f, r24	; 15
    214c:	77 9b       	sbis	0x0e, 7	; 14
    214e:	fe cf       	rjmp	.-4      	; 0x214c <rf_test_mode+0x6>
    2150:	c0 9a       	sbi	0x18, 0	; 24
    // RF studio" uses TX_MODE=3 (CC2420_MDMCTRL1=0x050C)
    // to send an unmodulated carrier; data sheet says TX_MODE
    // can be 2 or 3. So it should not matter...
    // HOWEVER, using (TX_MODE=3) sometimes causes problems when
    // going back to "data" mode!
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0508); // MDMCTRL1 with TX_MODE=2
    2152:	c0 98       	cbi	0x18, 0	; 24
    2154:	82 e1       	ldi	r24, 0x12	; 18
    2156:	8f b9       	out	0x0f, r24	; 15
    2158:	77 9b       	sbis	0x0e, 7	; 14
    215a:	fe cf       	rjmp	.-4      	; 0x2158 <rf_test_mode+0x12>
    215c:	85 e0       	ldi	r24, 0x05	; 5
    215e:	8f b9       	out	0x0f, r24	; 15
    2160:	77 9b       	sbis	0x0e, 7	; 14
    2162:	fe cf       	rjmp	.-4      	; 0x2160 <rf_test_mode+0x1a>
    2164:	88 e0       	ldi	r24, 0x08	; 8
    2166:	8f b9       	out	0x0f, r24	; 15
    2168:	77 9b       	sbis	0x0e, 7	; 14
    216a:	fe cf       	rjmp	.-4      	; 0x2168 <rf_test_mode+0x22>
    216c:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0x1800); // send unmodulated carrier
    216e:	c0 98       	cbi	0x18, 0	; 24
    2170:	8e e2       	ldi	r24, 0x2E	; 46
    2172:	8f b9       	out	0x0f, r24	; 15
    2174:	77 9b       	sbis	0x0e, 7	; 14
    2176:	fe cf       	rjmp	.-4      	; 0x2174 <rf_test_mode+0x2e>
    2178:	88 e1       	ldi	r24, 0x18	; 24
    217a:	8f b9       	out	0x0f, r24	; 15
    217c:	77 9b       	sbis	0x0e, 7	; 14
    217e:	fe cf       	rjmp	.-4      	; 0x217c <rf_test_mode+0x36>
    2180:	1f b8       	out	0x0f, r1	; 15
    2182:	77 9b       	sbis	0x0e, 7	; 14
    2184:	fe cf       	rjmp	.-4      	; 0x2182 <rf_test_mode+0x3c>
    2186:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    2188:	0e 94 83 10 	call	0x2106	; 0x2106 <rf_flush_rx_fifo>

#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    218c:	08 95       	ret

0000218e <rf_data_mode>:
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_pend(radio_sem);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); //stop radio
    218e:	c0 98       	cbi	0x18, 0	; 24
    2190:	86 e0       	ldi	r24, 0x06	; 6
    2192:	8f b9       	out	0x0f, r24	; 15
    2194:	77 9b       	sbis	0x0e, 7	; 14
    2196:	fe cf       	rjmp	.-4      	; 0x2194 <rf_data_mode+0x6>
    2198:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0500); // default MDMCTRL1 value
    219a:	c0 98       	cbi	0x18, 0	; 24
    219c:	82 e1       	ldi	r24, 0x12	; 18
    219e:	8f b9       	out	0x0f, r24	; 15
    21a0:	77 9b       	sbis	0x0e, 7	; 14
    21a2:	fe cf       	rjmp	.-4      	; 0x21a0 <rf_data_mode+0x12>
    21a4:	85 e0       	ldi	r24, 0x05	; 5
    21a6:	8f b9       	out	0x0f, r24	; 15
    21a8:	77 9b       	sbis	0x0e, 7	; 14
    21aa:	fe cf       	rjmp	.-4      	; 0x21a8 <rf_data_mode+0x1a>
    21ac:	1f b8       	out	0x0f, r1	; 15
    21ae:	77 9b       	sbis	0x0e, 7	; 14
    21b0:	fe cf       	rjmp	.-4      	; 0x21ae <rf_data_mode+0x20>
    21b2:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_DACTST, 0); // default value
    21b4:	c0 98       	cbi	0x18, 0	; 24
    21b6:	8e e2       	ldi	r24, 0x2E	; 46
    21b8:	8f b9       	out	0x0f, r24	; 15
    21ba:	77 9b       	sbis	0x0e, 7	; 14
    21bc:	fe cf       	rjmp	.-4      	; 0x21ba <rf_data_mode+0x2c>
    21be:	1f b8       	out	0x0f, r1	; 15
    21c0:	77 9b       	sbis	0x0e, 7	; 14
    21c2:	fe cf       	rjmp	.-4      	; 0x21c0 <rf_data_mode+0x32>
    21c4:	1f b8       	out	0x0f, r1	; 15
    21c6:	77 9b       	sbis	0x0e, 7	; 14
    21c8:	fe cf       	rjmp	.-4      	; 0x21c6 <rf_data_mode+0x38>
    21ca:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21cc:	0e 94 83 10 	call	0x2106	; 0x2106 <rf_flush_rx_fifo>
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    21d0:	08 95       	ret

000021d2 <rf_rx_set_serial>:
 * Use rf_rx_on() to start rcv, then wait for SFD / FIFOP. Sample during each high edge of FIFOP
 * This can be undone by using rf_data_mode()
 */
void rf_rx_set_serial()
{
    FASTSPI_STROBE(CC2420_SRFOFF);           // stop radio
    21d2:	c0 98       	cbi	0x18, 0	; 24
    21d4:	86 e0       	ldi	r24, 0x06	; 6
    21d6:	8f b9       	out	0x0f, r24	; 15
    21d8:	77 9b       	sbis	0x0e, 7	; 14
    21da:	fe cf       	rjmp	.-4      	; 0x21d8 <rf_rx_set_serial+0x6>
    21dc:	c0 9a       	sbi	0x18, 0	; 24
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0501); // Set RX_MODE to 1
    21de:	c0 98       	cbi	0x18, 0	; 24
    21e0:	82 e1       	ldi	r24, 0x12	; 18
    21e2:	8f b9       	out	0x0f, r24	; 15
    21e4:	77 9b       	sbis	0x0e, 7	; 14
    21e6:	fe cf       	rjmp	.-4      	; 0x21e4 <rf_rx_set_serial+0x12>
    21e8:	85 e0       	ldi	r24, 0x05	; 5
    21ea:	8f b9       	out	0x0f, r24	; 15
    21ec:	77 9b       	sbis	0x0e, 7	; 14
    21ee:	fe cf       	rjmp	.-4      	; 0x21ec <rf_rx_set_serial+0x1a>
    21f0:	81 e0       	ldi	r24, 0x01	; 1
    21f2:	8f b9       	out	0x0f, r24	; 15
    21f4:	77 9b       	sbis	0x0e, 7	; 14
    21f6:	fe cf       	rjmp	.-4      	; 0x21f4 <rf_rx_set_serial+0x22>
    21f8:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    21fa:	0e 94 83 10 	call	0x2106	; 0x2106 <rf_flush_rx_fifo>
}
    21fe:	08 95       	ret

00002200 <rf_tx_set_serial>:
 * NOTE: You must set the FIFO pin to output mode in order to do this!
 * This can be undone by calling rf_data_mode()
 */
void rf_tx_set_serial()
{
    FASTSPI_SETREG(CC2420_MDMCTRL1, 0x0504); // set TXMODE to 1
    2200:	c0 98       	cbi	0x18, 0	; 24
    2202:	82 e1       	ldi	r24, 0x12	; 18
    2204:	8f b9       	out	0x0f, r24	; 15
    2206:	77 9b       	sbis	0x0e, 7	; 14
    2208:	fe cf       	rjmp	.-4      	; 0x2206 <rf_tx_set_serial+0x6>
    220a:	85 e0       	ldi	r24, 0x05	; 5
    220c:	8f b9       	out	0x0f, r24	; 15
    220e:	77 9b       	sbis	0x0e, 7	; 14
    2210:	fe cf       	rjmp	.-4      	; 0x220e <rf_tx_set_serial+0xe>
    2212:	84 e0       	ldi	r24, 0x04	; 4
    2214:	8f b9       	out	0x0f, r24	; 15
    2216:	77 9b       	sbis	0x0e, 7	; 14
    2218:	fe cf       	rjmp	.-4      	; 0x2216 <rf_tx_set_serial+0x16>
    221a:	c0 9a       	sbi	0x18, 0	; 24
    rf_flush_rx_fifo();
    221c:	0e 94 83 10 	call	0x2106	; 0x2106 <rf_flush_rx_fifo>
}
    2220:	08 95       	ret

00002222 <rf_set_preamble_length>:
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    mdmctrl0 |= (length & 0x000F);
    2222:	90 e0       	ldi	r25, 0x00	; 0
    2224:	8f 70       	andi	r24, 0x0F	; 15
    2226:	90 70       	andi	r25, 0x00	; 0
 * (3 bytes is 802.15.4 compliant, so length arg would be 2)
 * Length arg supports values 0 to 15. See the datasheet of course for more details
 */
void rf_set_preamble_length(uint8_t length)
{
    mdmctrl0 &= (0xFFF0);
    2228:	20 91 14 06 	lds	r18, 0x0614
    222c:	30 91 15 06 	lds	r19, 0x0615
    2230:	20 7f       	andi	r18, 0xF0	; 240
    mdmctrl0 |= (length & 0x000F);
    2232:	82 2b       	or	r24, r18
    2234:	93 2b       	or	r25, r19
    2236:	90 93 15 06 	sts	0x0615, r25
    223a:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    223e:	c0 98       	cbi	0x18, 0	; 24
    2240:	81 e1       	ldi	r24, 0x11	; 17
    2242:	8f b9       	out	0x0f, r24	; 15
    2244:	77 9b       	sbis	0x0e, 7	; 14
    2246:	fe cf       	rjmp	.-4      	; 0x2244 <rf_set_preamble_length+0x22>
    2248:	80 91 15 06 	lds	r24, 0x0615
    224c:	8f b9       	out	0x0f, r24	; 15
    224e:	77 9b       	sbis	0x0e, 7	; 14
    2250:	fe cf       	rjmp	.-4      	; 0x224e <rf_set_preamble_length+0x2c>
    2252:	80 91 14 06 	lds	r24, 0x0614
    2256:	8f b9       	out	0x0f, r24	; 15
    2258:	77 9b       	sbis	0x0e, 7	; 14
    225a:	fe cf       	rjmp	.-4      	; 0x2258 <rf_set_preamble_length+0x36>
    225c:	c0 9a       	sbi	0x18, 0	; 24
}
    225e:	08 95       	ret

00002260 <rf_set_cca_mode>:
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    mdmctrl0 |= ((mode & 0x3) << 6);
    2260:	90 e0       	ldi	r25, 0x00	; 0
    2262:	26 e0       	ldi	r18, 0x06	; 6
    2264:	88 0f       	add	r24, r24
    2266:	99 1f       	adc	r25, r25
    2268:	2a 95       	dec	r18
    226a:	e1 f7       	brne	.-8      	; 0x2264 <rf_set_cca_mode+0x4>
    226c:	90 70       	andi	r25, 0x00	; 0
 * Set the CCA mode
 * Accept 1-3 as argument
 */
void rf_set_cca_mode(uint8_t mode)
{
    mdmctrl0 &= (0xFF3F);
    226e:	20 91 14 06 	lds	r18, 0x0614
    2272:	30 91 15 06 	lds	r19, 0x0615
    2276:	2f 73       	andi	r18, 0x3F	; 63
    mdmctrl0 |= ((mode & 0x3) << 6);
    2278:	82 2b       	or	r24, r18
    227a:	93 2b       	or	r25, r19
    227c:	90 93 15 06 	sts	0x0615, r25
    2280:	80 93 14 06 	sts	0x0614, r24
    FASTSPI_SETREG(CC2420_MDMCTRL0, mdmctrl0);
    2284:	c0 98       	cbi	0x18, 0	; 24
    2286:	81 e1       	ldi	r24, 0x11	; 17
    2288:	8f b9       	out	0x0f, r24	; 15
    228a:	77 9b       	sbis	0x0e, 7	; 14
    228c:	fe cf       	rjmp	.-4      	; 0x228a <rf_set_cca_mode+0x2a>
    228e:	80 91 15 06 	lds	r24, 0x0615
    2292:	8f b9       	out	0x0f, r24	; 15
    2294:	77 9b       	sbis	0x0e, 7	; 14
    2296:	fe cf       	rjmp	.-4      	; 0x2294 <rf_set_cca_mode+0x34>
    2298:	80 91 14 06 	lds	r24, 0x0614
    229c:	8f b9       	out	0x0f, r24	; 15
    229e:	77 9b       	sbis	0x0e, 7	; 14
    22a0:	fe cf       	rjmp	.-4      	; 0x229e <rf_set_cca_mode+0x3e>
    22a2:	c0 9a       	sbi	0x18, 0	; 24
}
    22a4:	08 95       	ret

000022a6 <rf_carrier_on>:
    nrk_spin_wait_us(OSC_STARTUP_DELAY);
#endif



    FASTSPI_STROBE(CC2420_STXON); // tell radio to start sending
    22a6:	c0 98       	cbi	0x18, 0	; 24
    22a8:	84 e0       	ldi	r24, 0x04	; 4
    22aa:	8f b9       	out	0x0f, r24	; 15
    22ac:	77 9b       	sbis	0x0e, 7	; 14
    22ae:	fe cf       	rjmp	.-4      	; 0x22ac <rf_carrier_on+0x6>
    22b0:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    22b2:	08 95       	ret

000022b4 <rf_carrier_off>:
#ifdef CC2420_OSC_OPT
    FASTSPI_STROBE(CC2420_SXOSCOFF);
#endif


    FASTSPI_STROBE(CC2420_SRFOFF); // stop radio
    22b4:	c0 98       	cbi	0x18, 0	; 24
    22b6:	86 e0       	ldi	r24, 0x06	; 6
    22b8:	8f b9       	out	0x0f, r24	; 15
    22ba:	77 9b       	sbis	0x0e, 7	; 14
    22bc:	fe cf       	rjmp	.-4      	; 0x22ba <rf_carrier_off+0x6>
    22be:	c0 9a       	sbi	0x18, 0	; 24
#ifdef RADIO_PRIORITY_CEILING
    nrk_sem_post(radio_sem);
#endif
}
    22c0:	08 95       	ret

000022c2 <getc0>:
}

char getc0(void)
{
    unsigned char tmp;
    UART0_WAIT_AND_RECEIVE(tmp);
    22c2:	5f 9b       	sbis	0x0b, 7	; 11
    22c4:	fe cf       	rjmp	.-4      	; 0x22c2 <getc0>
    22c6:	5f 98       	cbi	0x0b, 7	; 11
    22c8:	8c b1       	in	r24, 0x0c	; 12
    return tmp;
}
    22ca:	08 95       	ret

000022cc <putc0>:
}
*/

void putc0(char x)
{
    UART0_WAIT_AND_SEND(x);
    22cc:	5d 9b       	sbis	0x0b, 5	; 11
    22ce:	fe cf       	rjmp	.-4      	; 0x22cc <putc0>
    22d0:	5d 98       	cbi	0x0b, 5	; 11
    22d2:	8c b9       	out	0x0c, r24	; 12
}
    22d4:	08 95       	ret

000022d6 <nrk_uart_rx_signal_get>:
#else

nrk_sig_t nrk_uart_rx_signal_get()
{
    return NRK_ERROR;
}
    22d6:	8f ef       	ldi	r24, 0xFF	; 255
    22d8:	08 95       	ret

000022da <nrk_uart_data_ready>:


uint8_t nrk_uart_data_ready(uint8_t uart_num)
{
    if(uart_num==0)
    22da:	88 23       	and	r24, r24
    22dc:	11 f4       	brne	.+4      	; 0x22e2 <nrk_uart_data_ready+0x8>
    {
        if( UCSR0A & BM(RXC0) ) return 1;
    22de:	8b b1       	in	r24, 0x0b	; 11
    22e0:	04 c0       	rjmp	.+8      	; 0x22ea <nrk_uart_data_ready+0x10>
    }
    if(uart_num==1)
    22e2:	81 30       	cpi	r24, 0x01	; 1
    22e4:	31 f4       	brne	.+12     	; 0x22f2 <nrk_uart_data_ready+0x18>
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    22e6:	80 91 9b 00 	lds	r24, 0x009B
{
    return NRK_ERROR;
}


uint8_t nrk_uart_data_ready(uint8_t uart_num)
    22ea:	88 1f       	adc	r24, r24
    22ec:	88 27       	eor	r24, r24
    22ee:	88 1f       	adc	r24, r24
    22f0:	08 95       	ret
    }
    if(uart_num==1)
    {
        if( UCSR1A & BM(RXC1) ) return 1;
    }
    return 0;
    22f2:	80 e0       	ldi	r24, 0x00	; 0
}
    22f4:	08 95       	ret

000022f6 <nrk_kprintf>:
}

#endif

void nrk_kprintf( const char *addr)
{
    22f6:	cf 93       	push	r28
    22f8:	df 93       	push	r29
    22fa:	ec 01       	movw	r28, r24
    char c;
    while((c=pgm_read_byte(addr++)))
    22fc:	07 c0       	rjmp	.+14     	; 0x230c <nrk_kprintf+0x16>
        putchar(c);
    22fe:	60 91 23 07 	lds	r22, 0x0723
    2302:	70 91 24 07 	lds	r23, 0x0724
    2306:	90 e0       	ldi	r25, 0x00	; 0
    2308:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    230c:	fe 01       	movw	r30, r28
#endif

void nrk_kprintf( const char *addr)
{
    char c;
    while((c=pgm_read_byte(addr++)))
    230e:	21 96       	adiw	r28, 0x01	; 1
    2310:	84 91       	lpm	r24, Z+
    2312:	88 23       	and	r24, r24
    2314:	a1 f7       	brne	.-24     	; 0x22fe <nrk_kprintf+0x8>
        putchar(c);
}
    2316:	df 91       	pop	r29
    2318:	cf 91       	pop	r28
    231a:	08 95       	ret

0000231c <nrk_gpio_set>:
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    231c:	8f 3f       	cpi	r24, 0xFF	; 255
    231e:	09 f4       	brne	.+2      	; 0x2322 <nrk_gpio_set+0x6>
    2320:	3f c0       	rjmp	.+126    	; 0x23a0 <nrk_gpio_set+0x84>
//-------------------------------
// GPIO handling functions
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2322:	98 2f       	mov	r25, r24
    2324:	96 95       	lsr	r25
    2326:	96 95       	lsr	r25
    2328:	96 95       	lsr	r25
    232a:	21 e0       	ldi	r18, 0x01	; 1
    232c:	30 e0       	ldi	r19, 0x00	; 0
    232e:	02 c0       	rjmp	.+4      	; 0x2334 <nrk_gpio_set+0x18>
    2330:	22 0f       	add	r18, r18
    2332:	33 1f       	adc	r19, r19
    2334:	9a 95       	dec	r25
    2336:	e2 f7       	brpl	.-8      	; 0x2330 <nrk_gpio_set+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    2338:	90 e0       	ldi	r25, 0x00	; 0
    233a:	87 70       	andi	r24, 0x07	; 7
    233c:	90 70       	andi	r25, 0x00	; 0
    233e:	82 30       	cpi	r24, 0x02	; 2
    2340:	91 05       	cpc	r25, r1
    2342:	d9 f0       	breq	.+54     	; 0x237a <nrk_gpio_set+0x5e>
    2344:	83 30       	cpi	r24, 0x03	; 3
    2346:	91 05       	cpc	r25, r1
    2348:	34 f4       	brge	.+12     	; 0x2356 <nrk_gpio_set+0x3a>
    234a:	00 97       	sbiw	r24, 0x00	; 0
    234c:	71 f0       	breq	.+28     	; 0x236a <nrk_gpio_set+0x4e>
    234e:	81 30       	cpi	r24, 0x01	; 1
    2350:	91 05       	cpc	r25, r1
    2352:	41 f5       	brne	.+80     	; 0x23a4 <nrk_gpio_set+0x88>
    2354:	0e c0       	rjmp	.+28     	; 0x2372 <nrk_gpio_set+0x56>
    2356:	84 30       	cpi	r24, 0x04	; 4
    2358:	91 05       	cpc	r25, r1
    235a:	c1 f0       	breq	.+48     	; 0x238c <nrk_gpio_set+0x70>
    235c:	84 30       	cpi	r24, 0x04	; 4
    235e:	91 05       	cpc	r25, r1
    2360:	8c f0       	brlt	.+34     	; 0x2384 <nrk_gpio_set+0x68>
    2362:	85 30       	cpi	r24, 0x05	; 5
    2364:	91 05       	cpc	r25, r1
    2366:	f1 f4       	brne	.+60     	; 0x23a4 <nrk_gpio_set+0x88>
    2368:	15 c0       	rjmp	.+42     	; 0x2394 <nrk_gpio_set+0x78>
    {
        case NRK_PORTA: PORTA |= bitvalue;
    236a:	8b b3       	in	r24, 0x1b	; 27
    236c:	82 2b       	or	r24, r18
    236e:	8b bb       	out	0x1b, r24	; 27
    2370:	07 c0       	rjmp	.+14     	; 0x2380 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTB: PORTB |= bitvalue;
    2372:	88 b3       	in	r24, 0x18	; 24
    2374:	82 2b       	or	r24, r18
    2376:	88 bb       	out	0x18, r24	; 24
    2378:	03 c0       	rjmp	.+6      	; 0x2380 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTC: PORTC |= bitvalue;
    237a:	85 b3       	in	r24, 0x15	; 21
    237c:	82 2b       	or	r24, r18
    237e:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    2380:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA |= bitvalue;
            break;
        case NRK_PORTB: PORTB |= bitvalue;
            break;
        case NRK_PORTC: PORTC |= bitvalue;
            break;
    2382:	08 95       	ret
        case NRK_PORTD: PORTD |= bitvalue;
    2384:	82 b3       	in	r24, 0x12	; 18
    2386:	82 2b       	or	r24, r18
    2388:	82 bb       	out	0x12, r24	; 18
    238a:	fa cf       	rjmp	.-12     	; 0x2380 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTE: PORTE |= bitvalue;
    238c:	83 b1       	in	r24, 0x03	; 3
    238e:	82 2b       	or	r24, r18
    2390:	83 b9       	out	0x03, r24	; 3
    2392:	f6 cf       	rjmp	.-20     	; 0x2380 <nrk_gpio_set+0x64>
            break;
        case NRK_PORTF: PORTF |= bitvalue;
    2394:	80 91 62 00 	lds	r24, 0x0062
    2398:	82 2b       	or	r24, r18
    239a:	80 93 62 00 	sts	0x0062, r24
    239e:	f0 cf       	rjmp	.-32     	; 0x2380 <nrk_gpio_set+0x64>
int8_t nrk_gpio_set(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23a0:	8f ef       	ldi	r24, 0xFF	; 255
    23a2:	08 95       	ret
        case NRK_PORTE: PORTE |= bitvalue;
            break;
        case NRK_PORTF: PORTF |= bitvalue;
            break;
        default:
            return -1;
    23a4:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    23a6:	08 95       	ret

000023a8 <nrk_gpio_clr>:
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    23a8:	8f 3f       	cpi	r24, 0xFF	; 255
    23aa:	09 f4       	brne	.+2      	; 0x23ae <nrk_gpio_clr+0x6>
    23ac:	40 c0       	rjmp	.+128    	; 0x242e <nrk_gpio_clr+0x86>
}

int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);
    23ae:	98 2f       	mov	r25, r24
    23b0:	96 95       	lsr	r25
    23b2:	96 95       	lsr	r25
    23b4:	96 95       	lsr	r25
    23b6:	21 e0       	ldi	r18, 0x01	; 1
    23b8:	30 e0       	ldi	r19, 0x00	; 0
    23ba:	02 c0       	rjmp	.+4      	; 0x23c0 <nrk_gpio_clr+0x18>
    23bc:	22 0f       	add	r18, r18
    23be:	33 1f       	adc	r19, r19
    23c0:	9a 95       	dec	r25
    23c2:	e2 f7       	brpl	.-8      	; 0x23bc <nrk_gpio_clr+0x14>
    23c4:	20 95       	com	r18

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    23c6:	90 e0       	ldi	r25, 0x00	; 0
    23c8:	87 70       	andi	r24, 0x07	; 7
    23ca:	90 70       	andi	r25, 0x00	; 0
    23cc:	82 30       	cpi	r24, 0x02	; 2
    23ce:	91 05       	cpc	r25, r1
    23d0:	d9 f0       	breq	.+54     	; 0x2408 <nrk_gpio_clr+0x60>
    23d2:	83 30       	cpi	r24, 0x03	; 3
    23d4:	91 05       	cpc	r25, r1
    23d6:	34 f4       	brge	.+12     	; 0x23e4 <nrk_gpio_clr+0x3c>
    23d8:	00 97       	sbiw	r24, 0x00	; 0
    23da:	71 f0       	breq	.+28     	; 0x23f8 <nrk_gpio_clr+0x50>
    23dc:	81 30       	cpi	r24, 0x01	; 1
    23de:	91 05       	cpc	r25, r1
    23e0:	41 f5       	brne	.+80     	; 0x2432 <nrk_gpio_clr+0x8a>
    23e2:	0e c0       	rjmp	.+28     	; 0x2400 <nrk_gpio_clr+0x58>
    23e4:	84 30       	cpi	r24, 0x04	; 4
    23e6:	91 05       	cpc	r25, r1
    23e8:	c1 f0       	breq	.+48     	; 0x241a <nrk_gpio_clr+0x72>
    23ea:	84 30       	cpi	r24, 0x04	; 4
    23ec:	91 05       	cpc	r25, r1
    23ee:	8c f0       	brlt	.+34     	; 0x2412 <nrk_gpio_clr+0x6a>
    23f0:	85 30       	cpi	r24, 0x05	; 5
    23f2:	91 05       	cpc	r25, r1
    23f4:	f1 f4       	brne	.+60     	; 0x2432 <nrk_gpio_clr+0x8a>
    23f6:	15 c0       	rjmp	.+42     	; 0x2422 <nrk_gpio_clr+0x7a>
    {
        case NRK_PORTA: PORTA &= bitvalue;
    23f8:	8b b3       	in	r24, 0x1b	; 27
    23fa:	82 23       	and	r24, r18
    23fc:	8b bb       	out	0x1b, r24	; 27
    23fe:	07 c0       	rjmp	.+14     	; 0x240e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTB: PORTB &= bitvalue;
    2400:	88 b3       	in	r24, 0x18	; 24
    2402:	82 23       	and	r24, r18
    2404:	88 bb       	out	0x18, r24	; 24
    2406:	03 c0       	rjmp	.+6      	; 0x240e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTC: PORTC &= bitvalue;
    2408:	85 b3       	in	r24, 0x15	; 21
    240a:	82 23       	and	r24, r18
    240c:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    240e:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA &= bitvalue;
            break;
        case NRK_PORTB: PORTB &= bitvalue;
            break;
        case NRK_PORTC: PORTC &= bitvalue;
            break;
    2410:	08 95       	ret
        case NRK_PORTD: PORTD &= bitvalue;
    2412:	82 b3       	in	r24, 0x12	; 18
    2414:	82 23       	and	r24, r18
    2416:	82 bb       	out	0x12, r24	; 18
    2418:	fa cf       	rjmp	.-12     	; 0x240e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTE: PORTE &= bitvalue;
    241a:	83 b1       	in	r24, 0x03	; 3
    241c:	82 23       	and	r24, r18
    241e:	83 b9       	out	0x03, r24	; 3
    2420:	f6 cf       	rjmp	.-20     	; 0x240e <nrk_gpio_clr+0x66>
            break;
        case NRK_PORTF: PORTF &= bitvalue;
    2422:	80 91 62 00 	lds	r24, 0x0062
    2426:	82 23       	and	r24, r18
    2428:	80 93 62 00 	sts	0x0062, r24
    242c:	f0 cf       	rjmp	.-32     	; 0x240e <nrk_gpio_clr+0x66>
int8_t nrk_gpio_clr(uint8_t pin)
{
    // pdiener: Readability optimization
    uint8_t bitvalue = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    242e:	8f ef       	ldi	r24, 0xFF	; 255
    2430:	08 95       	ret
        case NRK_PORTE: PORTE &= bitvalue;
            break;
        case NRK_PORTF: PORTF &= bitvalue;
            break;
        default:
            return -1;
    2432:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2434:	08 95       	ret

00002436 <nrk_gpio_get>:

int8_t nrk_gpio_get(uint8_t pin)
{
    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2436:	8f 3f       	cpi	r24, 0xFF	; 255
    2438:	89 f1       	breq	.+98     	; 0x249c <nrk_gpio_get+0x66>
    switch (pin & 0x07)
    243a:	28 2f       	mov	r18, r24
    243c:	30 e0       	ldi	r19, 0x00	; 0
    243e:	27 70       	andi	r18, 0x07	; 7
    2440:	30 70       	andi	r19, 0x00	; 0
    2442:	22 30       	cpi	r18, 0x02	; 2
    2444:	31 05       	cpc	r19, r1
    2446:	c1 f0       	breq	.+48     	; 0x2478 <nrk_gpio_get+0x42>
    2448:	23 30       	cpi	r18, 0x03	; 3
    244a:	31 05       	cpc	r19, r1
    244c:	3c f4       	brge	.+14     	; 0x245c <nrk_gpio_get+0x26>
    244e:	21 15       	cp	r18, r1
    2450:	31 05       	cpc	r19, r1
    2452:	71 f0       	breq	.+28     	; 0x2470 <nrk_gpio_get+0x3a>
    2454:	21 30       	cpi	r18, 0x01	; 1
    2456:	31 05       	cpc	r19, r1
    2458:	09 f5       	brne	.+66     	; 0x249c <nrk_gpio_get+0x66>
    245a:	0c c0       	rjmp	.+24     	; 0x2474 <nrk_gpio_get+0x3e>
    245c:	24 30       	cpi	r18, 0x04	; 4
    245e:	31 05       	cpc	r19, r1
    2460:	79 f0       	breq	.+30     	; 0x2480 <nrk_gpio_get+0x4a>
    2462:	24 30       	cpi	r18, 0x04	; 4
    2464:	31 05       	cpc	r19, r1
    2466:	54 f0       	brlt	.+20     	; 0x247c <nrk_gpio_get+0x46>
    2468:	25 30       	cpi	r18, 0x05	; 5
    246a:	31 05       	cpc	r19, r1
    246c:	b9 f4       	brne	.+46     	; 0x249c <nrk_gpio_get+0x66>
    246e:	0a c0       	rjmp	.+20     	; 0x2484 <nrk_gpio_get+0x4e>
    {
        case NRK_PORTA:
            return !!(PINA & BM((pin & 0xF8) >> 3));
    2470:	29 b3       	in	r18, 0x19	; 25
    2472:	09 c0       	rjmp	.+18     	; 0x2486 <nrk_gpio_get+0x50>
        case NRK_PORTB:
            return !!(PINB & BM((pin & 0xF8) >> 3));
    2474:	26 b3       	in	r18, 0x16	; 22
    2476:	07 c0       	rjmp	.+14     	; 0x2486 <nrk_gpio_get+0x50>
        case NRK_PORTC:
            return !!(PINC & BM((pin & 0xF8) >> 3));
    2478:	23 b3       	in	r18, 0x13	; 19
    247a:	05 c0       	rjmp	.+10     	; 0x2486 <nrk_gpio_get+0x50>
        case NRK_PORTD:
            return !!(PIND & BM((pin & 0xF8) >> 3));
    247c:	20 b3       	in	r18, 0x10	; 16
    247e:	03 c0       	rjmp	.+6      	; 0x2486 <nrk_gpio_get+0x50>
        case NRK_PORTE:
            return !!(PINE & BM((pin & 0xF8) >> 3));
    2480:	21 b1       	in	r18, 0x01	; 1
    2482:	01 c0       	rjmp	.+2      	; 0x2486 <nrk_gpio_get+0x50>
        case NRK_PORTF:
            return !!(PINF & BM((pin & 0xF8) >> 3));
    2484:	20 b1       	in	r18, 0x00	; 0
    2486:	30 e0       	ldi	r19, 0x00	; 0
    2488:	86 95       	lsr	r24
    248a:	86 95       	lsr	r24
    248c:	86 95       	lsr	r24
    248e:	02 c0       	rjmp	.+4      	; 0x2494 <nrk_gpio_get+0x5e>
    2490:	35 95       	asr	r19
    2492:	27 95       	ror	r18
    2494:	8a 95       	dec	r24
    2496:	e2 f7       	brpl	.-8      	; 0x2490 <nrk_gpio_get+0x5a>
    2498:	21 70       	andi	r18, 0x01	; 1
    249a:	01 c0       	rjmp	.+2      	; 0x249e <nrk_gpio_get+0x68>
        default:
            return -1;
    249c:	2f ef       	ldi	r18, 0xFF	; 255
    }
    return -1;
}
    249e:	82 2f       	mov	r24, r18
    24a0:	08 95       	ret

000024a2 <nrk_gpio_pullups>:

int8_t nrk_gpio_pullups(uint8_t enable)
{
    if(enable) SFIOR &= ~BM(PUD);
    24a2:	88 23       	and	r24, r24
    24a4:	19 f0       	breq	.+6      	; 0x24ac <nrk_gpio_pullups+0xa>
    24a6:	80 b5       	in	r24, 0x20	; 32
    24a8:	8b 7f       	andi	r24, 0xFB	; 251
    24aa:	02 c0       	rjmp	.+4      	; 0x24b0 <nrk_gpio_pullups+0xe>
    else SFIOR |= BM(PUD);
    24ac:	80 b5       	in	r24, 0x20	; 32
    24ae:	84 60       	ori	r24, 0x04	; 4
    24b0:	80 bd       	out	0x20, r24	; 32
    return NRK_OK;
}
    24b2:	81 e0       	ldi	r24, 0x01	; 1
    24b4:	08 95       	ret

000024b6 <nrk_gpio_toggle>:
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    24b6:	8f 3f       	cpi	r24, 0xFF	; 255
    24b8:	09 f4       	brne	.+2      	; 0x24bc <nrk_gpio_toggle+0x6>
    24ba:	3f c0       	rjmp	.+126    	; 0x253a <nrk_gpio_toggle+0x84>
}

int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    24bc:	98 2f       	mov	r25, r24
    24be:	96 95       	lsr	r25
    24c0:	96 95       	lsr	r25
    24c2:	96 95       	lsr	r25
    24c4:	21 e0       	ldi	r18, 0x01	; 1
    24c6:	30 e0       	ldi	r19, 0x00	; 0
    24c8:	02 c0       	rjmp	.+4      	; 0x24ce <nrk_gpio_toggle+0x18>
    24ca:	22 0f       	add	r18, r18
    24cc:	33 1f       	adc	r19, r19
    24ce:	9a 95       	dec	r25
    24d0:	e2 f7       	brpl	.-8      	; 0x24ca <nrk_gpio_toggle+0x14>

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    switch (pin & 0x07)
    24d2:	90 e0       	ldi	r25, 0x00	; 0
    24d4:	87 70       	andi	r24, 0x07	; 7
    24d6:	90 70       	andi	r25, 0x00	; 0
    24d8:	82 30       	cpi	r24, 0x02	; 2
    24da:	91 05       	cpc	r25, r1
    24dc:	d9 f0       	breq	.+54     	; 0x2514 <nrk_gpio_toggle+0x5e>
    24de:	83 30       	cpi	r24, 0x03	; 3
    24e0:	91 05       	cpc	r25, r1
    24e2:	34 f4       	brge	.+12     	; 0x24f0 <nrk_gpio_toggle+0x3a>
    24e4:	00 97       	sbiw	r24, 0x00	; 0
    24e6:	71 f0       	breq	.+28     	; 0x2504 <nrk_gpio_toggle+0x4e>
    24e8:	81 30       	cpi	r24, 0x01	; 1
    24ea:	91 05       	cpc	r25, r1
    24ec:	41 f5       	brne	.+80     	; 0x253e <nrk_gpio_toggle+0x88>
    24ee:	0e c0       	rjmp	.+28     	; 0x250c <nrk_gpio_toggle+0x56>
    24f0:	84 30       	cpi	r24, 0x04	; 4
    24f2:	91 05       	cpc	r25, r1
    24f4:	c1 f0       	breq	.+48     	; 0x2526 <nrk_gpio_toggle+0x70>
    24f6:	84 30       	cpi	r24, 0x04	; 4
    24f8:	91 05       	cpc	r25, r1
    24fa:	8c f0       	brlt	.+34     	; 0x251e <nrk_gpio_toggle+0x68>
    24fc:	85 30       	cpi	r24, 0x05	; 5
    24fe:	91 05       	cpc	r25, r1
    2500:	f1 f4       	brne	.+60     	; 0x253e <nrk_gpio_toggle+0x88>
    2502:	15 c0       	rjmp	.+42     	; 0x252e <nrk_gpio_toggle+0x78>
    {
        case NRK_PORTA: PORTA ^= bitvalue;
    2504:	8b b3       	in	r24, 0x1b	; 27
    2506:	82 27       	eor	r24, r18
    2508:	8b bb       	out	0x1b, r24	; 27
    250a:	07 c0       	rjmp	.+14     	; 0x251a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
    250c:	88 b3       	in	r24, 0x18	; 24
    250e:	82 27       	eor	r24, r18
    2510:	88 bb       	out	0x18, r24	; 24
    2512:	03 c0       	rjmp	.+6      	; 0x251a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
    2514:	85 b3       	in	r24, 0x15	; 21
    2516:	82 27       	eor	r24, r18
    2518:	85 bb       	out	0x15, r24	; 21
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    }
    return 1;
    251a:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTA: PORTA ^= bitvalue;
            break;
        case NRK_PORTB: PORTB ^= bitvalue;
            break;
        case NRK_PORTC: PORTC ^= bitvalue;
            break;
    251c:	08 95       	ret
        case NRK_PORTD: PORTD ^= bitvalue;
    251e:	82 b3       	in	r24, 0x12	; 18
    2520:	82 27       	eor	r24, r18
    2522:	82 bb       	out	0x12, r24	; 18
    2524:	fa cf       	rjmp	.-12     	; 0x251a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTE: PORTE ^= bitvalue;
    2526:	83 b1       	in	r24, 0x03	; 3
    2528:	82 27       	eor	r24, r18
    252a:	83 b9       	out	0x03, r24	; 3
    252c:	f6 cf       	rjmp	.-20     	; 0x251a <nrk_gpio_toggle+0x64>
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
    252e:	80 91 62 00 	lds	r24, 0x0062
    2532:	82 27       	eor	r24, r18
    2534:	80 93 62 00 	sts	0x0062, r24
    2538:	f0 cf       	rjmp	.-32     	; 0x251a <nrk_gpio_toggle+0x64>
int8_t nrk_gpio_toggle(uint8_t pin)
{
    // pdiener: Readability and execution time optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    253a:	8f ef       	ldi	r24, 0xFF	; 255
    253c:	08 95       	ret
        case NRK_PORTE: PORTE ^= bitvalue;
            break;
        case NRK_PORTF: PORTF ^= bitvalue;
            break;
        default:
            return -1;
    253e:	8f ef       	ldi	r24, 0xFF	; 255
    }
    return 1;
}
    2540:	08 95       	ret

00002542 <nrk_gpio_direction>:
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    2542:	8f 3f       	cpi	r24, 0xFF	; 255
    2544:	09 f4       	brne	.+2      	; 0x2548 <nrk_gpio_direction+0x6>
    2546:	8c c0       	rjmp	.+280    	; 0x2660 <nrk_gpio_direction+0x11e>
}

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    2548:	98 2f       	mov	r25, r24
    254a:	96 95       	lsr	r25
    254c:	96 95       	lsr	r25
    254e:	96 95       	lsr	r25
    2550:	21 e0       	ldi	r18, 0x01	; 1
    2552:	30 e0       	ldi	r19, 0x00	; 0
    2554:	02 c0       	rjmp	.+4      	; 0x255a <nrk_gpio_direction+0x18>
    2556:	22 0f       	add	r18, r18
    2558:	33 1f       	adc	r19, r19
    255a:	9a 95       	dec	r25
    255c:	e2 f7       	brpl	.-8      	; 0x2556 <nrk_gpio_direction+0x14>
    255e:	90 e0       	ldi	r25, 0x00	; 0
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    2560:	66 23       	and	r22, r22
    2562:	09 f0       	breq	.+2      	; 0x2566 <nrk_gpio_direction+0x24>
    2564:	4a c0       	rjmp	.+148    	; 0x25fa <nrk_gpio_direction+0xb8>

int8_t nrk_gpio_direction(uint8_t pin, uint8_t pin_direction)
{
    // pdiener: Readability and program space optimization
    uint8_t bitvalue = BM((pin & 0xF8) >> 3);
    uint8_t bitvalue_inv = ~BM((pin & 0xF8) >> 3);
    2566:	32 2f       	mov	r19, r18
    2568:	30 95       	com	r19

    if (pin == NRK_INVALID_PIN_VAL) return -1;
    if (pin_direction == NRK_PIN_INPUT)
    {
        switch (pin & 0x07)
    256a:	87 70       	andi	r24, 0x07	; 7
    256c:	90 70       	andi	r25, 0x00	; 0
    256e:	82 30       	cpi	r24, 0x02	; 2
    2570:	91 05       	cpc	r25, r1
    2572:	19 f1       	breq	.+70     	; 0x25ba <nrk_gpio_direction+0x78>
    2574:	83 30       	cpi	r24, 0x03	; 3
    2576:	91 05       	cpc	r25, r1
    2578:	3c f4       	brge	.+14     	; 0x2588 <nrk_gpio_direction+0x46>
    257a:	00 97       	sbiw	r24, 0x00	; 0
    257c:	81 f0       	breq	.+32     	; 0x259e <nrk_gpio_direction+0x5c>
    257e:	81 30       	cpi	r24, 0x01	; 1
    2580:	91 05       	cpc	r25, r1
    2582:	09 f0       	breq	.+2      	; 0x2586 <nrk_gpio_direction+0x44>
    2584:	6d c0       	rjmp	.+218    	; 0x2660 <nrk_gpio_direction+0x11e>
    2586:	12 c0       	rjmp	.+36     	; 0x25ac <nrk_gpio_direction+0x6a>
    2588:	84 30       	cpi	r24, 0x04	; 4
    258a:	91 05       	cpc	r25, r1
    258c:	21 f1       	breq	.+72     	; 0x25d6 <nrk_gpio_direction+0x94>
    258e:	84 30       	cpi	r24, 0x04	; 4
    2590:	91 05       	cpc	r25, r1
    2592:	d4 f0       	brlt	.+52     	; 0x25c8 <nrk_gpio_direction+0x86>
    2594:	85 30       	cpi	r24, 0x05	; 5
    2596:	91 05       	cpc	r25, r1
    2598:	09 f0       	breq	.+2      	; 0x259c <nrk_gpio_direction+0x5a>
    259a:	62 c0       	rjmp	.+196    	; 0x2660 <nrk_gpio_direction+0x11e>
    259c:	23 c0       	rjmp	.+70     	; 0x25e4 <nrk_gpio_direction+0xa2>
        {
        case NRK_PORTA:
            DDRA &= bitvalue_inv;
    259e:	8a b3       	in	r24, 0x1a	; 26
    25a0:	83 23       	and	r24, r19
    25a2:	8a bb       	out	0x1a, r24	; 26
            PORTA |= bitvalue;
    25a4:	8b b3       	in	r24, 0x1b	; 27
    25a6:	82 2b       	or	r24, r18
    25a8:	8b bb       	out	0x1b, r24	; 27
    25aa:	58 c0       	rjmp	.+176    	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB &= bitvalue_inv;
    25ac:	87 b3       	in	r24, 0x17	; 23
    25ae:	83 23       	and	r24, r19
    25b0:	87 bb       	out	0x17, r24	; 23
            PORTB |= bitvalue;
    25b2:	88 b3       	in	r24, 0x18	; 24
    25b4:	82 2b       	or	r24, r18
    25b6:	88 bb       	out	0x18, r24	; 24
    25b8:	51 c0       	rjmp	.+162    	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC &= bitvalue_inv;
    25ba:	84 b3       	in	r24, 0x14	; 20
    25bc:	83 23       	and	r24, r19
    25be:	84 bb       	out	0x14, r24	; 20
            PORTC |= bitvalue;
    25c0:	85 b3       	in	r24, 0x15	; 21
    25c2:	82 2b       	or	r24, r18
    25c4:	85 bb       	out	0x15, r24	; 21
    25c6:	4a c0       	rjmp	.+148    	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD &= bitvalue_inv;
    25c8:	81 b3       	in	r24, 0x11	; 17
    25ca:	83 23       	and	r24, r19
    25cc:	81 bb       	out	0x11, r24	; 17
            PORTD |= bitvalue;
    25ce:	82 b3       	in	r24, 0x12	; 18
    25d0:	82 2b       	or	r24, r18
    25d2:	82 bb       	out	0x12, r24	; 18
    25d4:	43 c0       	rjmp	.+134    	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE &= bitvalue_inv;
    25d6:	82 b1       	in	r24, 0x02	; 2
    25d8:	83 23       	and	r24, r19
    25da:	82 b9       	out	0x02, r24	; 2
            PORTE |= bitvalue;
    25dc:	83 b1       	in	r24, 0x03	; 3
    25de:	82 2b       	or	r24, r18
    25e0:	83 b9       	out	0x03, r24	; 3
    25e2:	3c c0       	rjmp	.+120    	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
    25e4:	80 91 61 00 	lds	r24, 0x0061
    25e8:	83 23       	and	r24, r19
    25ea:	80 93 61 00 	sts	0x0061, r24
            PORTF |= bitvalue;
    25ee:	80 91 62 00 	lds	r24, 0x0062
    25f2:	82 2b       	or	r24, r18
    25f4:	80 93 62 00 	sts	0x0062, r24
    25f8:	31 c0       	rjmp	.+98     	; 0x265c <nrk_gpio_direction+0x11a>
            return -1;
        }
    }
    else
    {
        switch (pin & 0x07)
    25fa:	87 70       	andi	r24, 0x07	; 7
    25fc:	90 70       	andi	r25, 0x00	; 0
    25fe:	82 30       	cpi	r24, 0x02	; 2
    2600:	91 05       	cpc	r25, r1
    2602:	d9 f0       	breq	.+54     	; 0x263a <nrk_gpio_direction+0xf8>
    2604:	83 30       	cpi	r24, 0x03	; 3
    2606:	91 05       	cpc	r25, r1
    2608:	34 f4       	brge	.+12     	; 0x2616 <nrk_gpio_direction+0xd4>
    260a:	00 97       	sbiw	r24, 0x00	; 0
    260c:	71 f0       	breq	.+28     	; 0x262a <nrk_gpio_direction+0xe8>
    260e:	81 30       	cpi	r24, 0x01	; 1
    2610:	91 05       	cpc	r25, r1
    2612:	41 f5       	brne	.+80     	; 0x2664 <nrk_gpio_direction+0x122>
    2614:	0e c0       	rjmp	.+28     	; 0x2632 <nrk_gpio_direction+0xf0>
    2616:	84 30       	cpi	r24, 0x04	; 4
    2618:	91 05       	cpc	r25, r1
    261a:	b9 f0       	breq	.+46     	; 0x264a <nrk_gpio_direction+0x108>
    261c:	84 30       	cpi	r24, 0x04	; 4
    261e:	91 05       	cpc	r25, r1
    2620:	84 f0       	brlt	.+32     	; 0x2642 <nrk_gpio_direction+0x100>
    2622:	85 30       	cpi	r24, 0x05	; 5
    2624:	91 05       	cpc	r25, r1
    2626:	f1 f4       	brne	.+60     	; 0x2664 <nrk_gpio_direction+0x122>
    2628:	14 c0       	rjmp	.+40     	; 0x2652 <nrk_gpio_direction+0x110>
        {
        case NRK_PORTA:
            DDRA |= bitvalue;
    262a:	8a b3       	in	r24, 0x1a	; 26
    262c:	82 2b       	or	r24, r18
    262e:	8a bb       	out	0x1a, r24	; 26
    2630:	15 c0       	rjmp	.+42     	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTB:
            DDRB |= bitvalue;
    2632:	87 b3       	in	r24, 0x17	; 23
    2634:	82 2b       	or	r24, r18
    2636:	87 bb       	out	0x17, r24	; 23
    2638:	11 c0       	rjmp	.+34     	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTC:
            DDRC |= bitvalue;
    263a:	84 b3       	in	r24, 0x14	; 20
    263c:	82 2b       	or	r24, r18
    263e:	84 bb       	out	0x14, r24	; 20
    2640:	0d c0       	rjmp	.+26     	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTD:
            DDRD |= bitvalue;
    2642:	81 b3       	in	r24, 0x11	; 17
    2644:	82 2b       	or	r24, r18
    2646:	81 bb       	out	0x11, r24	; 17
    2648:	09 c0       	rjmp	.+18     	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTE:
            DDRE |= bitvalue;
    264a:	82 b1       	in	r24, 0x02	; 2
    264c:	82 2b       	or	r24, r18
    264e:	82 b9       	out	0x02, r24	; 2
    2650:	05 c0       	rjmp	.+10     	; 0x265c <nrk_gpio_direction+0x11a>
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
    2652:	80 91 61 00 	lds	r24, 0x0061
    2656:	82 2b       	or	r24, r18
    2658:	80 93 61 00 	sts	0x0061, r24
            break;
        default:
            return -1;
        }
    }
    return 1;
    265c:	81 e0       	ldi	r24, 0x01	; 1
        case NRK_PORTE:
            DDRE |= bitvalue;
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
    265e:	08 95       	ret
        case NRK_PORTF:
            DDRF &= bitvalue_inv;
            PORTF |= bitvalue;
            break;
        default:
            return -1;
    2660:	8f ef       	ldi	r24, 0xFF	; 255
    2662:	08 95       	ret
            break;
        case NRK_PORTF:
            DDRF |= bitvalue;
            break;
        default:
            return -1;
    2664:	8f ef       	ldi	r24, 0xFF	; 255
        }
    }
    return 1;
}
    2666:	08 95       	ret

00002668 <nrk_get_button>:


int8_t nrk_get_button(uint8_t b)
{
    return NRK_ERROR;
}
    2668:	8f ef       	ldi	r24, 0xFF	; 255
    266a:	08 95       	ret

0000266c <nrk_led_toggle>:

int8_t nrk_led_toggle( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    266c:	00 97       	sbiw	r24, 0x00	; 0
    266e:	11 f4       	brne	.+4      	; 0x2674 <nrk_led_toggle+0x8>
    2670:	80 e0       	ldi	r24, 0x00	; 0
    2672:	09 c0       	rjmp	.+18     	; 0x2686 <nrk_led_toggle+0x1a>
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    2674:	81 30       	cpi	r24, 0x01	; 1
    2676:	91 05       	cpc	r25, r1
    2678:	11 f4       	brne	.+4      	; 0x267e <nrk_led_toggle+0x12>
    267a:	88 e0       	ldi	r24, 0x08	; 8
    267c:	04 c0       	rjmp	.+8      	; 0x2686 <nrk_led_toggle+0x1a>
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    267e:	82 30       	cpi	r24, 0x02	; 2
    2680:	91 05       	cpc	r25, r1
    2682:	29 f4       	brne	.+10     	; 0x268e <nrk_led_toggle+0x22>
    2684:	80 e1       	ldi	r24, 0x10	; 16
    2686:	0e 94 5b 12 	call	0x24b6	; 0x24b6 <nrk_gpio_toggle>
    else            return -1;

    return 1;
    268a:	81 e0       	ldi	r24, 0x01	; 1
    268c:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_toggle(NRK_LED_0);
    else if(led==1) nrk_gpio_toggle(NRK_LED_1);
    else if(led==2) nrk_gpio_toggle(NRK_LED_2);
    else            return -1;
    268e:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2690:	08 95       	ret

00002692 <nrk_led_clr>:

int8_t nrk_led_clr( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    2692:	00 97       	sbiw	r24, 0x00	; 0
    2694:	11 f4       	brne	.+4      	; 0x269a <nrk_led_clr+0x8>
    2696:	80 e0       	ldi	r24, 0x00	; 0
    2698:	09 c0       	rjmp	.+18     	; 0x26ac <nrk_led_clr+0x1a>
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    269a:	81 30       	cpi	r24, 0x01	; 1
    269c:	91 05       	cpc	r25, r1
    269e:	11 f4       	brne	.+4      	; 0x26a4 <nrk_led_clr+0x12>
    26a0:	88 e0       	ldi	r24, 0x08	; 8
    26a2:	04 c0       	rjmp	.+8      	; 0x26ac <nrk_led_clr+0x1a>
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    26a4:	82 30       	cpi	r24, 0x02	; 2
    26a6:	91 05       	cpc	r25, r1
    26a8:	29 f4       	brne	.+10     	; 0x26b4 <nrk_led_clr+0x22>
    26aa:	80 e1       	ldi	r24, 0x10	; 16
    26ac:	0e 94 8e 11 	call	0x231c	; 0x231c <nrk_gpio_set>
    else            return -1;

    return 1;
    26b0:	81 e0       	ldi	r24, 0x01	; 1
    26b2:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_set(NRK_LED_0);
    else if(led==1) nrk_gpio_set(NRK_LED_1);
    else if(led==2) nrk_gpio_set(NRK_LED_2);
    else            return -1;
    26b4:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    26b6:	08 95       	ret

000026b8 <nrk_setup_ports>:
}


void nrk_setup_ports()
{
    PORT_INIT();
    26b8:	80 b5       	in	r24, 0x20	; 32
    26ba:	84 60       	ori	r24, 0x04	; 4
    26bc:	80 bd       	out	0x20, r24	; 32
    26be:	87 e0       	ldi	r24, 0x07	; 7
    26c0:	87 bb       	out	0x17, r24	; 23
    26c2:	88 bb       	out	0x18, r24	; 24
    26c4:	8f ef       	ldi	r24, 0xFF	; 255
    26c6:	84 bb       	out	0x14, r24	; 20
    26c8:	15 ba       	out	0x15, r1	; 21
    26ca:	82 e0       	ldi	r24, 0x02	; 2
    26cc:	82 b9       	out	0x02, r24	; 2
    26ce:	87 e6       	ldi	r24, 0x67	; 103
    26d0:	8a bb       	out	0x1a, r24	; 26
    26d2:	80 e4       	ldi	r24, 0x40	; 64
    26d4:	8b bb       	out	0x1b, r24	; 27
    SPI_INIT();
    26d6:	80 e5       	ldi	r24, 0x50	; 80
    26d8:	8d b9       	out	0x0d, r24	; 13
    26da:	81 e0       	ldi	r24, 0x01	; 1
    26dc:	8e b9       	out	0x0e, r24	; 14
    // pdiener: switch off all LEDs
    nrk_led_clr(0);
    26de:	80 e0       	ldi	r24, 0x00	; 0
    26e0:	90 e0       	ldi	r25, 0x00	; 0
    26e2:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    nrk_led_clr(1);
    26e6:	81 e0       	ldi	r24, 0x01	; 1
    26e8:	90 e0       	ldi	r25, 0x00	; 0
    26ea:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    nrk_led_clr(2);
    26ee:	82 e0       	ldi	r24, 0x02	; 2
    26f0:	90 e0       	ldi	r25, 0x00	; 0
    26f2:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    nrk_led_clr(3);
    26f6:	83 e0       	ldi	r24, 0x03	; 3
    26f8:	90 e0       	ldi	r25, 0x00	; 0
    26fa:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
}
    26fe:	08 95       	ret

00002700 <nrk_led_set>:

int8_t nrk_led_set( int led )
{
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    2700:	00 97       	sbiw	r24, 0x00	; 0
    2702:	11 f4       	brne	.+4      	; 0x2708 <nrk_led_set+0x8>
    2704:	80 e0       	ldi	r24, 0x00	; 0
    2706:	09 c0       	rjmp	.+18     	; 0x271a <nrk_led_set+0x1a>
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    2708:	81 30       	cpi	r24, 0x01	; 1
    270a:	91 05       	cpc	r25, r1
    270c:	11 f4       	brne	.+4      	; 0x2712 <nrk_led_set+0x12>
    270e:	88 e0       	ldi	r24, 0x08	; 8
    2710:	04 c0       	rjmp	.+8      	; 0x271a <nrk_led_set+0x1a>
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    2712:	82 30       	cpi	r24, 0x02	; 2
    2714:	91 05       	cpc	r25, r1
    2716:	29 f4       	brne	.+10     	; 0x2722 <nrk_led_set+0x22>
    2718:	80 e1       	ldi	r24, 0x10	; 16
    271a:	0e 94 d4 11 	call	0x23a8	; 0x23a8 <nrk_gpio_clr>
    else            return -1;

    return 1;
    271e:	81 e0       	ldi	r24, 0x01	; 1
    2720:	08 95       	ret
    // pdiener: Execution time optimization

    if(led==0)      nrk_gpio_clr(NRK_LED_0);
    else if(led==1) nrk_gpio_clr(NRK_LED_1);
    else if(led==2) nrk_gpio_clr(NRK_LED_2);
    else            return -1;
    2722:	8f ef       	ldi	r24, 0xFF	; 255

    return 1;
}
    2724:	08 95       	ret

00002726 <putc1>:
    UART0_WAIT_AND_SEND(x);
}

void putc1(char x)
{
    UART1_WAIT_AND_SEND(x);
    2726:	90 91 9b 00 	lds	r25, 0x009B
    272a:	95 ff       	sbrs	r25, 5
    272c:	fc cf       	rjmp	.-8      	; 0x2726 <putc1>
    272e:	90 91 9b 00 	lds	r25, 0x009B
    2732:	9f 7d       	andi	r25, 0xDF	; 223
    2734:	90 93 9b 00 	sts	0x009B, r25
    2738:	80 93 9c 00 	sts	0x009C, r24
}
    273c:	08 95       	ret

0000273e <setup_uart0>:
}
*/
void setup_uart0(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART0( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    273e:	90 93 90 00 	sts	0x0090, r25
    2742:	89 b9       	out	0x09, r24	; 9
    2744:	86 e0       	ldi	r24, 0x06	; 6
    2746:	80 93 95 00 	sts	0x0095, r24
    274a:	52 98       	cbi	0x0a, 2	; 10
    274c:	59 9a       	sbi	0x0b, 1	; 11
    ENABLE_UART0();
    274e:	8a b1       	in	r24, 0x0a	; 10
    2750:	88 61       	ori	r24, 0x18	; 24
    2752:	8a b9       	out	0x0a, r24	; 10
}
    2754:	08 95       	ret

00002756 <nrk_setup_uart>:
 *
 * More advanced UART usage will require manually
 * setting parameters.
 */
void nrk_setup_uart(uint16_t baudrate)
{
    2756:	0f 93       	push	r16
    2758:	1f 93       	push	r17
    275a:	cf 93       	push	r28
    275c:	df 93       	push	r29

    //setup_uart1(baudrate);
    setup_uart0(baudrate);
    275e:	0e 94 9f 13 	call	0x273e	; 0x273e <setup_uart0>

    stdout = fdevopen( putc0, getc0);
    2762:	c6 e6       	ldi	r28, 0x66	; 102
    2764:	d1 e1       	ldi	r29, 0x11	; 17
    2766:	01 e6       	ldi	r16, 0x61	; 97
    2768:	11 e1       	ldi	r17, 0x11	; 17
    276a:	ce 01       	movw	r24, r28
    276c:	b8 01       	movw	r22, r16
    276e:	0e 94 b6 42 	call	0x856c	; 0x856c <fdevopen>
    2772:	90 93 24 07 	sts	0x0724, r25
    2776:	80 93 23 07 	sts	0x0723, r24
    stdin = fdevopen( putc0, getc0);
    277a:	ce 01       	movw	r24, r28
    277c:	b8 01       	movw	r22, r16
    277e:	0e 94 b6 42 	call	0x856c	; 0x856c <fdevopen>
    2782:	90 93 22 07 	sts	0x0722, r25
    2786:	80 93 21 07 	sts	0x0721, r24
    ENABLE_UART0_RX_INT();
#endif



}
    278a:	df 91       	pop	r29
    278c:	cf 91       	pop	r28
    278e:	1f 91       	pop	r17
    2790:	0f 91       	pop	r16
    2792:	08 95       	ret

00002794 <setup_uart1>:

void setup_uart1(uint16_t baudrate)
{
//INIT_UART1( UART_BAUDRATE_115K2, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    INIT_UART1( baudrate, (UART_OPT_NO_PARITY|UART_OPT_8_BITS_PER_CHAR|UART_OPT_ONE_STOP_BIT));
    2794:	90 93 98 00 	sts	0x0098, r25
    2798:	80 93 99 00 	sts	0x0099, r24
    279c:	86 e0       	ldi	r24, 0x06	; 6
    279e:	80 93 9d 00 	sts	0x009D, r24
    27a2:	ea e9       	ldi	r30, 0x9A	; 154
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	80 81       	ld	r24, Z
    27a8:	8b 7f       	andi	r24, 0xFB	; 251
    27aa:	80 83       	st	Z, r24
    27ac:	ab e9       	ldi	r26, 0x9B	; 155
    27ae:	b0 e0       	ldi	r27, 0x00	; 0
    27b0:	8c 91       	ld	r24, X
    27b2:	82 60       	ori	r24, 0x02	; 2
    27b4:	8c 93       	st	X, r24
    ENABLE_UART1();
    27b6:	80 81       	ld	r24, Z
    27b8:	88 61       	ori	r24, 0x18	; 24
    27ba:	80 83       	st	Z, r24
}
    27bc:	08 95       	ret

000027be <getc1>:


char getc1(void)
{
    unsigned char tmp;
    UART1_WAIT_AND_RECEIVE(tmp);
    27be:	80 91 9b 00 	lds	r24, 0x009B
    27c2:	87 ff       	sbrs	r24, 7
    27c4:	fc cf       	rjmp	.-8      	; 0x27be <getc1>
    27c6:	80 91 9b 00 	lds	r24, 0x009B
    27ca:	8f 77       	andi	r24, 0x7F	; 127
    27cc:	80 93 9b 00 	sts	0x009B, r24
    27d0:	80 91 9c 00 	lds	r24, 0x009C
    return tmp;
}
    27d4:	08 95       	ret

000027d6 <halWait>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    27de:	01 97       	sbiw	r24, 0x01	; 1
    27e0:	d1 f7       	brne	.-12     	; 0x27d6 <halWait>

} // halWait
    27e2:	08 95       	ret

000027e4 <nrk_eeprom_read_byte>:

// Some optimizations by pdiener

uint8_t nrk_eeprom_read_byte( uint16_t addr )
{
    return eeprom_read_byte((uint8_t*)addr);
    27e4:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
}
    27e8:	08 95       	ret

000027ea <nrk_eeprom_write_byte>:

int8_t nrk_eeprom_write_byte( uint16_t addr, uint8_t value )
{
    eeprom_write_byte( (uint8_t*)addr, value );
    27ea:	0e 94 4e 44 	call	0x889c	; 0x889c <__eewr_byte_m128>
    return 0;
}
    27ee:	80 e0       	ldi	r24, 0x00	; 0
    27f0:	08 95       	ret

000027f2 <read_eeprom_mac_address>:

int8_t read_eeprom_mac_address(uint32_t *mac_addr)
{
    27f2:	ef 92       	push	r14
    27f4:	ff 92       	push	r15
    27f6:	0f 93       	push	r16
    27f8:	1f 93       	push	r17
    27fa:	cf 93       	push	r28
    27fc:	df 93       	push	r29
    uint8_t checksum,ct;
    uint8_t *buf;
    buf=(uint8_t *)mac_addr;
    27fe:	e8 2e       	mov	r14, r24
    2800:	e7 01       	movw	r28, r14
    2802:	7e 01       	movw	r14, r28
    2804:	f9 2e       	mov	r15, r25
    2806:	e7 01       	movw	r28, r14
    checksum=buf[0]+buf[1]+buf[2]+buf[3];
    buf[3]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_0);
    2808:	80 e0       	ldi	r24, 0x00	; 0
    280a:	90 e0       	ldi	r25, 0x00	; 0
    280c:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    2810:	08 2f       	mov	r16, r24
    2812:	8b 83       	std	Y+3, r24	; 0x03
    buf[2]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_1);
    2814:	81 e0       	ldi	r24, 0x01	; 1
    2816:	90 e0       	ldi	r25, 0x00	; 0
    2818:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    281c:	e8 2e       	mov	r14, r24
    281e:	8a 83       	std	Y+2, r24	; 0x02
    buf[1]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_2);
    2820:	82 e0       	ldi	r24, 0x02	; 2
    2822:	90 e0       	ldi	r25, 0x00	; 0
    2824:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    2828:	f8 2e       	mov	r15, r24
    282a:	89 83       	std	Y+1, r24	; 0x01
    buf[0]=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_3);
    282c:	83 e0       	ldi	r24, 0x03	; 3
    282e:	90 e0       	ldi	r25, 0x00	; 0
    2830:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    2834:	18 2f       	mov	r17, r24
    2836:	88 83       	st	Y, r24
    checksum=eeprom_read_byte ((uint8_t*)EE_MAC_ADDR_CHKSUM);
    2838:	84 e0       	ldi	r24, 0x04	; 4
    283a:	90 e0       	ldi	r25, 0x00	; 0
    283c:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    ct=buf[0];
    ct+=buf[1];
    2840:	fe 0c       	add	r15, r14
    ct+=buf[2];
    2842:	f0 0e       	add	r15, r16
    ct+=buf[3];
    2844:	f1 0e       	add	r15, r17
    if(checksum==ct) return NRK_OK;
    2846:	8f 15       	cp	r24, r15
    2848:	11 f4       	brne	.+4      	; 0x284e <read_eeprom_mac_address+0x5c>
    284a:	81 e0       	ldi	r24, 0x01	; 1
    284c:	01 c0       	rjmp	.+2      	; 0x2850 <read_eeprom_mac_address+0x5e>

    return NRK_ERROR;
    284e:	8f ef       	ldi	r24, 0xFF	; 255
}
    2850:	df 91       	pop	r29
    2852:	cf 91       	pop	r28
    2854:	1f 91       	pop	r17
    2856:	0f 91       	pop	r16
    2858:	ff 90       	pop	r15
    285a:	ef 90       	pop	r14
    285c:	08 95       	ret

0000285e <read_eeprom_channel>:

int8_t read_eeprom_channel(uint8_t *channel)
{
    285e:	cf 93       	push	r28
    2860:	df 93       	push	r29
    2862:	ec 01       	movw	r28, r24
    *channel=eeprom_read_byte ((uint8_t*)EE_CHANNEL);
    2864:	85 e0       	ldi	r24, 0x05	; 5
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    286c:	88 83       	st	Y, r24
    return NRK_OK;
}
    286e:	81 e0       	ldi	r24, 0x01	; 1
    2870:	df 91       	pop	r29
    2872:	cf 91       	pop	r28
    2874:	08 95       	ret

00002876 <write_eeprom_load_img_pages>:

int8_t write_eeprom_load_img_pages(uint8_t *load_pages)
{
    2876:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_LOAD_IMG_PAGES, *load_pages);
    2878:	86 e0       	ldi	r24, 0x06	; 6
    287a:	90 e0       	ldi	r25, 0x00	; 0
    287c:	60 81       	ld	r22, Z
    287e:	0e 94 4e 44 	call	0x889c	; 0x889c <__eewr_byte_m128>
    return NRK_OK;
}
    2882:	81 e0       	ldi	r24, 0x01	; 1
    2884:	08 95       	ret

00002886 <read_eeprom_load_img_pages>:

int8_t read_eeprom_load_img_pages(uint8_t *load_pages)
{
    2886:	cf 93       	push	r28
    2888:	df 93       	push	r29
    288a:	ec 01       	movw	r28, r24
    *load_pages=eeprom_read_byte ((uint8_t*)EE_LOAD_IMG_PAGES);
    288c:	86 e0       	ldi	r24, 0x06	; 6
    288e:	90 e0       	ldi	r25, 0x00	; 0
    2890:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    2894:	88 83       	st	Y, r24
    return NRK_OK;
}
    2896:	81 e0       	ldi	r24, 0x01	; 1
    2898:	df 91       	pop	r29
    289a:	cf 91       	pop	r28
    289c:	08 95       	ret

0000289e <read_eeprom_aes_key>:

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    289e:	0f 93       	push	r16
    28a0:	1f 93       	push	r17
    28a2:	cf 93       	push	r28
    28a4:	df 93       	push	r29
    28a6:	08 2f       	mov	r16, r24
    28a8:	19 2f       	mov	r17, r25
    28aa:	c8 e0       	ldi	r28, 0x08	; 8
    28ac:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    28ae:	ce 01       	movw	r24, r28
    28b0:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    28b4:	f8 01       	movw	r30, r16
    28b6:	81 93       	st	Z+, r24
    28b8:	8f 01       	movw	r16, r30
    28ba:	21 96       	adiw	r28, 0x01	; 1
}

int8_t read_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28bc:	c8 31       	cpi	r28, 0x18	; 24
    28be:	d1 05       	cpc	r29, r1
    28c0:	b1 f7       	brne	.-20     	; 0x28ae <read_eeprom_aes_key+0x10>
        aes_key[i]=eeprom_read_byte ((uint8_t*)(EE_AES_KEY+i));
    return NRK_OK;
}
    28c2:	81 e0       	ldi	r24, 0x01	; 1
    28c4:	df 91       	pop	r29
    28c6:	cf 91       	pop	r28
    28c8:	1f 91       	pop	r17
    28ca:	0f 91       	pop	r16
    28cc:	08 95       	ret

000028ce <write_eeprom_aes_key>:

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    28ce:	0f 93       	push	r16
    28d0:	1f 93       	push	r17
    28d2:	cf 93       	push	r28
    28d4:	df 93       	push	r29
    28d6:	08 2f       	mov	r16, r24
    28d8:	19 2f       	mov	r17, r25
    28da:	c8 e0       	ldi	r28, 0x08	; 8
    28dc:	d0 e0       	ldi	r29, 0x00	; 0
    uint8_t i;
    for(i=0; i<16; i++ )
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    28de:	f8 01       	movw	r30, r16
    28e0:	61 91       	ld	r22, Z+
    28e2:	8f 01       	movw	r16, r30
    28e4:	ce 01       	movw	r24, r28
    28e6:	0e 94 4e 44 	call	0x889c	; 0x889c <__eewr_byte_m128>
    28ea:	21 96       	adiw	r28, 0x01	; 1
}

int8_t write_eeprom_aes_key(uint8_t *aes_key)
{
    uint8_t i;
    for(i=0; i<16; i++ )
    28ec:	c8 31       	cpi	r28, 0x18	; 24
    28ee:	d1 05       	cpc	r29, r1
    28f0:	b1 f7       	brne	.-20     	; 0x28de <write_eeprom_aes_key+0x10>
        eeprom_write_byte ((uint8_t*)(EE_AES_KEY+i),aes_key[i]);
    return NRK_OK;
}
    28f2:	81 e0       	ldi	r24, 0x01	; 1
    28f4:	df 91       	pop	r29
    28f6:	cf 91       	pop	r28
    28f8:	1f 91       	pop	r17
    28fa:	0f 91       	pop	r16
    28fc:	08 95       	ret

000028fe <read_eeprom_current_image_checksum>:

int8_t read_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    28fe:	cf 93       	push	r28
    2900:	df 93       	push	r29
    2902:	ec 01       	movw	r28, r24
    *image_checksum=eeprom_read_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM);
    2904:	87 e0       	ldi	r24, 0x07	; 7
    2906:	90 e0       	ldi	r25, 0x00	; 0
    2908:	0e 94 46 44 	call	0x888c	; 0x888c <__eerd_byte_m128>
    290c:	88 83       	st	Y, r24
    return NRK_OK;
}
    290e:	81 e0       	ldi	r24, 0x01	; 1
    2910:	df 91       	pop	r29
    2912:	cf 91       	pop	r28
    2914:	08 95       	ret

00002916 <write_eeprom_current_image_checksum>:

int8_t write_eeprom_current_image_checksum(uint8_t *image_checksum)
{
    2916:	fc 01       	movw	r30, r24
    eeprom_write_byte ((uint8_t*)EE_CURRENT_IMAGE_CHECKSUM, *image_checksum);
    2918:	87 e0       	ldi	r24, 0x07	; 7
    291a:	90 e0       	ldi	r25, 0x00	; 0
    291c:	60 81       	ld	r22, Z
    291e:	0e 94 4e 44 	call	0x889c	; 0x889c <__eewr_byte_m128>
    return NRK_OK;
}
    2922:	81 e0       	ldi	r24, 0x01	; 1
    2924:	08 95       	ret

00002926 <nrk_int_disable>:
#include <nrk_reserve.h>
#include <nrk_cfg.h>
#include <nrk_stats.h>

inline void nrk_int_disable(void) {
  DISABLE_GLOBAL_INT();
    2926:	f8 94       	cli
};
    2928:	08 95       	ret

0000292a <nrk_int_enable>:

inline void nrk_int_enable(void) {
  ENABLE_GLOBAL_INT();
    292a:	78 94       	sei
};
    292c:	08 95       	ret

0000292e <nrk_halt>:
uint8_t nrk_task_init_cnt;


void nrk_halt()
{
nrk_int_disable();
    292e:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    2932:	ff cf       	rjmp	.-2      	; 0x2932 <nrk_halt+0x4>

00002934 <nrk_init>:
 *  - Init global variables
 *  - Init event list
 *  - Create idle task
 */
void nrk_init()
{
    2934:	0f 93       	push	r16
    2936:	1f 93       	push	r17
    2938:	df 93       	push	r29
    293a:	cf 93       	push	r28
    293c:	cd b7       	in	r28, 0x3d	; 61
    293e:	de b7       	in	r29, 0x3e	; 62
    2940:	a3 97       	sbiw	r28, 0x23	; 35
    2942:	0f b6       	in	r0, 0x3f	; 63
    2944:	f8 94       	cli
    2946:	de bf       	out	0x3e, r29	; 62
    2948:	0f be       	out	0x3f, r0	; 63
    294a:	cd bf       	out	0x3d, r28	; 61
	
    uint8_t i;	
//    unsigned char *stkc;
	
   nrk_task_type IdleTask;
   nrk_wakeup_signal = nrk_signal_create();
    294c:	0e 94 e2 19 	call	0x33c4	; 0x33c4 <nrk_signal_create>
    2950:	80 93 e2 06 	sts	0x06E2, r24
   if(nrk_wakeup_signal==NRK_ERROR) nrk_kernel_error_add(NRK_SIGNAL_CREATE_ERROR,0);
    2954:	8f 3f       	cpi	r24, 0xFF	; 255
    2956:	21 f4       	brne	.+8      	; 0x2960 <nrk_init+0x2c>
    2958:	8e e0       	ldi	r24, 0x0E	; 14
    295a:	60 e0       	ldi	r22, 0x00	; 0
    295c:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
   //if((volatile)TCCR1B!=0) nrk_kernel_error_add(NRK_STACK_OVERFLOW,0); 
#ifndef NRK_SOFT_REBOOT_ON_ERROR
   i=_nrk_startup_error();
    2960:	0e 94 53 27 	call	0x4ea6	; 0x4ea6 <_nrk_startup_error>
   //if((i&0x1)!=0) nrk_kernel_error_add(NRK_BAD_STARTUP,0);
#ifndef IGNORE_EXT_RST_ERROR
   if((i&0x2)!=0) nrk_kernel_error_add(NRK_EXT_RST_ERROR,0);
    2964:	08 2f       	mov	r16, r24
    2966:	81 ff       	sbrs	r24, 1
    2968:	04 c0       	rjmp	.+8      	; 0x2972 <nrk_init+0x3e>
    296a:	84 e1       	ldi	r24, 0x14	; 20
    296c:	60 e0       	ldi	r22, 0x00	; 0
    296e:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
#endif
#ifndef IGNORE_BROWN_OUT_ERROR
   if((i&0x4)!=0) nrk_kernel_error_add(NRK_BOD_ERROR,0);
    2972:	02 ff       	sbrs	r16, 2
    2974:	04 c0       	rjmp	.+8      	; 0x297e <nrk_init+0x4a>
    2976:	83 e1       	ldi	r24, 0x13	; 19
    2978:	60 e0       	ldi	r22, 0x00	; 0
    297a:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
*/	
 
   // printf( "Init kernel_entry= %d %d\n",kernel_entry[1], kernel_entry[0] );

    
    nrk_cur_task_prio = 0;
    297e:	10 92 e5 06 	sts	0x06E5, r1
    nrk_cur_task_TCB = NULL;
    2982:	10 92 f3 06 	sts	0x06F3, r1
    2986:	10 92 f2 06 	sts	0x06F2, r1
    
    nrk_high_ready_TCB = NULL;
    298a:	10 92 e4 06 	sts	0x06E4, r1
    298e:	10 92 e3 06 	sts	0x06E3, r1
    nrk_high_ready_prio = 0; 
    2992:	10 92 f4 06 	sts	0x06F4, r1
    #ifdef NRK_MAX_RESERVES 
    // Setup the reserve structures
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;
    2996:	10 92 f1 06 	sts	0x06F1, r1
    299a:	e1 ed       	ldi	r30, 0xD1	; 209
    299c:	f6 e0       	ldi	r31, 0x06	; 6

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
{
    nrk_sem_list[i].count=-1;
    299e:	8f ef       	ldi	r24, 0xFF	; 255
    29a0:	80 83       	st	Z, r24
    nrk_sem_list[i].value=-1;
    29a2:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].resource_ceiling=-1;
    29a4:	81 83       	std	Z+1, r24	; 0x01
    29a6:	33 96       	adiw	r30, 0x03	; 3
    _nrk_reserve_init();
    #endif

    _nrk_resource_cnt=0; //NRK_MAX_RESOURCE_CNT;

for(i=0;i<NRK_MAX_RESOURCE_CNT;i++)
    29a8:	96 e0       	ldi	r25, 0x06	; 6
    29aa:	e0 3e       	cpi	r30, 0xE0	; 224
    29ac:	f9 07       	cpc	r31, r25
    29ae:	c1 f7       	brne	.-16     	; 0x29a0 <nrk_init+0x6c>
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29b0:	93 e6       	ldi	r25, 0x63	; 99
    29b2:	90 93 34 06 	sts	0x0634, r25
        nrk_task_TCB[i].task_ID = -1; 
    29b6:	80 93 32 06 	sts	0x0632, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29ba:	90 93 55 06 	sts	0x0655, r25
        nrk_task_TCB[i].task_ID = -1; 
    29be:	80 93 53 06 	sts	0x0653, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29c2:	90 93 76 06 	sts	0x0676, r25
        nrk_task_TCB[i].task_ID = -1; 
    29c6:	80 93 74 06 	sts	0x0674, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29ca:	90 93 97 06 	sts	0x0697, r25
        nrk_task_TCB[i].task_ID = -1; 
    29ce:	80 93 95 06 	sts	0x0695, r24
    //nrk_resource_ceiling[i]=-1;
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
    29d2:	90 93 b8 06 	sts	0x06B8, r25
        nrk_task_TCB[i].task_ID = -1; 
    29d6:	80 93 b6 06 	sts	0x06B6, r24
    29da:	e8 ef       	ldi	r30, 0xF8	; 248
    29dc:	f6 e0       	ldi	r31, 0x06	; 6
    29de:	20 e0       	ldi	r18, 0x00	; 0
    29e0:	30 e0       	ldi	r19, 0x00	; 0
    29e2:	01 c0       	rjmp	.+2      	; 0x29e6 <nrk_init+0xb2>
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    29e4:	9a 01       	movw	r18, r20
    
}        
    for (i= 0; i<NRK_MAX_TASKS; i++)
	{
        nrk_task_TCB[i].task_prio = TCB_EMPTY_PRIO;
        nrk_task_TCB[i].task_ID = -1; 
    29e6:	a9 01       	movw	r20, r18
    29e8:	4f 5f       	subi	r20, 0xFF	; 255
    29ea:	5f 4f       	sbci	r21, 0xFF	; 255
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
    29ec:	ca 01       	movw	r24, r20
    29ee:	88 0f       	add	r24, r24
    29f0:	99 1f       	adc	r25, r25
    29f2:	88 0f       	add	r24, r24
    29f4:	99 1f       	adc	r25, r25
    29f6:	84 0f       	add	r24, r20
    29f8:	95 1f       	adc	r25, r21
    29fa:	8b 50       	subi	r24, 0x0B	; 11
    29fc:	99 4f       	sbci	r25, 0xF9	; 249
    29fe:	91 83       	std	Z+1, r25	; 0x01
    2a00:	80 83       	st	Z, r24
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
    2a02:	c9 01       	movw	r24, r18
    2a04:	88 0f       	add	r24, r24
    2a06:	99 1f       	adc	r25, r25
    2a08:	88 0f       	add	r24, r24
    2a0a:	99 1f       	adc	r25, r25
    2a0c:	82 0f       	add	r24, r18
    2a0e:	93 1f       	adc	r25, r19
    2a10:	8b 50       	subi	r24, 0x0B	; 11
    2a12:	99 4f       	sbci	r25, 0xF9	; 249
    2a14:	94 83       	std	Z+4, r25	; 0x04
    2a16:	83 83       	std	Z+3, r24	; 0x03
    2a18:	35 96       	adiw	r30, 0x05	; 5
        nrk_task_TCB[i].task_ID = -1; 
        }
  
       
    // Setup a double linked list of Ready Tasks 
    for (i=0;i<NRK_MAX_TASKS;i++)
    2a1a:	45 30       	cpi	r20, 0x05	; 5
    2a1c:	51 05       	cpc	r21, r1
    2a1e:	11 f7       	brne	.-60     	; 0x29e4 <nrk_init+0xb0>
	{
		_nrk_readyQ[i].Next	=	&_nrk_readyQ[i+1];
		_nrk_readyQ[i+1].Prev	=	&_nrk_readyQ[i];
	}
	
	_nrk_readyQ[0].Prev	=	NULL;
    2a20:	10 92 f7 06 	sts	0x06F7, r1
    2a24:	10 92 f6 06 	sts	0x06F6, r1
	_nrk_readyQ[NRK_MAX_TASKS].Next	=	NULL;
    2a28:	10 92 12 07 	sts	0x0712, r1
    2a2c:	10 92 11 07 	sts	0x0711, r1
	_head_node = NULL;
    2a30:	10 92 e8 06 	sts	0x06E8, r1
    2a34:	10 92 e7 06 	sts	0x06E7, r1
	_free_node = &_nrk_readyQ[0];
    2a38:	85 ef       	ldi	r24, 0xF5	; 245
    2a3a:	96 e0       	ldi	r25, 0x06	; 6
    2a3c:	90 93 29 06 	sts	0x0629, r25
    2a40:	80 93 28 06 	sts	0x0628, r24
	
	
	

	nrk_task_set_entry_function( &IdleTask, nrk_idle_task);
    2a44:	8e 01       	movw	r16, r28
    2a46:	0f 5f       	subi	r16, 0xFF	; 255
    2a48:	1f 4f       	sbci	r17, 0xFF	; 255
    2a4a:	c8 01       	movw	r24, r16
    2a4c:	64 e8       	ldi	r22, 0x84	; 132
    2a4e:	73 e2       	ldi	r23, 0x23	; 35
    2a50:	0e 94 cd 27 	call	0x4f9a	; 0x4f9a <nrk_task_set_entry_function>
	nrk_task_set_stk( &IdleTask, nrk_idle_task_stk, NRK_TASK_IDLE_STK_SIZE);
    2a54:	c8 01       	movw	r24, r16
    2a56:	6d e8       	ldi	r22, 0x8D	; 141
    2a58:	75 e0       	ldi	r23, 0x05	; 5
    2a5a:	40 e8       	ldi	r20, 0x80	; 128
    2a5c:	50 e0       	ldi	r21, 0x00	; 0
    2a5e:	0e 94 13 28 	call	0x5026	; 0x5026 <nrk_task_set_stk>
	nrk_idle_task_stk[0]=STK_CANARY_VAL;	
    2a62:	85 e5       	ldi	r24, 0x55	; 85
    2a64:	80 93 8d 05 	sts	0x058D, r24
	//IdleTask.task_ID = NRK_IDLE_TASK_ID;
	IdleTask.prio = 0;
    2a68:	19 86       	std	Y+9, r1	; 0x09
	IdleTask.period.secs = 0;
    2a6a:	1c 86       	std	Y+12, r1	; 0x0c
    2a6c:	1d 86       	std	Y+13, r1	; 0x0d
    2a6e:	1e 86       	std	Y+14, r1	; 0x0e
    2a70:	1f 86       	std	Y+15, r1	; 0x0f
	IdleTask.period.nano_secs = 0;
    2a72:	18 8a       	std	Y+16, r1	; 0x10
    2a74:	19 8a       	std	Y+17, r1	; 0x11
    2a76:	1a 8a       	std	Y+18, r1	; 0x12
    2a78:	1b 8a       	std	Y+19, r1	; 0x13
	IdleTask.cpu_reserve.secs = 0;
    2a7a:	1c 8a       	std	Y+20, r1	; 0x14
    2a7c:	1d 8a       	std	Y+21, r1	; 0x15
    2a7e:	1e 8a       	std	Y+22, r1	; 0x16
    2a80:	1f 8a       	std	Y+23, r1	; 0x17
	IdleTask.cpu_reserve.nano_secs = 0;
    2a82:	18 8e       	std	Y+24, r1	; 0x18
    2a84:	19 8e       	std	Y+25, r1	; 0x19
    2a86:	1a 8e       	std	Y+26, r1	; 0x1a
    2a88:	1b 8e       	std	Y+27, r1	; 0x1b
	IdleTask.offset.secs = 0;
    2a8a:	1c 8e       	std	Y+28, r1	; 0x1c
    2a8c:	1d 8e       	std	Y+29, r1	; 0x1d
    2a8e:	1e 8e       	std	Y+30, r1	; 0x1e
    2a90:	1f 8e       	std	Y+31, r1	; 0x1f
	IdleTask.offset.nano_secs = 0;
    2a92:	18 a2       	std	Y+32, r1	; 0x20
    2a94:	19 a2       	std	Y+33, r1	; 0x21
    2a96:	1a a2       	std	Y+34, r1	; 0x22
    2a98:	1b a2       	std	Y+35, r1	; 0x23
	IdleTask.FirstActivation = TRUE;
    2a9a:	81 e0       	ldi	r24, 0x01	; 1
    2a9c:	88 87       	std	Y+8, r24	; 0x08
	IdleTask.Type = IDLE_TASK;
    2a9e:	92 e0       	ldi	r25, 0x02	; 2
    2aa0:	9a 87       	std	Y+10, r25	; 0x0a
	IdleTask.SchType = PREEMPTIVE;
    2aa2:	8b 87       	std	Y+11, r24	; 0x0b
	nrk_activate_task(&IdleTask);
    2aa4:	c8 01       	movw	r24, r16
    2aa6:	0e 94 6c 1e 	call	0x3cd8	; 0x3cd8 <nrk_activate_task>
	
}
    2aaa:	a3 96       	adiw	r28, 0x23	; 35
    2aac:	0f b6       	in	r0, 0x3f	; 63
    2aae:	f8 94       	cli
    2ab0:	de bf       	out	0x3e, r29	; 62
    2ab2:	0f be       	out	0x3f, r0	; 63
    2ab4:	cd bf       	out	0x3d, r28	; 61
    2ab6:	cf 91       	pop	r28
    2ab8:	df 91       	pop	r29
    2aba:	1f 91       	pop	r17
    2abc:	0f 91       	pop	r16
    2abe:	08 95       	ret

00002ac0 <nrk_start>:




void nrk_start (void)
{
    2ac0:	cf 92       	push	r12
    2ac2:	df 92       	push	r13
    2ac4:	ff 92       	push	r15
    2ac6:	0f 93       	push	r16
    2ac8:	1f 93       	push	r17
    2aca:	df 93       	push	r29
    2acc:	cf 93       	push	r28
    2ace:	00 d0       	rcall	.+0      	; 0x2ad0 <nrk_start+0x10>
    2ad0:	cd b7       	in	r28, 0x3d	; 61
    2ad2:	de b7       	in	r29, 0x3e	; 62
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
    2ad4:	b2 e3       	ldi	r27, 0x32	; 50
    2ad6:	cb 2e       	mov	r12, r27
    2ad8:	b6 e0       	ldi	r27, 0x06	; 6
    2ada:	db 2e       	mov	r13, r27
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2adc:	90 e0       	ldi	r25, 0x00	; 0
    {
	task_ID = nrk_task_TCB[i].task_ID;
    2ade:	f6 01       	movw	r30, r12
    2ae0:	f0 80       	ld	r15, Z
	// only check activated tasks
	if(task_ID!=-1)
    2ae2:	ff 2d       	mov	r31, r15
    2ae4:	ff 3f       	cpi	r31, 0xFF	; 255
    2ae6:	b1 f0       	breq	.+44     	; 0x2b14 <nrk_start+0x54>
    2ae8:	02 e3       	ldi	r16, 0x32	; 50
    2aea:	16 e0       	ldi	r17, 0x06	; 6
    2aec:	20 e0       	ldi	r18, 0x00	; 0
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
		{
			if(i!=j && task_ID==nrk_task_TCB[j].task_ID)
    2aee:	92 17       	cp	r25, r18
    2af0:	61 f0       	breq	.+24     	; 0x2b0a <nrk_start+0x4a>
    2af2:	f8 01       	movw	r30, r16
    2af4:	80 81       	ld	r24, Z
    2af6:	f8 16       	cp	r15, r24
    2af8:	41 f4       	brne	.+16     	; 0x2b0a <nrk_start+0x4a>
			{
			nrk_kernel_error_add(NRK_DUP_TASK_ID,task_ID);
    2afa:	85 e0       	ldi	r24, 0x05	; 5
    2afc:	6f 2d       	mov	r22, r15
    2afe:	29 83       	std	Y+1, r18	; 0x01
    2b00:	9a 83       	std	Y+2, r25	; 0x02
    2b02:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
    2b06:	9a 81       	ldd	r25, Y+2	; 0x02
    2b08:	29 81       	ldd	r18, Y+1	; 0x01
    {
	task_ID = nrk_task_TCB[i].task_ID;
	// only check activated tasks
	if(task_ID!=-1)
	{
    		for(j=0; j<NRK_MAX_TASKS; j++ )
    2b0a:	2f 5f       	subi	r18, 0xFF	; 255
    2b0c:	0f 5d       	subi	r16, 0xDF	; 223
    2b0e:	1f 4f       	sbci	r17, 0xFF	; 255
    2b10:	25 30       	cpi	r18, 0x05	; 5
    2b12:	69 f7       	brne	.-38     	; 0x2aee <nrk_start+0x2e>
	/*
		- Get highest priority task from rdy list
		- set cur prio and start the task 
	*/
    // Check to make sure all tasks unique
    for(i=0; i<NRK_MAX_TASKS; i++ )
    2b14:	9f 5f       	subi	r25, 0xFF	; 255
    2b16:	21 e2       	ldi	r18, 0x21	; 33
    2b18:	30 e0       	ldi	r19, 0x00	; 0
    2b1a:	c2 0e       	add	r12, r18
    2b1c:	d3 1e       	adc	r13, r19
    2b1e:	95 30       	cpi	r25, 0x05	; 5
    2b20:	f1 f6       	brne	.-68     	; 0x2ade <nrk_start+0x1e>
		}
	}

    }

    task_ID = nrk_get_high_ready_task_ID();	
    2b22:	0e 94 2e 1d 	call	0x3a5c	; 0x3a5c <nrk_get_high_ready_task_ID>
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    2b26:	99 27       	eor	r25, r25
    2b28:	87 fd       	sbrc	r24, 7
    2b2a:	90 95       	com	r25
    2b2c:	fc 01       	movw	r30, r24
    2b2e:	a5 e0       	ldi	r26, 0x05	; 5
    2b30:	ee 0f       	add	r30, r30
    2b32:	ff 1f       	adc	r31, r31
    2b34:	aa 95       	dec	r26
    2b36:	e1 f7       	brne	.-8      	; 0x2b30 <nrk_start+0x70>
    2b38:	e8 0f       	add	r30, r24
    2b3a:	f9 1f       	adc	r31, r25
    2b3c:	e6 5d       	subi	r30, 0xD6	; 214
    2b3e:	f9 4f       	sbci	r31, 0xF9	; 249
    2b40:	82 85       	ldd	r24, Z+10	; 0x0a
    2b42:	80 93 f4 06 	sts	0x06F4, r24
    nrk_high_ready_TCB = nrk_cur_task_TCB = &nrk_task_TCB[task_ID];           
    2b46:	f0 93 f3 06 	sts	0x06F3, r31
    2b4a:	e0 93 f2 06 	sts	0x06F2, r30
    2b4e:	f0 93 e4 06 	sts	0x06E4, r31
    2b52:	e0 93 e3 06 	sts	0x06E3, r30
    nrk_cur_task_prio = nrk_high_ready_prio;
    2b56:	80 93 e5 06 	sts	0x06E5, r24
    
    //TODO: this way on msp
    // *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    // *stkc = (uint16_t)((uint16_t)_nrk_timer_tick>>8); 
*/
    nrk_target_start();
    2b5a:	0e 94 48 28 	call	0x5090	; 0x5090 <nrk_target_start>
    nrk_stack_pointer_init(); 
    2b5e:	0e 94 39 28 	call	0x5072	; 0x5072 <nrk_stack_pointer_init>
    nrk_start_high_ready_task();	
    2b62:	0e 94 95 33 	call	0x672a	; 0x672a <nrk_start_high_ready_task>
    2b66:	ff cf       	rjmp	.-2      	; 0x2b66 <nrk_start+0xa6>

00002b68 <nrk_TCB_init>:
    while(1);
}


int8_t nrk_TCB_init (nrk_task_type *Task, NRK_STK *ptos, NRK_STK *pbos, uint16_t stk_size, void *pext, uint16_t opt)
{
    2b68:	ef 92       	push	r14
    2b6a:	ff 92       	push	r15
    2b6c:	0f 93       	push	r16
    2b6e:	1f 93       	push	r17
    2b70:	cf 93       	push	r28
    2b72:	df 93       	push	r29
    2b74:	ec 01       	movw	r28, r24
    2b76:	7b 01       	movw	r14, r22
    2b78:	8a 01       	movw	r16, r20
	
    //  Already in critical section so no needenter critical section
    if(Task->Type!=IDLE_TASK)
    2b7a:	89 85       	ldd	r24, Y+9	; 0x09
    2b7c:	82 30       	cpi	r24, 0x02	; 2
    2b7e:	21 f0       	breq	.+8      	; 0x2b88 <nrk_TCB_init+0x20>
    	Task->task_ID=nrk_task_init_cnt;
    2b80:	80 91 e0 06 	lds	r24, 0x06E0
    2b84:	88 83       	st	Y, r24
    2b86:	01 c0       	rjmp	.+2      	; 0x2b8a <nrk_TCB_init+0x22>
    else Task->task_ID=NRK_IDLE_TASK_ID;
    2b88:	18 82       	st	Y, r1

    if(nrk_task_init_cnt>=NRK_MAX_TASKS) nrk_kernel_error_add(NRK_EXTRA_TASK,0);
    2b8a:	80 91 e0 06 	lds	r24, 0x06E0
    2b8e:	85 30       	cpi	r24, 0x05	; 5
    2b90:	20 f0       	brcs	.+8      	; 0x2b9a <nrk_TCB_init+0x32>
    2b92:	87 e0       	ldi	r24, 0x07	; 7
    2b94:	60 e0       	ldi	r22, 0x00	; 0
    2b96:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
    if(Task->Type!=IDLE_TASK) nrk_task_init_cnt++; 
    2b9a:	89 85       	ldd	r24, Y+9	; 0x09
    2b9c:	82 30       	cpi	r24, 0x02	; 2
    2b9e:	29 f0       	breq	.+10     	; 0x2baa <nrk_TCB_init+0x42>
    2ba0:	80 91 e0 06 	lds	r24, 0x06E0
    2ba4:	8f 5f       	subi	r24, 0xFF	; 255
    2ba6:	80 93 e0 06 	sts	0x06E0, r24
    if(nrk_task_init_cnt==NRK_IDLE_TASK_ID) nrk_task_init_cnt++;
    2baa:	80 91 e0 06 	lds	r24, 0x06E0
    2bae:	88 23       	and	r24, r24
    2bb0:	19 f4       	brne	.+6      	; 0x2bb8 <nrk_TCB_init+0x50>
    2bb2:	81 e0       	ldi	r24, 0x01	; 1
    2bb4:	80 93 e0 06 	sts	0x06E0, r24
    //initialize member of TCB structure
    nrk_task_TCB[Task->task_ID].OSTaskStkPtr = ptos;
    2bb8:	88 81       	ld	r24, Y
    2bba:	99 27       	eor	r25, r25
    2bbc:	87 fd       	sbrc	r24, 7
    2bbe:	90 95       	com	r25
    2bc0:	fc 01       	movw	r30, r24
    2bc2:	a5 e0       	ldi	r26, 0x05	; 5
    2bc4:	ee 0f       	add	r30, r30
    2bc6:	ff 1f       	adc	r31, r31
    2bc8:	aa 95       	dec	r26
    2bca:	e1 f7       	brne	.-8      	; 0x2bc4 <nrk_TCB_init+0x5c>
    2bcc:	e8 0f       	add	r30, r24
    2bce:	f9 1f       	adc	r31, r25
    2bd0:	e6 5d       	subi	r30, 0xD6	; 214
    2bd2:	f9 4f       	sbci	r31, 0xF9	; 249
    2bd4:	f1 82       	std	Z+1, r15	; 0x01
    2bd6:	e0 82       	st	Z, r14
    nrk_task_TCB[Task->task_ID].task_prio = Task->prio;
    2bd8:	88 85       	ldd	r24, Y+8	; 0x08
    2bda:	82 87       	std	Z+10, r24	; 0x0a
    nrk_task_TCB[Task->task_ID].task_state = SUSPENDED;
    2bdc:	88 81       	ld	r24, Y
    2bde:	99 27       	eor	r25, r25
    2be0:	87 fd       	sbrc	r24, 7
    2be2:	90 95       	com	r25
    2be4:	fc 01       	movw	r30, r24
    2be6:	75 e0       	ldi	r23, 0x05	; 5
    2be8:	ee 0f       	add	r30, r30
    2bea:	ff 1f       	adc	r31, r31
    2bec:	7a 95       	dec	r23
    2bee:	e1 f7       	brne	.-8      	; 0x2be8 <nrk_TCB_init+0x80>
    2bf0:	e8 0f       	add	r30, r24
    2bf2:	f9 1f       	adc	r31, r25
    2bf4:	e6 5d       	subi	r30, 0xD6	; 214
    2bf6:	f9 4f       	sbci	r31, 0xF9	; 249
    2bf8:	83 e0       	ldi	r24, 0x03	; 3
    2bfa:	81 87       	std	Z+9, r24	; 0x09
    
    nrk_task_TCB[Task->task_ID].task_ID = Task->task_ID;
    2bfc:	28 81       	ld	r18, Y
    2bfe:	82 2f       	mov	r24, r18
    2c00:	99 27       	eor	r25, r25
    2c02:	87 fd       	sbrc	r24, 7
    2c04:	90 95       	com	r25
    2c06:	fc 01       	movw	r30, r24
    2c08:	65 e0       	ldi	r22, 0x05	; 5
    2c0a:	ee 0f       	add	r30, r30
    2c0c:	ff 1f       	adc	r31, r31
    2c0e:	6a 95       	dec	r22
    2c10:	e1 f7       	brne	.-8      	; 0x2c0a <nrk_TCB_init+0xa2>
    2c12:	e8 0f       	add	r30, r24
    2c14:	f9 1f       	adc	r31, r25
    2c16:	e6 5d       	subi	r30, 0xD6	; 214
    2c18:	f9 4f       	sbci	r31, 0xF9	; 249
    2c1a:	20 87       	std	Z+8, r18	; 0x08
    nrk_task_TCB[Task->task_ID].suspend_flag = 0;
    2c1c:	88 81       	ld	r24, Y
    2c1e:	99 27       	eor	r25, r25
    2c20:	87 fd       	sbrc	r24, 7
    2c22:	90 95       	com	r25
    2c24:	7c 01       	movw	r14, r24
    2c26:	55 e0       	ldi	r21, 0x05	; 5
    2c28:	ee 0c       	add	r14, r14
    2c2a:	ff 1c       	adc	r15, r15
    2c2c:	5a 95       	dec	r21
    2c2e:	e1 f7       	brne	.-8      	; 0x2c28 <nrk_TCB_init+0xc0>
    2c30:	e8 0e       	add	r14, r24
    2c32:	f9 1e       	adc	r15, r25
    2c34:	8a e2       	ldi	r24, 0x2A	; 42
    2c36:	96 e0       	ldi	r25, 0x06	; 6
    2c38:	e8 0e       	add	r14, r24
    2c3a:	f9 1e       	adc	r15, r25
    2c3c:	f7 01       	movw	r30, r14
    2c3e:	15 82       	std	Z+5, r1	; 0x05
    nrk_task_TCB[Task->task_ID].period= _nrk_time_to_ticks( &(Task->period) );
    2c40:	ce 01       	movw	r24, r28
    2c42:	0b 96       	adiw	r24, 0x0b	; 11
    2c44:	0e 94 35 22 	call	0x446a	; 0x446a <_nrk_time_to_ticks>
    2c48:	f7 01       	movw	r30, r14
    2c4a:	94 8f       	std	Z+28, r25	; 0x1c
    2c4c:	83 8f       	std	Z+27, r24	; 0x1b
    if(Task->period.secs > 61) nrk_kernel_error_add(NRK_PERIOD_OVERFLOW,Task->task_ID);
    2c4e:	8b 85       	ldd	r24, Y+11	; 0x0b
    2c50:	9c 85       	ldd	r25, Y+12	; 0x0c
    2c52:	ad 85       	ldd	r26, Y+13	; 0x0d
    2c54:	be 85       	ldd	r27, Y+14	; 0x0e
    2c56:	8e 33       	cpi	r24, 0x3E	; 62
    2c58:	91 05       	cpc	r25, r1
    2c5a:	a1 05       	cpc	r26, r1
    2c5c:	b1 05       	cpc	r27, r1
    2c5e:	20 f0       	brcs	.+8      	; 0x2c68 <nrk_TCB_init+0x100>
    2c60:	86 e1       	ldi	r24, 0x16	; 22
    2c62:	68 81       	ld	r22, Y
    2c64:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
    nrk_task_TCB[Task->task_ID].next_wakeup= _nrk_time_to_ticks( &(Task->offset));
    2c68:	e8 80       	ld	r14, Y
    2c6a:	ff 24       	eor	r15, r15
    2c6c:	e7 fc       	sbrc	r14, 7
    2c6e:	f0 94       	com	r15
    2c70:	ce 01       	movw	r24, r28
    2c72:	4b 96       	adiw	r24, 0x1b	; 27
    2c74:	0e 94 35 22 	call	0x446a	; 0x446a <_nrk_time_to_ticks>
    2c78:	f7 01       	movw	r30, r14
    2c7a:	45 e0       	ldi	r20, 0x05	; 5
    2c7c:	ee 0f       	add	r30, r30
    2c7e:	ff 1f       	adc	r31, r31
    2c80:	4a 95       	dec	r20
    2c82:	e1 f7       	brne	.-8      	; 0x2c7c <nrk_TCB_init+0x114>
    2c84:	ee 0d       	add	r30, r14
    2c86:	ff 1d       	adc	r31, r15
    2c88:	e6 5d       	subi	r30, 0xD6	; 214
    2c8a:	f9 4f       	sbci	r31, 0xF9	; 249
    2c8c:	96 8b       	std	Z+22, r25	; 0x16
    2c8e:	85 8b       	std	Z+21, r24	; 0x15
    nrk_task_TCB[Task->task_ID].next_period= nrk_task_TCB[Task->task_ID].period+nrk_task_TCB[Task->task_ID].next_wakeup;
    2c90:	88 81       	ld	r24, Y
    2c92:	99 27       	eor	r25, r25
    2c94:	87 fd       	sbrc	r24, 7
    2c96:	90 95       	com	r25
    2c98:	7c 01       	movw	r14, r24
    2c9a:	35 e0       	ldi	r19, 0x05	; 5
    2c9c:	ee 0c       	add	r14, r14
    2c9e:	ff 1c       	adc	r15, r15
    2ca0:	3a 95       	dec	r19
    2ca2:	e1 f7       	brne	.-8      	; 0x2c9c <nrk_TCB_init+0x134>
    2ca4:	e8 0e       	add	r14, r24
    2ca6:	f9 1e       	adc	r15, r25
    2ca8:	8a e2       	ldi	r24, 0x2A	; 42
    2caa:	96 e0       	ldi	r25, 0x06	; 6
    2cac:	e8 0e       	add	r14, r24
    2cae:	f9 1e       	adc	r15, r25
    2cb0:	f7 01       	movw	r30, r14
    2cb2:	85 89       	ldd	r24, Z+21	; 0x15
    2cb4:	96 89       	ldd	r25, Z+22	; 0x16
    2cb6:	23 8d       	ldd	r18, Z+27	; 0x1b
    2cb8:	34 8d       	ldd	r19, Z+28	; 0x1c
    2cba:	82 0f       	add	r24, r18
    2cbc:	93 1f       	adc	r25, r19
    2cbe:	90 8f       	std	Z+24, r25	; 0x18
    2cc0:	87 8b       	std	Z+23, r24	; 0x17
    nrk_task_TCB[Task->task_ID].cpu_reserve= _nrk_time_to_ticks(&(Task->cpu_reserve));
    2cc2:	ce 01       	movw	r24, r28
    2cc4:	43 96       	adiw	r24, 0x13	; 19
    2cc6:	0e 94 35 22 	call	0x446a	; 0x446a <_nrk_time_to_ticks>
    2cca:	f7 01       	movw	r30, r14
    2ccc:	96 8f       	std	Z+30, r25	; 0x1e
    2cce:	85 8f       	std	Z+29, r24	; 0x1d
    nrk_task_TCB[Task->task_ID].cpu_remaining = nrk_task_TCB[Task->task_ID].cpu_reserve;
    2cd0:	88 81       	ld	r24, Y
    2cd2:	99 27       	eor	r25, r25
    2cd4:	87 fd       	sbrc	r24, 7
    2cd6:	90 95       	com	r25
    2cd8:	fc 01       	movw	r30, r24
    2cda:	25 e0       	ldi	r18, 0x05	; 5
    2cdc:	ee 0f       	add	r30, r30
    2cde:	ff 1f       	adc	r31, r31
    2ce0:	2a 95       	dec	r18
    2ce2:	e1 f7       	brne	.-8      	; 0x2cdc <nrk_TCB_init+0x174>
    2ce4:	e8 0f       	add	r30, r24
    2ce6:	f9 1f       	adc	r31, r25
    2ce8:	e6 5d       	subi	r30, 0xD6	; 214
    2cea:	f9 4f       	sbci	r31, 0xF9	; 249
    2cec:	85 8d       	ldd	r24, Z+29	; 0x1d
    2cee:	96 8d       	ldd	r25, Z+30	; 0x1e
    2cf0:	92 8f       	std	Z+26, r25	; 0x1a
    2cf2:	81 8f       	std	Z+25, r24	; 0x19
    nrk_task_TCB[Task->task_ID].num_periods = 1;
    2cf4:	81 e0       	ldi	r24, 0x01	; 1
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
    2cf8:	90 a3       	std	Z+32, r25	; 0x20
    2cfa:	87 8f       	std	Z+31, r24	; 0x1f
    nrk_task_TCB[Task->task_ID].OSTCBStkBottom = pbos;
    2cfc:	13 83       	std	Z+3, r17	; 0x03
    2cfe:	02 83       	std	Z+2, r16	; 0x02
    nrk_task_TCB[Task->task_ID].errno= NRK_OK;
    2d00:	81 e0       	ldi	r24, 0x01	; 1
    2d02:	84 87       	std	Z+12, r24	; 0x0c
	         

			
    return NRK_OK;

}
    2d04:	df 91       	pop	r29
    2d06:	cf 91       	pop	r28
    2d08:	1f 91       	pop	r17
    2d0a:	0f 91       	pop	r16
    2d0c:	ff 90       	pop	r15
    2d0e:	ef 90       	pop	r14
    2d10:	08 95       	ret

00002d12 <_nrk_timer_tick>:
void _nrk_timer_tick(void)
{
	// want to do something before the scheduler gets called? 
	// Go ahead and put it here...

	_nrk_scheduler();
    2d12:	0e 94 9f 23 	call	0x473e	; 0x473e <_nrk_scheduler>

  	return;
}
    2d16:	08 95       	ret

00002d18 <nrk_version>:


uint16_t nrk_version (void)
{
    return (NRK_VERSION);
}
    2d18:	85 e6       	ldi	r24, 0x65	; 101
    2d1a:	90 e0       	ldi	r25, 0x00	; 0
    2d1c:	08 95       	ret

00002d1e <_nrk_errno_set>:
void blink_morse_code_error( uint8_t number );


void _nrk_errno_set (NRK_ERRNO error_code)
{
    nrk_cur_task_TCB->errno = error_code;
    2d1e:	e0 91 f2 06 	lds	r30, 0x06F2
    2d22:	f0 91 f3 06 	lds	r31, 0x06F3
    2d26:	84 87       	std	Z+12, r24	; 0x0c
}
    2d28:	08 95       	ret

00002d2a <nrk_errno_get>:

uint8_t nrk_errno_get ()
{
    return nrk_cur_task_TCB->errno;
    2d2a:	e0 91 f2 06 	lds	r30, 0x06F2
    2d2e:	f0 91 f3 06 	lds	r31, 0x06F3
}
    2d32:	84 85       	ldd	r24, Z+12	; 0x0c
    2d34:	08 95       	ret

00002d36 <nrk_error_get>:
}


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
    2d36:	20 91 69 05 	lds	r18, 0x0569
    2d3a:	22 23       	and	r18, r18
    2d3c:	41 f0       	breq	.+16     	; 0x2d4e <nrk_error_get+0x18>
        return 0;
    *code = error_num;
    2d3e:	fb 01       	movw	r30, r22
    2d40:	20 83       	st	Z, r18
    *task_id = error_task;
    2d42:	20 91 17 04 	lds	r18, 0x0417
    2d46:	fc 01       	movw	r30, r24
    2d48:	20 83       	st	Z, r18
    return 1;
    2d4a:	81 e0       	ldi	r24, 0x01	; 1
    2d4c:	08 95       	ret


uint8_t nrk_error_get (uint8_t * task_id, uint8_t * code)
{
    if (error_num == 0)
        return 0;
    2d4e:	80 e0       	ldi	r24, 0x00	; 0
    *code = error_num;
    *task_id = error_task;
    return 1;
}
    2d50:	08 95       	ret

00002d52 <pause>:
    }

}

void pause()
{
    2d52:	df 93       	push	r29
    2d54:	cf 93       	push	r28
    2d56:	0f 92       	push	r0
    2d58:	cd b7       	in	r28, 0x3d	; 61
    2d5a:	de b7       	in	r29, 0x3e	; 62
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2d5c:	19 82       	std	Y+1, r1	; 0x01
    2d5e:	07 c0       	rjmp	.+14     	; 0x2d6e <pause+0x1c>
        nrk_spin_wait_us (2000);
    2d60:	80 ed       	ldi	r24, 0xD0	; 208
    2d62:	97 e0       	ldi	r25, 0x07	; 7
    2d64:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
}

void pause()
{
    volatile uint8_t t;
    for (t = 0; t < 100; t++)
    2d68:	89 81       	ldd	r24, Y+1	; 0x01
    2d6a:	8f 5f       	subi	r24, 0xFF	; 255
    2d6c:	89 83       	std	Y+1, r24	; 0x01
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
    2d70:	84 36       	cpi	r24, 0x64	; 100
    2d72:	b0 f3       	brcs	.-20     	; 0x2d60 <pause+0xe>
        nrk_spin_wait_us (2000);
}
    2d74:	0f 90       	pop	r0
    2d76:	cf 91       	pop	r28
    2d78:	df 91       	pop	r29
    2d7a:	08 95       	ret

00002d7c <blink_dot>:
    pause();
}

void blink_dot()
{
    nrk_led_set(GREEN_LED);
    2d7c:	81 e0       	ldi	r24, 0x01	; 1
    2d7e:	90 e0       	ldi	r25, 0x00	; 0
    2d80:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
    pause();
    2d84:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
    nrk_led_clr(GREEN_LED);
    2d88:	81 e0       	ldi	r24, 0x01	; 1
    2d8a:	90 e0       	ldi	r25, 0x00	; 0
    2d8c:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    pause();
    2d90:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
}
    2d94:	08 95       	ret

00002d96 <blink_dash>:
    return t;
}

void blink_dash()
{
    nrk_led_set (GREEN_LED);
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
    pause();
    2d9e:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
    pause();
    2da2:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
    pause();
    2da6:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
    nrk_led_clr(GREEN_LED);
    2daa:	81 e0       	ldi	r24, 0x01	; 1
    2dac:	90 e0       	ldi	r25, 0x00	; 0
    2dae:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    pause();
    2db2:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
}
    2db6:	08 95       	ret

00002db8 <blink_morse_code_error>:
    pause();
}


void blink_morse_code_error( uint8_t number )
{
    2db8:	ff 92       	push	r15
    2dba:	0f 93       	push	r16
    2dbc:	1f 93       	push	r17
    2dbe:	df 93       	push	r29
    2dc0:	cf 93       	push	r28
    2dc2:	00 d0       	rcall	.+0      	; 0x2dc4 <blink_morse_code_error+0xc>
    2dc4:	0f 92       	push	r0
    2dc6:	cd b7       	in	r28, 0x3d	; 61
    2dc8:	de b7       	in	r29, 0x3e	; 62
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );
    2dca:	00 d0       	rcall	.+0      	; 0x2dcc <blink_morse_code_error+0x14>
    2dcc:	00 d0       	rcall	.+0      	; 0x2dce <blink_morse_code_error+0x16>
    2dce:	00 d0       	rcall	.+0      	; 0x2dd0 <blink_morse_code_error+0x18>
    2dd0:	ed b7       	in	r30, 0x3d	; 61
    2dd2:	fe b7       	in	r31, 0x3e	; 62
    2dd4:	31 96       	adiw	r30, 0x01	; 1
    2dd6:	8e 01       	movw	r16, r28
    2dd8:	0f 5f       	subi	r16, 0xFF	; 255
    2dda:	1f 4f       	sbci	r17, 0xFF	; 255
    2ddc:	ad b7       	in	r26, 0x3d	; 61
    2dde:	be b7       	in	r27, 0x3e	; 62
    2de0:	12 96       	adiw	r26, 0x02	; 2
    2de2:	1c 93       	st	X, r17
    2de4:	0e 93       	st	-X, r16
    2de6:	11 97       	sbiw	r26, 0x01	; 1
    2de8:	2f e0       	ldi	r18, 0x0F	; 15
    2dea:	32 e0       	ldi	r19, 0x02	; 2
    2dec:	33 83       	std	Z+3, r19	; 0x03
    2dee:	22 83       	std	Z+2, r18	; 0x02
    2df0:	84 83       	std	Z+4, r24	; 0x04
    2df2:	15 82       	std	Z+5, r1	; 0x05
    2df4:	0e 94 b8 43 	call	0x8770	; 0x8770 <sprintf>

    for(i=0; i<strlen(str); i++ )
    2df8:	ed b7       	in	r30, 0x3d	; 61
    2dfa:	fe b7       	in	r31, 0x3e	; 62
    2dfc:	36 96       	adiw	r30, 0x06	; 6
    2dfe:	0f b6       	in	r0, 0x3f	; 63
    2e00:	f8 94       	cli
    2e02:	fe bf       	out	0x3e, r31	; 62
    2e04:	0f be       	out	0x3f, r0	; 63
    2e06:	ed bf       	out	0x3d, r30	; 61
    2e08:	ff 24       	eor	r15, r15
    2e0a:	72 c0       	rjmp	.+228    	; 0x2ef0 <blink_morse_code_error+0x138>
    {
        switch( str[i])
    2e0c:	80 0f       	add	r24, r16
    2e0e:	91 1f       	adc	r25, r17
    2e10:	dc 01       	movw	r26, r24
    2e12:	8c 91       	ld	r24, X
    2e14:	84 33       	cpi	r24, 0x34	; 52
    2e16:	d1 f1       	breq	.+116    	; 0x2e8c <blink_morse_code_error+0xd4>
    2e18:	85 33       	cpi	r24, 0x35	; 53
    2e1a:	70 f4       	brcc	.+28     	; 0x2e38 <blink_morse_code_error+0x80>
    2e1c:	81 33       	cpi	r24, 0x31	; 49
    2e1e:	f9 f0       	breq	.+62     	; 0x2e5e <blink_morse_code_error+0xa6>
    2e20:	82 33       	cpi	r24, 0x32	; 50
    2e22:	20 f4       	brcc	.+8      	; 0x2e2c <blink_morse_code_error+0x74>
    2e24:	80 33       	cpi	r24, 0x30	; 48
    2e26:	09 f0       	breq	.+2      	; 0x2e2a <blink_morse_code_error+0x72>
    2e28:	5c c0       	rjmp	.+184    	; 0x2ee2 <blink_morse_code_error+0x12a>
    2e2a:	16 c0       	rjmp	.+44     	; 0x2e58 <blink_morse_code_error+0xa0>
    2e2c:	82 33       	cpi	r24, 0x32	; 50
    2e2e:	11 f1       	breq	.+68     	; 0x2e74 <blink_morse_code_error+0xbc>
    2e30:	83 33       	cpi	r24, 0x33	; 51
    2e32:	09 f0       	breq	.+2      	; 0x2e36 <blink_morse_code_error+0x7e>
    2e34:	56 c0       	rjmp	.+172    	; 0x2ee2 <blink_morse_code_error+0x12a>
    2e36:	23 c0       	rjmp	.+70     	; 0x2e7e <blink_morse_code_error+0xc6>
    2e38:	87 33       	cpi	r24, 0x37	; 55
    2e3a:	c9 f1       	breq	.+114    	; 0x2eae <blink_morse_code_error+0xf6>
    2e3c:	88 33       	cpi	r24, 0x38	; 56
    2e3e:	30 f4       	brcc	.+12     	; 0x2e4c <blink_morse_code_error+0x94>
    2e40:	85 33       	cpi	r24, 0x35	; 53
    2e42:	69 f1       	breq	.+90     	; 0x2e9e <blink_morse_code_error+0xe6>
    2e44:	86 33       	cpi	r24, 0x36	; 54
    2e46:	09 f0       	breq	.+2      	; 0x2e4a <blink_morse_code_error+0x92>
    2e48:	4c c0       	rjmp	.+152    	; 0x2ee2 <blink_morse_code_error+0x12a>
    2e4a:	2c c0       	rjmp	.+88     	; 0x2ea4 <blink_morse_code_error+0xec>
    2e4c:	88 33       	cpi	r24, 0x38	; 56
    2e4e:	b1 f1       	breq	.+108    	; 0x2ebc <blink_morse_code_error+0x104>
    2e50:	89 33       	cpi	r24, 0x39	; 57
    2e52:	09 f0       	breq	.+2      	; 0x2e56 <blink_morse_code_error+0x9e>
    2e54:	46 c0       	rjmp	.+140    	; 0x2ee2 <blink_morse_code_error+0x12a>
    2e56:	3b c0       	rjmp	.+118    	; 0x2ece <blink_morse_code_error+0x116>
        {
        case '0':
            blink_dash();
    2e58:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
    2e5c:	02 c0       	rjmp	.+4      	; 0x2e62 <blink_morse_code_error+0xaa>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '1':
            blink_dot();
    2e5e:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dash();
    2e62:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2e66:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2e6a:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2e6e:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            break;
    2e72:	37 c0       	rjmp	.+110    	; 0x2ee2 <blink_morse_code_error+0x12a>
        case '2':
            blink_dot();
    2e74:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e78:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2e7c:	f4 cf       	rjmp	.-24     	; 0x2e66 <blink_morse_code_error+0xae>
            blink_dash();
            blink_dash();
            blink_dash();
            break;
        case '3':
            blink_dot();
    2e7e:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e82:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e86:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2e8a:	ef cf       	rjmp	.-34     	; 0x2e6a <blink_morse_code_error+0xb2>
            blink_dash();
            blink_dash();
            break;
        case '4':
            blink_dot();
    2e8c:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e90:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e94:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            blink_dot();
    2e98:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2e9c:	e8 cf       	rjmp	.-48     	; 0x2e6e <blink_morse_code_error+0xb6>
            blink_dash();
            break;
        case '5':
            blink_dot();
    2e9e:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2ea2:	02 c0       	rjmp	.+4      	; 0x2ea8 <blink_morse_code_error+0xf0>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '6':
            blink_dash();
    2ea4:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dot();
    2ea8:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2eac:	04 c0       	rjmp	.+8      	; 0x2eb6 <blink_morse_code_error+0xfe>
            blink_dot();
            blink_dot();
            blink_dot();
            break;
        case '7':
            blink_dash();
    2eae:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2eb2:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dot();
    2eb6:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2eba:	06 c0       	rjmp	.+12     	; 0x2ec8 <blink_morse_code_error+0x110>
            blink_dot();
            blink_dot();
            break;
        case '8':
            blink_dash();
    2ebc:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2ec0:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2ec4:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dot();
    2ec8:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
    2ecc:	08 c0       	rjmp	.+16     	; 0x2ede <blink_morse_code_error+0x126>
            blink_dot();
            break;
        case '9':
            blink_dash();
    2ece:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2ed2:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2ed6:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dash();
    2eda:	0e 94 cb 16 	call	0x2d96	; 0x2d96 <blink_dash>
            blink_dot();
    2ede:	0e 94 be 16 	call	0x2d7c	; 0x2d7c <blink_dot>
            break;
        }
        pause();
    2ee2:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
        pause();
    2ee6:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
        pause();
    2eea:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
    uint8_t i;
    char str[3];

    sprintf( str,"%d",number );

    for(i=0; i<strlen(str); i++ )
    2eee:	f3 94       	inc	r15
    2ef0:	f8 01       	movw	r30, r16
    2ef2:	01 90       	ld	r0, Z+
    2ef4:	00 20       	and	r0, r0
    2ef6:	e9 f7       	brne	.-6      	; 0x2ef2 <blink_morse_code_error+0x13a>
    2ef8:	31 97       	sbiw	r30, 0x01	; 1
    2efa:	e0 1b       	sub	r30, r16
    2efc:	f1 0b       	sbc	r31, r17
    2efe:	8f 2d       	mov	r24, r15
    2f00:	90 e0       	ldi	r25, 0x00	; 0
    2f02:	8e 17       	cp	r24, r30
    2f04:	9f 07       	cpc	r25, r31
    2f06:	08 f4       	brcc	.+2      	; 0x2f0a <blink_morse_code_error+0x152>
    2f08:	81 cf       	rjmp	.-254    	; 0x2e0c <blink_morse_code_error+0x54>
        pause();
        pause();
        pause();
    }

}
    2f0a:	0f 90       	pop	r0
    2f0c:	0f 90       	pop	r0
    2f0e:	0f 90       	pop	r0
    2f10:	cf 91       	pop	r28
    2f12:	df 91       	pop	r29
    2f14:	1f 91       	pop	r17
    2f16:	0f 91       	pop	r16
    2f18:	ff 90       	pop	r15
    2f1a:	08 95       	ret

00002f1c <nrk_error_print>:
    *task_id = error_task;
    return 1;
}

int8_t nrk_error_print ()
{
    2f1c:	0f 93       	push	r16
    2f1e:	1f 93       	push	r17
    int8_t t=0,i=0;
    if (error_num == 0)
    2f20:	80 91 69 05 	lds	r24, 0x0569
    2f24:	88 23       	and	r24, r24
    2f26:	19 f4       	brne	.+6      	; 0x2f2e <nrk_error_print+0x12>
    }

#endif  /*  */
    error_num = 0;
    return t;
}
    2f28:	1f 91       	pop	r17
    2f2a:	0f 91       	pop	r16
    2f2c:	08 95       	ret
    int8_t t=0,i=0;
    if (error_num == 0)
        return 0;

#ifdef NRK_HALT_ON_ERROR
    nrk_int_disable ();
    2f2e:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    nrk_watchdog_disable();
#endif
#endif

#ifndef NRK_REBOOT_ON_ERROR
    nrk_int_disable ();
    2f32:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    while (1)
    {

#endif

        nrk_kprintf (PSTR ("*NRK ERROR("));
    2f36:	8b e7       	ldi	r24, 0x7B	; 123
    2f38:	93 e0       	ldi	r25, 0x03	; 3
    2f3a:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
        printf ("%d", error_task);
    2f3e:	00 d0       	rcall	.+0      	; 0x2f40 <nrk_error_print+0x24>
    2f40:	00 d0       	rcall	.+0      	; 0x2f42 <nrk_error_print+0x26>
    2f42:	ed b7       	in	r30, 0x3d	; 61
    2f44:	fe b7       	in	r31, 0x3e	; 62
    2f46:	31 96       	adiw	r30, 0x01	; 1
    2f48:	8f e0       	ldi	r24, 0x0F	; 15
    2f4a:	92 e0       	ldi	r25, 0x02	; 2
    2f4c:	ad b7       	in	r26, 0x3d	; 61
    2f4e:	be b7       	in	r27, 0x3e	; 62
    2f50:	12 96       	adiw	r26, 0x02	; 2
    2f52:	9c 93       	st	X, r25
    2f54:	8e 93       	st	-X, r24
    2f56:	11 97       	sbiw	r26, 0x01	; 1
    2f58:	80 91 17 04 	lds	r24, 0x0417
    2f5c:	82 83       	std	Z+2, r24	; 0x02
    2f5e:	13 82       	std	Z+3, r1	; 0x03
    2f60:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
        nrk_kprintf (PSTR ("): "));
    2f64:	0f 90       	pop	r0
    2f66:	0f 90       	pop	r0
    2f68:	0f 90       	pop	r0
    2f6a:	0f 90       	pop	r0
    2f6c:	87 e7       	ldi	r24, 0x77	; 119
    2f6e:	93 e0       	ldi	r25, 0x03	; 3
    2f70:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
        if (error_num > NRK_NUM_ERRORS)
    2f74:	80 91 69 05 	lds	r24, 0x0569
    2f78:	88 31       	cpi	r24, 0x18	; 24
    2f7a:	10 f0       	brcs	.+4      	; 0x2f80 <nrk_error_print+0x64>
            error_num = NRK_UNKOWN;
    2f7c:	10 92 69 05 	sts	0x0569, r1
        switch (error_num)
    2f80:	80 91 69 05 	lds	r24, 0x0569
    2f84:	90 e0       	ldi	r25, 0x00	; 0
    2f86:	01 97       	sbiw	r24, 0x01	; 1
    2f88:	86 31       	cpi	r24, 0x16	; 22
    2f8a:	91 05       	cpc	r25, r1
    2f8c:	08 f0       	brcs	.+2      	; 0x2f90 <nrk_error_print+0x74>
    2f8e:	4b c0       	rjmp	.+150    	; 0x3026 <nrk_error_print+0x10a>
    2f90:	8a 5b       	subi	r24, 0xBA	; 186
    2f92:	9f 4f       	sbci	r25, 0xFF	; 255
    2f94:	fc 01       	movw	r30, r24
    2f96:	ee 0f       	add	r30, r30
    2f98:	ff 1f       	adc	r31, r31
    2f9a:	05 90       	lpm	r0, Z+
    2f9c:	f4 91       	lpm	r31, Z+
    2f9e:	e0 2d       	mov	r30, r0
    2fa0:	09 94       	ijmp
        {
        case NRK_PERIOD_OVERFLOW:
            nrk_kprintf (PSTR ("Task period too large. Period must be less than 61 seconds."));
    2fa2:	8b e3       	ldi	r24, 0x3B	; 59
    2fa4:	93 e0       	ldi	r25, 0x03	; 3
    2fa6:	41 c0       	rjmp	.+130    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_STACK_TOO_SMALL:
            nrk_kprintf (PSTR ("Stack was not defined as large enough!"));
    2fa8:	84 e1       	ldi	r24, 0x14	; 20
    2faa:	93 e0       	ldi	r25, 0x03	; 3
    2fac:	3e c0       	rjmp	.+124    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_STACK_OVERFLOW:
            nrk_kprintf (PSTR ("Task Stack Overflow"));
    2fae:	80 e0       	ldi	r24, 0x00	; 0
    2fb0:	93 e0       	ldi	r25, 0x03	; 3
    2fb2:	3b c0       	rjmp	.+118    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_INVALID_STACK_POINTER:
            nrk_kprintf (PSTR ("Invalid Stack Pointer"));
    2fb4:	8a ee       	ldi	r24, 0xEA	; 234
    2fb6:	92 e0       	ldi	r25, 0x02	; 2
    2fb8:	38 c0       	rjmp	.+112    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_ERROR:
            nrk_kprintf (PSTR ("Reserve Error in Scheduler"));
    2fba:	8f ec       	ldi	r24, 0xCF	; 207
    2fbc:	92 e0       	ldi	r25, 0x02	; 2
    2fbe:	35 c0       	rjmp	.+106    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_RESERVE_VIOLATED:
            nrk_kprintf (PSTR ("Task Reserve Violated"));
    2fc0:	89 eb       	ldi	r24, 0xB9	; 185
    2fc2:	92 e0       	ldi	r25, 0x02	; 2
    2fc4:	32 c0       	rjmp	.+100    	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_WAKEUP_MISSED:
            nrk_kprintf (PSTR ("Scheduler Missed Wakeup"));
    2fc6:	81 ea       	ldi	r24, 0xA1	; 161
    2fc8:	92 e0       	ldi	r25, 0x02	; 2
    2fca:	2f c0       	rjmp	.+94     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_DUP_TASK_ID:
            nrk_kprintf (PSTR ("Duplicated Task ID"));
    2fcc:	8e e8       	ldi	r24, 0x8E	; 142
    2fce:	92 e0       	ldi	r25, 0x02	; 2
    2fd0:	2c c0       	rjmp	.+88     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_BAD_STARTUP:
            nrk_kprintf (PSTR ("Unexpected Restart"));
    2fd2:	8b e7       	ldi	r24, 0x7B	; 123
    2fd4:	92 e0       	ldi	r25, 0x02	; 2
    2fd6:	29 c0       	rjmp	.+82     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_STACK_SMASH:
            nrk_kprintf (PSTR ("Idle or Kernel Stack Overflow"));
    2fd8:	8d e5       	ldi	r24, 0x5D	; 93
    2fda:	92 e0       	ldi	r25, 0x02	; 2
    2fdc:	26 c0       	rjmp	.+76     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_EXTRA_TASK:
            nrk_kprintf (PSTR ("Extra Task started, is nrk_cfg.h ok?"));
    2fde:	88 e3       	ldi	r24, 0x38	; 56
    2fe0:	92 e0       	ldi	r25, 0x02	; 2
    2fe2:	23 c0       	rjmp	.+70     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_LOW_VOLTAGE:
            nrk_kprintf (PSTR ("Low Voltage"));
    2fe4:	8c e2       	ldi	r24, 0x2C	; 44
    2fe6:	92 e0       	ldi	r25, 0x02	; 2
    2fe8:	20 c0       	rjmp	.+64     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_SEG_FAULT:
            nrk_kprintf (PSTR ("Unhandled Interrupt Vector"));
    2fea:	81 e1       	ldi	r24, 0x11	; 17
    2fec:	92 e0       	ldi	r25, 0x02	; 2
    2fee:	1d c0       	rjmp	.+58     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_TIMER_OVERFLOW:
            nrk_kprintf (PSTR ("Timer Overflow"));
    2ff0:	82 e0       	ldi	r24, 0x02	; 2
    2ff2:	92 e0       	ldi	r25, 0x02	; 2
    2ff4:	1a c0       	rjmp	.+52     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_SW_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("SW Watchdog Restart"));
    2ff6:	8e ee       	ldi	r24, 0xEE	; 238
    2ff8:	91 e0       	ldi	r25, 0x01	; 1
    2ffa:	17 c0       	rjmp	.+46     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_WATCHDOG_ERROR:
            nrk_kprintf (PSTR ("Watchdog Restart"));
    2ffc:	8d ed       	ldi	r24, 0xDD	; 221
    2ffe:	91 e0       	ldi	r25, 0x01	; 1
    3000:	14 c0       	rjmp	.+40     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_DEVICE_DRIVER:
            nrk_kprintf (PSTR ("Device Driver Error"));
    3002:	89 ec       	ldi	r24, 0xC9	; 201
    3004:	91 e0       	ldi	r25, 0x01	; 1
    3006:	11 c0       	rjmp	.+34     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_UNIMPLEMENTED:
            nrk_kprintf (PSTR ("Kernel function not implemented"));
    3008:	89 ea       	ldi	r24, 0xA9	; 169
    300a:	91 e0       	ldi	r25, 0x01	; 1
    300c:	0e c0       	rjmp	.+28     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_SIGNAL_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Signal"));
    300e:	81 e9       	ldi	r24, 0x91	; 145
    3010:	91 e0       	ldi	r25, 0x01	; 1
    3012:	0b c0       	rjmp	.+22     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_SEMAPHORE_CREATE_ERROR:
            nrk_kprintf (PSTR ("Failed to create Semaphore"));
    3014:	86 e7       	ldi	r24, 0x76	; 118
    3016:	91 e0       	ldi	r25, 0x01	; 1
    3018:	08 c0       	rjmp	.+16     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_BOD_ERROR:
            nrk_kprintf (PSTR ("Brown Out Detect"));
    301a:	85 e6       	ldi	r24, 0x65	; 101
    301c:	91 e0       	ldi	r25, 0x01	; 1
    301e:	05 c0       	rjmp	.+10     	; 0x302a <nrk_error_print+0x10e>
            break;
        case NRK_EXT_RST_ERROR:
            nrk_kprintf (PSTR ("External Reset"));
    3020:	86 e5       	ldi	r24, 0x56	; 86
    3022:	91 e0       	ldi	r25, 0x01	; 1
    3024:	02 c0       	rjmp	.+4      	; 0x302a <nrk_error_print+0x10e>
            break;
        default:
            nrk_kprintf (PSTR ("UNKOWN"));
    3026:	8f e4       	ldi	r24, 0x4F	; 79
    3028:	91 e0       	ldi	r25, 0x01	; 1
    302a:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
        }
        putchar ('\r');
    302e:	60 91 23 07 	lds	r22, 0x0723
    3032:	70 91 24 07 	lds	r23, 0x0724
    3036:	8d e0       	ldi	r24, 0x0D	; 13
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
        putchar ('\n');
    303e:	60 91 23 07 	lds	r22, 0x0723
    3042:	70 91 24 07 	lds	r23, 0x0724
    3046:	8a e0       	ldi	r24, 0x0A	; 10
    3048:	90 e0       	ldi	r25, 0x00	; 0
    304a:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    304e:	10 e0       	ldi	r17, 0x00	; 0
    3050:	1f c0       	rjmp	.+62     	; 0x3090 <nrk_error_print+0x174>
        {
            nrk_led_set (2);
    3052:	82 e0       	ldi	r24, 0x02	; 2
    3054:	90 e0       	ldi	r25, 0x00	; 0
    3056:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
            nrk_led_clr (3);
    305a:	83 e0       	ldi	r24, 0x03	; 3
    305c:	90 e0       	ldi	r25, 0x00	; 0
    305e:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    3062:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    3064:	88 ee       	ldi	r24, 0xE8	; 232
    3066:	93 e0       	ldi	r25, 0x03	; 3
    3068:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    306c:	01 50       	subi	r16, 0x01	; 1
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    306e:	d1 f7       	brne	.-12     	; 0x3064 <nrk_error_print+0x148>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    3070:	83 e0       	ldi	r24, 0x03	; 3
    3072:	90 e0       	ldi	r25, 0x00	; 0
    3074:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
            nrk_led_clr (2);
    3078:	82 e0       	ldi	r24, 0x02	; 2
    307a:	90 e0       	ldi	r25, 0x00	; 0
    307c:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    3080:	04 e6       	ldi	r16, 0x64	; 100
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    3082:	88 ee       	ldi	r24, 0xE8	; 232
    3084:	93 e0       	ldi	r25, 0x03	; 3
    3086:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    308a:	01 50       	subi	r16, 0x01	; 1
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    308c:	d1 f7       	brne	.-12     	; 0x3082 <nrk_error_print+0x166>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    308e:	1f 5f       	subi	r17, 0xFF	; 255
    3090:	14 31       	cpi	r17, 0x14	; 20
    3092:	fc f2       	brlt	.-66     	; 0x3052 <nrk_error_print+0x136>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    3094:	83 e0       	ldi	r24, 0x03	; 3
    3096:	90 e0       	ldi	r25, 0x00	; 0
    3098:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
        nrk_led_clr (2);
    309c:	82 e0       	ldi	r24, 0x02	; 2
    309e:	90 e0       	ldi	r25, 0x00	; 0
    30a0:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
        blink_morse_code_error( error_task );
    30a4:	80 91 17 04 	lds	r24, 0x0417
    30a8:	0e 94 dc 16 	call	0x2db8	; 0x2db8 <blink_morse_code_error>
        pause();
    30ac:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
        nrk_led_set(2);
    30b0:	82 e0       	ldi	r24, 0x02	; 2
    30b2:	90 e0       	ldi	r25, 0x00	; 0
    30b4:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
        pause();
    30b8:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
        nrk_led_clr(2);
    30bc:	82 e0       	ldi	r24, 0x02	; 2
    30be:	90 e0       	ldi	r25, 0x00	; 0
    30c0:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
        pause();
    30c4:	0e 94 a9 16 	call	0x2d52	; 0x2d52 <pause>
        blink_morse_code_error( error_num);
    30c8:	80 91 69 05 	lds	r24, 0x0569
    30cc:	0e 94 dc 16 	call	0x2db8	; 0x2db8 <blink_morse_code_error>
#endif  /*  */

#ifdef NRK_HALT_ON_ERROR
    while (1)
    {
        for(i=0; i<20; i++ )
    30d0:	10 e0       	ldi	r17, 0x00	; 0
    30d2:	bf cf       	rjmp	.-130    	; 0x3052 <nrk_error_print+0x136>

000030d4 <nrk_kernel_error_add>:
    nrk_error_print ();
#endif  /*  */
}

void nrk_kernel_error_add (uint8_t n, uint8_t task)
{
    30d4:	ef 92       	push	r14
    30d6:	ff 92       	push	r15
    30d8:	0f 93       	push	r16
    30da:	1f 93       	push	r17
    30dc:	18 2f       	mov	r17, r24
    30de:	e6 2e       	mov	r14, r22
    error_num = n;
    30e0:	80 93 69 05 	sts	0x0569, r24
    error_task = task;
    30e4:	60 93 17 04 	sts	0x0417, r22
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    30e8:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <nrk_error_print>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    30ec:	00 e0       	ldi	r16, 0x00	; 0
    30ee:	21 c0       	rjmp	.+66     	; 0x3132 <nrk_kernel_error_add+0x5e>
        {
            nrk_led_set (2);
    30f0:	82 e0       	ldi	r24, 0x02	; 2
    30f2:	90 e0       	ldi	r25, 0x00	; 0
    30f4:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
            nrk_led_clr (3);
    30f8:	83 e0       	ldi	r24, 0x03	; 3
    30fa:	90 e0       	ldi	r25, 0x00	; 0
    30fc:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    3100:	94 e6       	ldi	r25, 0x64	; 100
    3102:	f9 2e       	mov	r15, r25
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    3104:	88 ee       	ldi	r24, 0xE8	; 232
    3106:	93 e0       	ldi	r25, 0x03	; 3
    3108:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    310c:	fa 94       	dec	r15
    {
        for(i=0; i<20; i++ )
        {
            nrk_led_set (2);
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
    310e:	d1 f7       	brne	.-12     	; 0x3104 <nrk_kernel_error_add+0x30>
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
    3110:	83 e0       	ldi	r24, 0x03	; 3
    3112:	90 e0       	ldi	r25, 0x00	; 0
    3114:	0e 94 80 13 	call	0x2700	; 0x2700 <nrk_led_set>
            nrk_led_clr (2);
    3118:	82 e0       	ldi	r24, 0x02	; 2
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
    3120:	84 e6       	ldi	r24, 0x64	; 100
    3122:	f8 2e       	mov	r15, r24
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
    3124:	88 ee       	ldi	r24, 0xE8	; 232
    3126:	93 e0       	ldi	r25, 0x03	; 3
    3128:	0e 94 da 25 	call	0x4bb4	; 0x4bb4 <nrk_spin_wait_us>
    312c:	fa 94       	dec	r15
            nrk_led_clr (3);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
    312e:	d1 f7       	brne	.-12     	; 0x3124 <nrk_kernel_error_add+0x50>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    3130:	0f 5f       	subi	r16, 0xFF	; 255
    3132:	04 31       	cpi	r16, 0x14	; 20
    3134:	e8 f2       	brcs	.-70     	; 0x30f0 <nrk_kernel_error_add+0x1c>
            nrk_led_set (3);
            nrk_led_clr (2);
            for (t = 0; t < 100; t++)
                nrk_spin_wait_us (1000);
        }
        nrk_led_clr (3);
    3136:	83 e0       	ldi	r24, 0x03	; 3
    3138:	90 e0       	ldi	r25, 0x00	; 0
    313a:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
        nrk_led_clr (2);
    313e:	82 e0       	ldi	r24, 0x02	; 2
    3140:	90 e0       	ldi	r25, 0x00	; 0
    3142:	0e 94 49 13 	call	0x2692	; 0x2692 <nrk_led_clr>
        blink_morse_code_error( task );
    3146:	8e 2d       	mov	r24, r14
    3148:	0e 94 dc 16 	call	0x2db8	; 0x2db8 <blink_morse_code_error>
        blink_morse_code_error( n );
    314c:	81 2f       	mov	r24, r17
    314e:	0e 94 dc 16 	call	0x2db8	; 0x2db8 <blink_morse_code_error>
    uint8_t t;
    uint8_t i;

    while (1)
    {
        for(i=0; i<20; i++ )
    3152:	00 e0       	ldi	r16, 0x00	; 0
    3154:	cd cf       	rjmp	.-102    	; 0x30f0 <nrk_kernel_error_add+0x1c>

00003156 <nrk_error_add>:
}
#endif

void nrk_error_add (uint8_t n)
{
    error_num = n;
    3156:	80 93 69 05 	sts	0x0569, r24
    error_task = nrk_cur_task_TCB->task_ID;
    315a:	e0 91 f2 06 	lds	r30, 0x06F2
    315e:	f0 91 f3 06 	lds	r31, 0x06F3
    3162:	80 85       	ldd	r24, Z+8	; 0x08
    3164:	80 93 17 04 	sts	0x0417, r24
#ifdef NRK_LOG_ERRORS
    _nrk_log_error(error_num, error_task);
#endif

#ifdef NRK_REPORT_ERRORS
    nrk_error_print ();
    3168:	0e 94 8e 17 	call	0x2f1c	; 0x2f1c <nrk_error_print>
#endif  /*  */
}
    316c:	08 95       	ret

0000316e <dump_stack_info>:
#include <nrk_error.h>
#include <nrk_stack_check.h>
#include <stdio.h>

void dump_stack_info()
{
    316e:	6f 92       	push	r6
    3170:	7f 92       	push	r7
    3172:	8f 92       	push	r8
    3174:	9f 92       	push	r9
    3176:	af 92       	push	r10
    3178:	bf 92       	push	r11
    317a:	cf 92       	push	r12
    317c:	df 92       	push	r13
    317e:	ef 92       	push	r14
    3180:	ff 92       	push	r15
    3182:	0f 93       	push	r16
    3184:	1f 93       	push	r17
    3186:	cf 93       	push	r28
    3188:	df 93       	push	r29
    unsigned int *stk;
    unsigned char *stkc;
    uint8_t i;

    nrk_kprintf( PSTR("\r\nSTACK DUMP\r\n"));
    318a:	87 e8       	ldi	r24, 0x87	; 135
    318c:	93 e0       	ldi	r25, 0x03	; 3
    318e:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>

    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    3192:	00 d0       	rcall	.+0      	; 0x3194 <dump_stack_info+0x26>
    3194:	00 d0       	rcall	.+0      	; 0x3196 <dump_stack_info+0x28>
    3196:	82 e1       	ldi	r24, 0x12	; 18
    3198:	92 e0       	ldi	r25, 0x02	; 2
    319a:	ad b7       	in	r26, 0x3d	; 61
    319c:	be b7       	in	r27, 0x3e	; 62
    319e:	12 96       	adiw	r26, 0x02	; 2
    31a0:	9c 93       	st	X, r25
    31a2:	8e 93       	st	-X, r24
    31a4:	11 97       	sbiw	r26, 0x01	; 1
    31a6:	e0 91 f2 06 	lds	r30, 0x06F2
    31aa:	f0 91 f3 06 	lds	r31, 0x06F3
    31ae:	80 85       	ldd	r24, Z+8	; 0x08
    31b0:	99 27       	eor	r25, r25
    31b2:	87 fd       	sbrc	r24, 7
    31b4:	90 95       	com	r25
    31b6:	14 96       	adiw	r26, 0x04	; 4
    31b8:	9c 93       	st	X, r25
    31ba:	8e 93       	st	-X, r24
    31bc:	13 97       	sbiw	r26, 0x03	; 3
    31be:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    31c2:	e0 91 f2 06 	lds	r30, 0x06F2
    31c6:	f0 91 f3 06 	lds	r31, 0x06F3
    31ca:	c2 81       	ldd	r28, Z+2	; 0x02
    31cc:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    31ce:	8b e1       	ldi	r24, 0x1B	; 27
    31d0:	92 e0       	ldi	r25, 0x02	; 2
    31d2:	ed b7       	in	r30, 0x3d	; 61
    31d4:	fe b7       	in	r31, 0x3e	; 62
    31d6:	92 83       	std	Z+2, r25	; 0x02
    31d8:	81 83       	std	Z+1, r24	; 0x01
    31da:	d4 83       	std	Z+4, r29	; 0x04
    31dc:	c3 83       	std	Z+3, r28	; 0x03
    31de:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    printf( "canary = %x ",*stkc );
    31e2:	ed b7       	in	r30, 0x3d	; 61
    31e4:	fe b7       	in	r31, 0x3e	; 62
    31e6:	31 96       	adiw	r30, 0x01	; 1
    31e8:	68 e2       	ldi	r22, 0x28	; 40
    31ea:	e6 2e       	mov	r14, r22
    31ec:	62 e0       	ldi	r22, 0x02	; 2
    31ee:	f6 2e       	mov	r15, r22
    31f0:	ad b7       	in	r26, 0x3d	; 61
    31f2:	be b7       	in	r27, 0x3e	; 62
    31f4:	12 96       	adiw	r26, 0x02	; 2
    31f6:	fc 92       	st	X, r15
    31f8:	ee 92       	st	-X, r14
    31fa:	11 97       	sbiw	r26, 0x01	; 1
    31fc:	88 81       	ld	r24, Y
    31fe:	82 83       	std	Z+2, r24	; 0x02
    3200:	13 82       	std	Z+3, r1	; 0x03
    3202:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    3206:	55 e3       	ldi	r21, 0x35	; 53
    3208:	c5 2e       	mov	r12, r21
    320a:	52 e0       	ldi	r21, 0x02	; 2
    320c:	d5 2e       	mov	r13, r21
    320e:	ed b7       	in	r30, 0x3d	; 61
    3210:	fe b7       	in	r31, 0x3e	; 62
    3212:	d2 82       	std	Z+2, r13	; 0x02
    3214:	c1 82       	std	Z+1, r12	; 0x01
    printf( "cur: %d ",nrk_cur_task_TCB->task_ID);
    stk= (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;
    stkc = (unsigned char*)stk;
    printf( "bottom = %x ",(uint16_t)stkc );
    printf( "canary = %x ",*stkc );
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    3216:	e0 91 f2 06 	lds	r30, 0x06F2
    321a:	f0 91 f3 06 	lds	r31, 0x06F3
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    321e:	80 81       	ld	r24, Z
    3220:	91 81       	ldd	r25, Z+1	; 0x01
    3222:	ad b7       	in	r26, 0x3d	; 61
    3224:	be b7       	in	r27, 0x3e	; 62
    3226:	14 96       	adiw	r26, 0x04	; 4
    3228:	9c 93       	st	X, r25
    322a:	8e 93       	st	-X, r24
    322c:	13 97       	sbiw	r26, 0x03	; 3
    322e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);
    3232:	4f e3       	ldi	r20, 0x3F	; 63
    3234:	a4 2e       	mov	r10, r20
    3236:	42 e0       	ldi	r20, 0x02	; 2
    3238:	b4 2e       	mov	r11, r20
    323a:	ed b7       	in	r30, 0x3d	; 61
    323c:	fe b7       	in	r31, 0x3e	; 62
    323e:	b2 82       	std	Z+2, r11	; 0x02
    3240:	a1 82       	std	Z+1, r10	; 0x01
    3242:	80 91 f2 06 	lds	r24, 0x06F2
    3246:	90 91 f3 06 	lds	r25, 0x06F3
    324a:	94 83       	std	Z+4, r25	; 0x04
    324c:	83 83       	std	Z+3, r24	; 0x03
    324e:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    3252:	0a e2       	ldi	r16, 0x2A	; 42
    3254:	16 e0       	ldi	r17, 0x06	; 6
    3256:	0f 90       	pop	r0
    3258:	0f 90       	pop	r0
    325a:	0f 90       	pop	r0
    325c:	0f 90       	pop	r0
    325e:	c0 e0       	ldi	r28, 0x00	; 0
    3260:	d0 e0       	ldi	r29, 0x00	; 0

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3262:	3f e4       	ldi	r19, 0x4F	; 79
    3264:	63 2e       	mov	r6, r19
    3266:	32 e0       	ldi	r19, 0x02	; 2
    3268:	73 2e       	mov	r7, r19
        printf( "canary = %x ",*stkc );
    326a:	47 01       	movw	r8, r14
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    326c:	c6 01       	movw	r24, r12
    326e:	dc 2c       	mov	r13, r12
    3270:	c9 2e       	mov	r12, r25
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    3272:	c5 01       	movw	r24, r10
    3274:	ba 2c       	mov	r11, r10
    3276:	a9 2e       	mov	r10, r25
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    {
        stk= (unsigned int *)nrk_task_TCB[i].OSTCBStkBottom;
    3278:	d8 01       	movw	r26, r16
    327a:	12 96       	adiw	r26, 0x02	; 2
    327c:	ed 90       	ld	r14, X+
    327e:	fc 90       	ld	r15, X
    3280:	13 97       	sbiw	r26, 0x03	; 3
        stkc = (unsigned char*)stk;
        printf( "%d: bottom = %x ",i,(uint16_t)stkc );
    3282:	00 d0       	rcall	.+0      	; 0x3284 <dump_stack_info+0x116>
    3284:	00 d0       	rcall	.+0      	; 0x3286 <dump_stack_info+0x118>
    3286:	00 d0       	rcall	.+0      	; 0x3288 <dump_stack_info+0x11a>
    3288:	ed b7       	in	r30, 0x3d	; 61
    328a:	fe b7       	in	r31, 0x3e	; 62
    328c:	31 96       	adiw	r30, 0x01	; 1
    328e:	ad b7       	in	r26, 0x3d	; 61
    3290:	be b7       	in	r27, 0x3e	; 62
    3292:	12 96       	adiw	r26, 0x02	; 2
    3294:	7c 92       	st	X, r7
    3296:	6e 92       	st	-X, r6
    3298:	11 97       	sbiw	r26, 0x01	; 1
    329a:	d3 83       	std	Z+3, r29	; 0x03
    329c:	c2 83       	std	Z+2, r28	; 0x02
    329e:	f5 82       	std	Z+5, r15	; 0x05
    32a0:	e4 82       	std	Z+4, r14	; 0x04
    32a2:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
        printf( "canary = %x ",*stkc );
    32a6:	0f 90       	pop	r0
    32a8:	0f 90       	pop	r0
    32aa:	ed b7       	in	r30, 0x3d	; 61
    32ac:	fe b7       	in	r31, 0x3e	; 62
    32ae:	31 96       	adiw	r30, 0x01	; 1
    32b0:	ad b7       	in	r26, 0x3d	; 61
    32b2:	be b7       	in	r27, 0x3e	; 62
    32b4:	11 96       	adiw	r26, 0x01	; 1
    32b6:	8c 92       	st	X, r8
    32b8:	11 97       	sbiw	r26, 0x01	; 1
    32ba:	12 96       	adiw	r26, 0x02	; 2
    32bc:	9c 92       	st	X, r9
    32be:	d7 01       	movw	r26, r14
    32c0:	8c 91       	ld	r24, X
    32c2:	82 83       	std	Z+2, r24	; 0x02
    32c4:	13 82       	std	Z+3, r1	; 0x03
    32c6:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
        stk= (unsigned int *)nrk_task_TCB[i].OSTaskStkPtr;
        stkc = (unsigned char*)stk;
        printf( "stk = %x ",(uint16_t)stkc );
    32ca:	ed b7       	in	r30, 0x3d	; 61
    32cc:	fe b7       	in	r31, 0x3e	; 62
    32ce:	d1 82       	std	Z+1, r13	; 0x01
    32d0:	c2 82       	std	Z+2, r12	; 0x02
    32d2:	d8 01       	movw	r26, r16
    32d4:	8d 91       	ld	r24, X+
    32d6:	9c 91       	ld	r25, X
    32d8:	94 83       	std	Z+4, r25	; 0x04
    32da:	83 83       	std	Z+3, r24	; 0x03
    32dc:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);
    32e0:	ed b7       	in	r30, 0x3d	; 61
    32e2:	fe b7       	in	r31, 0x3e	; 62
    32e4:	b1 82       	std	Z+1, r11	; 0x01
    32e6:	a2 82       	std	Z+2, r10	; 0x02
    32e8:	ce 01       	movw	r24, r28
    32ea:	25 e0       	ldi	r18, 0x05	; 5
    32ec:	88 0f       	add	r24, r24
    32ee:	99 1f       	adc	r25, r25
    32f0:	2a 95       	dec	r18
    32f2:	e1 f7       	brne	.-8      	; 0x32ec <dump_stack_info+0x17e>
    32f4:	8c 0f       	add	r24, r28
    32f6:	9d 1f       	adc	r25, r29
    32f8:	86 5d       	subi	r24, 0xD6	; 214
    32fa:	99 4f       	sbci	r25, 0xF9	; 249
    32fc:	94 83       	std	Z+4, r25	; 0x04
    32fe:	83 83       	std	Z+3, r24	; 0x03
    3300:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
    3304:	21 96       	adiw	r28, 0x01	; 1
    3306:	0f 5d       	subi	r16, 0xDF	; 223
    3308:	1f 4f       	sbci	r17, 0xFF	; 255
    stk= (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;
    stkc = (unsigned char*)stk;
    printf( "stk = %x ",(uint16_t)stkc );
    printf( "tcb addr = %x\r\n",(uint16_t)nrk_cur_task_TCB);

    for(i=0; i<NRK_MAX_TASKS; i++ )
    330a:	0f 90       	pop	r0
    330c:	0f 90       	pop	r0
    330e:	0f 90       	pop	r0
    3310:	0f 90       	pop	r0
    3312:	c5 30       	cpi	r28, 0x05	; 5
    3314:	d1 05       	cpc	r29, r1
    3316:	09 f0       	breq	.+2      	; 0x331a <dump_stack_info+0x1ac>
    3318:	af cf       	rjmp	.-162    	; 0x3278 <dump_stack_info+0x10a>
        printf( "stk = %x ",(uint16_t)stkc );
        printf( "tcb addr = %x\r\n",(uint16_t)&nrk_task_TCB[i]);

    }

}
    331a:	df 91       	pop	r29
    331c:	cf 91       	pop	r28
    331e:	1f 91       	pop	r17
    3320:	0f 91       	pop	r16
    3322:	ff 90       	pop	r15
    3324:	ef 90       	pop	r14
    3326:	df 90       	pop	r13
    3328:	cf 90       	pop	r12
    332a:	bf 90       	pop	r11
    332c:	af 90       	pop	r10
    332e:	9f 90       	pop	r9
    3330:	8f 90       	pop	r8
    3332:	7f 90       	pop	r7
    3334:	6f 90       	pop	r6
    3336:	08 95       	ret

00003338 <nrk_stack_check>:
 * If the end of the stack was overwritten, then flag an error.
 *
 * */
//inline void nrk_stack_check()
void nrk_stack_check()
{
    3338:	cf 93       	push	r28
    333a:	df 93       	push	r29
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTCBStkBottom;          /* Load stack pointer */
    333c:	e0 91 f2 06 	lds	r30, 0x06F2
    3340:	f0 91 f3 06 	lds	r31, 0x06F3
    3344:	c2 81       	ldd	r28, Z+2	; 0x02
    3346:	d3 81       	ldd	r29, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    3348:	88 81       	ld	r24, Y
    334a:	85 35       	cpi	r24, 0x55	; 85
    334c:	39 f0       	breq	.+14     	; 0x335c <nrk_stack_check+0x24>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    334e:	0e 94 b7 18 	call	0x316e	; 0x316e <dump_stack_info>
#endif
        nrk_error_add( NRK_STACK_OVERFLOW );
    3352:	81 e0       	ldi	r24, 0x01	; 1
    3354:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>
        *stkc=STK_CANARY_VAL;
    3358:	85 e5       	ldi	r24, 0x55	; 85
    335a:	88 83       	st	Y, r24
    }

    stk  = (unsigned int *)nrk_cur_task_TCB->OSTaskStkPtr;          /* Load stack pointer */
    335c:	e0 91 f2 06 	lds	r30, 0x06F2
    3360:	f0 91 f3 06 	lds	r31, 0x06F3
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    3364:	80 81       	ld	r24, Z
    3366:	91 81       	ldd	r25, Z+1	; 0x01
    3368:	21 e1       	ldi	r18, 0x11	; 17
    336a:	80 30       	cpi	r24, 0x00	; 0
    336c:	92 07       	cpc	r25, r18
    336e:	28 f0       	brcs	.+10     	; 0x337a <nrk_stack_check+0x42>
    {
#ifdef NRK_REPORT_ERRORS
        dump_stack_info();
    3370:	0e 94 b7 18 	call	0x316e	; 0x316e <dump_stack_info>
#endif
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    3374:	82 e1       	ldi	r24, 0x12	; 18
    3376:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>




#endif
}
    337a:	df 91       	pop	r29
    337c:	cf 91       	pop	r28
    337e:	08 95       	ret

00003380 <nrk_stack_check_pid>:
#ifdef NRK_STACK_CHECK

    unsigned int *stk ;  // 2 bytes
    unsigned char *stkc; // 1 byte

    stk  = (unsigned int *)nrk_task_TCB[pid].OSTCBStkBottom;          /* Load stack pointer */
    3380:	99 27       	eor	r25, r25
    3382:	87 fd       	sbrc	r24, 7
    3384:	90 95       	com	r25
    3386:	fc 01       	movw	r30, r24
    3388:	75 e0       	ldi	r23, 0x05	; 5
    338a:	ee 0f       	add	r30, r30
    338c:	ff 1f       	adc	r31, r31
    338e:	7a 95       	dec	r23
    3390:	e1 f7       	brne	.-8      	; 0x338a <nrk_stack_check_pid+0xa>
    3392:	e8 0f       	add	r30, r24
    3394:	f9 1f       	adc	r31, r25
    3396:	e6 5d       	subi	r30, 0xD6	; 214
    3398:	f9 4f       	sbci	r31, 0xF9	; 249
    339a:	a2 81       	ldd	r26, Z+2	; 0x02
    339c:	b3 81       	ldd	r27, Z+3	; 0x03
    stkc = (unsigned char*)stk;
    if(*stkc != STK_CANARY_VAL)
    339e:	8c 91       	ld	r24, X
    33a0:	85 35       	cpi	r24, 0x55	; 85
    33a2:	19 f0       	breq	.+6      	; 0x33aa <nrk_stack_check_pid+0x2a>
    {
        *stkc=STK_CANARY_VAL;
    33a4:	85 e5       	ldi	r24, 0x55	; 85
    33a6:	8c 93       	st	X, r24
    33a8:	09 c0       	rjmp	.+18     	; 0x33bc <nrk_stack_check_pid+0x3c>
        return NRK_ERROR;
    }
    stk  = (unsigned int *)nrk_task_TCB[pid].OSTaskStkPtr;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    if(stkc > (unsigned char *)RAMEND )
    33aa:	80 81       	ld	r24, Z
    33ac:	91 81       	ldd	r25, Z+1	; 0x01
    33ae:	21 e1       	ldi	r18, 0x11	; 17
    33b0:	80 30       	cpi	r24, 0x00	; 0
    33b2:	92 07       	cpc	r25, r18
    33b4:	28 f0       	brcs	.+10     	; 0x33c0 <nrk_stack_check_pid+0x40>
    {
        nrk_error_add( NRK_INVALID_STACK_POINTER);
    33b6:	82 e1       	ldi	r24, 0x12	; 18
    33b8:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>
        return NRK_ERROR;
    33bc:	8f ef       	ldi	r24, 0xFF	; 255
    33be:	08 95       	ret
    }
#endif
    return NRK_OK;
    33c0:	81 e0       	ldi	r24, 0x01	; 1
}
    33c2:	08 95       	ret

000033c4 <nrk_signal_create>:
int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    {                         
	if( !(_nrk_signal_list & SIG(i)))
    33c4:	60 91 be 04 	lds	r22, 0x04BE
    33c8:	70 91 bf 04 	lds	r23, 0x04BF
    33cc:	80 91 c0 04 	lds	r24, 0x04C0
    33d0:	90 91 c1 04 	lds	r25, 0x04C1
    33d4:	e0 e0       	ldi	r30, 0x00	; 0
    33d6:	f0 e0       	ldi	r31, 0x00	; 0
    33d8:	9b 01       	movw	r18, r22
    33da:	ac 01       	movw	r20, r24
    33dc:	0e 2e       	mov	r0, r30
    33de:	04 c0       	rjmp	.+8      	; 0x33e8 <nrk_signal_create+0x24>
    33e0:	56 95       	lsr	r21
    33e2:	47 95       	ror	r20
    33e4:	37 95       	ror	r19
    33e6:	27 95       	ror	r18
    33e8:	0a 94       	dec	r0
    33ea:	d2 f7       	brpl	.-12     	; 0x33e0 <nrk_signal_create+0x1c>
    33ec:	20 fd       	sbrc	r18, 0
    33ee:	1a c0       	rjmp	.+52     	; 0x3424 <nrk_signal_create+0x60>
	{    
	    _nrk_signal_list|=SIG(i);
    33f0:	21 e0       	ldi	r18, 0x01	; 1
    33f2:	30 e0       	ldi	r19, 0x00	; 0
    33f4:	40 e0       	ldi	r20, 0x00	; 0
    33f6:	50 e0       	ldi	r21, 0x00	; 0
    33f8:	0e 2e       	mov	r0, r30
    33fa:	04 c0       	rjmp	.+8      	; 0x3404 <nrk_signal_create+0x40>
    33fc:	22 0f       	add	r18, r18
    33fe:	33 1f       	adc	r19, r19
    3400:	44 1f       	adc	r20, r20
    3402:	55 1f       	adc	r21, r21
    3404:	0a 94       	dec	r0
    3406:	d2 f7       	brpl	.-12     	; 0x33fc <nrk_signal_create+0x38>
    3408:	26 2b       	or	r18, r22
    340a:	37 2b       	or	r19, r23
    340c:	48 2b       	or	r20, r24
    340e:	59 2b       	or	r21, r25
    3410:	20 93 be 04 	sts	0x04BE, r18
    3414:	30 93 bf 04 	sts	0x04BF, r19
    3418:	40 93 c0 04 	sts	0x04C0, r20
    341c:	50 93 c1 04 	sts	0x04C1, r21
	    return i;
    3420:	8e 2f       	mov	r24, r30
    3422:	08 95       	ret
    3424:	31 96       	adiw	r30, 0x01	; 1
#include <nrk_defs.h>

int8_t nrk_signal_create()
{
    uint8_t i=0;
    for(i=0;i<32;i++)   
    3426:	e0 32       	cpi	r30, 0x20	; 32
    3428:	f1 05       	cpc	r31, r1
    342a:	b1 f6       	brne	.-84     	; 0x33d8 <nrk_signal_create+0x14>
	{    
	    _nrk_signal_list|=SIG(i);
	    return i;
	}
    }
    return NRK_ERROR;
    342c:	8f ef       	ldi	r24, 0xFF	; 255


}
    342e:	08 95       	ret

00003430 <nrk_signal_get_registered_mask>:

uint32_t nrk_signal_get_registered_mask()
{
    return nrk_cur_task_TCB->registered_signal_mask;
    3430:	e0 91 f2 06 	lds	r30, 0x06F2
    3434:	f0 91 f3 06 	lds	r31, 0x06F3


}

uint32_t nrk_signal_get_registered_mask()
{
    3438:	65 85       	ldd	r22, Z+13	; 0x0d
    343a:	76 85       	ldd	r23, Z+14	; 0x0e
    return nrk_cur_task_TCB->registered_signal_mask;
}
    343c:	87 85       	ldd	r24, Z+15	; 0x0f
    343e:	90 89       	ldd	r25, Z+16	; 0x10
    3440:	08 95       	ret

00003442 <nrk_signal_delete>:

//return the number removed from signal set
int8_t nrk_signal_delete(nrk_sig_t sig_id)
{
    3442:	df 92       	push	r13
    3444:	ef 92       	push	r14
    3446:	ff 92       	push	r15
    3448:	0f 93       	push	r16
    344a:	1f 93       	push	r17
    344c:	d8 2e       	mov	r13, r24
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    344e:	81 e0       	ldi	r24, 0x01	; 1
    3450:	e8 2e       	mov	r14, r24
    3452:	f1 2c       	mov	r15, r1
    3454:	01 2d       	mov	r16, r1
    3456:	11 2d       	mov	r17, r1
    3458:	0d 2c       	mov	r0, r13
    345a:	04 c0       	rjmp	.+8      	; 0x3464 <nrk_signal_delete+0x22>
    345c:	ee 0c       	add	r14, r14
    345e:	ff 1c       	adc	r15, r15
    3460:	00 1f       	adc	r16, r16
    3462:	11 1f       	adc	r17, r17
    3464:	0a 94       	dec	r0
    3466:	d2 f7       	brpl	.-12     	; 0x345c <nrk_signal_delete+0x1a>

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3468:	80 91 be 04 	lds	r24, 0x04BE
    346c:	90 91 bf 04 	lds	r25, 0x04BF
    3470:	a0 91 c0 04 	lds	r26, 0x04C0
    3474:	b0 91 c1 04 	lds	r27, 0x04C1
    3478:	8e 21       	and	r24, r14
    347a:	9f 21       	and	r25, r15
    347c:	a0 23       	and	r26, r16
    347e:	b1 23       	and	r27, r17
    3480:	00 97       	sbiw	r24, 0x00	; 0
    3482:	a1 05       	cpc	r26, r1
    3484:	b1 05       	cpc	r27, r1
    3486:	09 f4       	brne	.+2      	; 0x348a <nrk_signal_delete+0x48>
    3488:	5d c0       	rjmp	.+186    	; 0x3544 <nrk_signal_delete+0x102>

    nrk_int_disable();
    348a:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    348e:	e1 e3       	ldi	r30, 0x31	; 49
    3490:	f6 e0       	ldi	r31, 0x06	; 6
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    3492:	a8 01       	movw	r20, r16
    3494:	97 01       	movw	r18, r14
    3496:	20 95       	com	r18
    3498:	30 95       	com	r19
    349a:	40 95       	com	r20
    349c:	50 95       	com	r21
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
	    nrk_task_TCB[task_ID].event_suspend=0;
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    349e:	63 e0       	ldi	r22, 0x03	; 3

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    34a0:	81 81       	ldd	r24, Z+1	; 0x01
    34a2:	8f 3f       	cpi	r24, 0xFF	; 255
    34a4:	39 f1       	breq	.+78     	; 0x34f4 <nrk_signal_delete+0xb2>
	// Check for tasks waiting on the signal
	// If there is a task that is waiting on just this signal
	// then we need to change it to the normal SUSPEND state
	if(nrk_task_TCB[task_ID].registered_signal_mask==sig_mask) //check to make sure its only signal its waiting on 
    34a6:	86 81       	ldd	r24, Z+6	; 0x06
    34a8:	97 81       	ldd	r25, Z+7	; 0x07
    34aa:	a0 85       	ldd	r26, Z+8	; 0x08
    34ac:	b1 85       	ldd	r27, Z+9	; 0x09
    34ae:	8e 15       	cp	r24, r14
    34b0:	9f 05       	cpc	r25, r15
    34b2:	a0 07       	cpc	r26, r16
    34b4:	b1 07       	cpc	r27, r17
    34b6:	31 f4       	brne	.+12     	; 0x34c4 <nrk_signal_delete+0x82>
	{
	    //  printf("delete t(%i) signal(%li)\r\n",task_ID,nrk_task_TCB[task_ID].registered_signal_mask);
	    nrk_task_TCB[task_ID].active_signal_mask=0;
    34b8:	12 86       	std	Z+10, r1	; 0x0a
    34ba:	13 86       	std	Z+11, r1	; 0x0b
    34bc:	14 86       	std	Z+12, r1	; 0x0c
    34be:	15 86       	std	Z+13, r1	; 0x0d
	    nrk_task_TCB[task_ID].event_suspend=0;
    34c0:	10 82       	st	Z, r1
	    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    34c2:	62 83       	std	Z+2, r22	; 0x02
	}
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
    34c4:	86 81       	ldd	r24, Z+6	; 0x06
    34c6:	97 81       	ldd	r25, Z+7	; 0x07
    34c8:	a0 85       	ldd	r26, Z+8	; 0x08
    34ca:	b1 85       	ldd	r27, Z+9	; 0x09
    34cc:	82 23       	and	r24, r18
    34ce:	93 23       	and	r25, r19
    34d0:	a4 23       	and	r26, r20
    34d2:	b5 23       	and	r27, r21
    34d4:	86 83       	std	Z+6, r24	; 0x06
    34d6:	97 83       	std	Z+7, r25	; 0x07
    34d8:	a0 87       	std	Z+8, r26	; 0x08
    34da:	b1 87       	std	Z+9, r27	; 0x09
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check
    34dc:	82 85       	ldd	r24, Z+10	; 0x0a
    34de:	93 85       	ldd	r25, Z+11	; 0x0b
    34e0:	a4 85       	ldd	r26, Z+12	; 0x0c
    34e2:	b5 85       	ldd	r27, Z+13	; 0x0d
    34e4:	82 23       	and	r24, r18
    34e6:	93 23       	and	r25, r19
    34e8:	a4 23       	and	r26, r20
    34ea:	b5 23       	and	r27, r21
    34ec:	82 87       	std	Z+10, r24	; 0x0a
    34ee:	93 87       	std	Z+11, r25	; 0x0b
    34f0:	a4 87       	std	Z+12, r26	; 0x0c
    34f2:	b5 87       	std	Z+13, r27	; 0x0d
    34f4:	b1 96       	adiw	r30, 0x21	; 33
    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 

    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    34f6:	86 e0       	ldi	r24, 0x06	; 6
    34f8:	e6 3d       	cpi	r30, 0xD6	; 214
    34fa:	f8 07       	cpc	r31, r24
    34fc:	89 f6       	brne	.-94     	; 0x34a0 <nrk_signal_delete+0x5e>
	nrk_task_TCB[task_ID].registered_signal_mask&=~sig_mask; //cheaper to remove than do a check
	nrk_task_TCB[task_ID].active_signal_mask&=~sig_mask; //cheaper to remove than do a check

    }

    _nrk_signal_list&=~SIG(sig_id);
    34fe:	2e ef       	ldi	r18, 0xFE	; 254
    3500:	3f ef       	ldi	r19, 0xFF	; 255
    3502:	4f ef       	ldi	r20, 0xFF	; 255
    3504:	5f ef       	ldi	r21, 0xFF	; 255
    3506:	04 c0       	rjmp	.+8      	; 0x3510 <nrk_signal_delete+0xce>
    3508:	22 0f       	add	r18, r18
    350a:	33 1f       	adc	r19, r19
    350c:	44 1f       	adc	r20, r20
    350e:	55 1f       	adc	r21, r21
    3510:	da 94       	dec	r13
    3512:	d2 f7       	brpl	.-12     	; 0x3508 <nrk_signal_delete+0xc6>
    3514:	80 91 be 04 	lds	r24, 0x04BE
    3518:	90 91 bf 04 	lds	r25, 0x04BF
    351c:	a0 91 c0 04 	lds	r26, 0x04C0
    3520:	b0 91 c1 04 	lds	r27, 0x04C1
    3524:	82 23       	and	r24, r18
    3526:	93 23       	and	r25, r19
    3528:	a4 23       	and	r26, r20
    352a:	b5 23       	and	r27, r21
    352c:	80 93 be 04 	sts	0x04BE, r24
    3530:	90 93 bf 04 	sts	0x04BF, r25
    3534:	a0 93 c0 04 	sts	0x04C0, r26
    3538:	b0 93 c1 04 	sts	0x04C1, r27
    nrk_int_enable();
    353c:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

    return NRK_OK;
    3540:	81 e0       	ldi	r24, 0x01	; 1
    3542:	01 c0       	rjmp	.+2      	; 0x3546 <nrk_signal_delete+0x104>
    uint8_t task_ID;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);

    if( (sig_mask & _nrk_signal_list)==0) return NRK_ERROR; 
    3544:	8f ef       	ldi	r24, 0xFF	; 255

    _nrk_signal_list&=~SIG(sig_id);
    nrk_int_enable();

    return NRK_OK;
}
    3546:	1f 91       	pop	r17
    3548:	0f 91       	pop	r16
    354a:	ff 90       	pop	r15
    354c:	ef 90       	pop	r14
    354e:	df 90       	pop	r13
    3550:	08 95       	ret

00003552 <nrk_signal_unregister>:


int8_t nrk_signal_unregister(int8_t sig_id)
{
    3552:	ef 92       	push	r14
    3554:	ff 92       	push	r15
    3556:	0f 93       	push	r16
    3558:	1f 93       	push	r17
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    355a:	21 e0       	ldi	r18, 0x01	; 1
    355c:	30 e0       	ldi	r19, 0x00	; 0
    355e:	40 e0       	ldi	r20, 0x00	; 0
    3560:	50 e0       	ldi	r21, 0x00	; 0
    3562:	04 c0       	rjmp	.+8      	; 0x356c <nrk_signal_unregister+0x1a>
    3564:	22 0f       	add	r18, r18
    3566:	33 1f       	adc	r19, r19
    3568:	44 1f       	adc	r20, r20
    356a:	55 1f       	adc	r21, r21
    356c:	8a 95       	dec	r24
    356e:	d2 f7       	brpl	.-12     	; 0x3564 <nrk_signal_unregister+0x12>

    if(nrk_cur_task_TCB->registered_signal_mask & sig_mask)
    3570:	e0 91 f2 06 	lds	r30, 0x06F2
    3574:	f0 91 f3 06 	lds	r31, 0x06F3
    3578:	85 85       	ldd	r24, Z+13	; 0x0d
    357a:	96 85       	ldd	r25, Z+14	; 0x0e
    357c:	a7 85       	ldd	r26, Z+15	; 0x0f
    357e:	b0 89       	ldd	r27, Z+16	; 0x10
    3580:	79 01       	movw	r14, r18
    3582:	8a 01       	movw	r16, r20
    3584:	e8 22       	and	r14, r24
    3586:	f9 22       	and	r15, r25
    3588:	0a 23       	and	r16, r26
    358a:	1b 23       	and	r17, r27
    358c:	e1 14       	cp	r14, r1
    358e:	f1 04       	cpc	r15, r1
    3590:	01 05       	cpc	r16, r1
    3592:	11 05       	cpc	r17, r1
    3594:	d1 f0       	breq	.+52     	; 0x35ca <nrk_signal_unregister+0x78>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
    3596:	20 95       	com	r18
    3598:	30 95       	com	r19
    359a:	40 95       	com	r20
    359c:	50 95       	com	r21
    359e:	82 23       	and	r24, r18
    35a0:	93 23       	and	r25, r19
    35a2:	a4 23       	and	r26, r20
    35a4:	b5 23       	and	r27, r21
    35a6:	85 87       	std	Z+13, r24	; 0x0d
    35a8:	96 87       	std	Z+14, r25	; 0x0e
    35aa:	a7 87       	std	Z+15, r26	; 0x0f
    35ac:	b0 8b       	std	Z+16, r27	; 0x10
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    35ae:	81 89       	ldd	r24, Z+17	; 0x11
    35b0:	92 89       	ldd	r25, Z+18	; 0x12
    35b2:	a3 89       	ldd	r26, Z+19	; 0x13
    35b4:	b4 89       	ldd	r27, Z+20	; 0x14
    35b6:	82 23       	and	r24, r18
    35b8:	93 23       	and	r25, r19
    35ba:	a4 23       	and	r26, r20
    35bc:	b5 23       	and	r27, r21
    35be:	81 8b       	std	Z+17, r24	; 0x11
    35c0:	92 8b       	std	Z+18, r25	; 0x12
    35c2:	a3 8b       	std	Z+19, r26	; 0x13
    35c4:	b4 8b       	std	Z+20, r27	; 0x14
    }
    else
	return NRK_ERROR;
    return NRK_OK;
    35c6:	81 e0       	ldi	r24, 0x01	; 1
    35c8:	01 c0       	rjmp	.+2      	; 0x35cc <nrk_signal_unregister+0x7a>
    {
	nrk_cur_task_TCB->registered_signal_mask&=~(sig_mask); 	
	nrk_cur_task_TCB->active_signal_mask&=~(sig_mask); 	
    }
    else
	return NRK_ERROR;
    35ca:	8f ef       	ldi	r24, 0xFF	; 255
    return NRK_OK;
}
    35cc:	1f 91       	pop	r17
    35ce:	0f 91       	pop	r16
    35d0:	ff 90       	pop	r15
    35d2:	ef 90       	pop	r14
    35d4:	08 95       	ret

000035d6 <nrk_signal_register>:

int8_t nrk_signal_register(int8_t sig_id)
{

    // Make sure the signal was created...
    if(SIG(sig_id) & _nrk_signal_list )
    35d6:	20 91 be 04 	lds	r18, 0x04BE
    35da:	30 91 bf 04 	lds	r19, 0x04BF
    35de:	40 91 c0 04 	lds	r20, 0x04C0
    35e2:	50 91 c1 04 	lds	r21, 0x04C1
    35e6:	08 2e       	mov	r0, r24
    35e8:	04 c0       	rjmp	.+8      	; 0x35f2 <nrk_signal_register+0x1c>
    35ea:	56 95       	lsr	r21
    35ec:	47 95       	ror	r20
    35ee:	37 95       	ror	r19
    35f0:	27 95       	ror	r18
    35f2:	0a 94       	dec	r0
    35f4:	d2 f7       	brpl	.-12     	; 0x35ea <nrk_signal_register+0x14>
    35f6:	21 70       	andi	r18, 0x01	; 1
    35f8:	30 70       	andi	r19, 0x00	; 0
    35fa:	21 15       	cp	r18, r1
    35fc:	31 05       	cpc	r19, r1
    35fe:	e9 f0       	breq	.+58     	; 0x363a <nrk_signal_register+0x64>
    {
	nrk_cur_task_TCB->registered_signal_mask|=SIG(sig_id); 	
    3600:	e0 91 f2 06 	lds	r30, 0x06F2
    3604:	f0 91 f3 06 	lds	r31, 0x06F3
    3608:	21 e0       	ldi	r18, 0x01	; 1
    360a:	30 e0       	ldi	r19, 0x00	; 0
    360c:	40 e0       	ldi	r20, 0x00	; 0
    360e:	50 e0       	ldi	r21, 0x00	; 0
    3610:	04 c0       	rjmp	.+8      	; 0x361a <nrk_signal_register+0x44>
    3612:	22 0f       	add	r18, r18
    3614:	33 1f       	adc	r19, r19
    3616:	44 1f       	adc	r20, r20
    3618:	55 1f       	adc	r21, r21
    361a:	8a 95       	dec	r24
    361c:	d2 f7       	brpl	.-12     	; 0x3612 <nrk_signal_register+0x3c>
    361e:	85 85       	ldd	r24, Z+13	; 0x0d
    3620:	96 85       	ldd	r25, Z+14	; 0x0e
    3622:	a7 85       	ldd	r26, Z+15	; 0x0f
    3624:	b0 89       	ldd	r27, Z+16	; 0x10
    3626:	82 2b       	or	r24, r18
    3628:	93 2b       	or	r25, r19
    362a:	a4 2b       	or	r26, r20
    362c:	b5 2b       	or	r27, r21
    362e:	85 87       	std	Z+13, r24	; 0x0d
    3630:	96 87       	std	Z+14, r25	; 0x0e
    3632:	a7 87       	std	Z+15, r26	; 0x0f
    3634:	b0 8b       	std	Z+16, r27	; 0x10
	return NRK_OK;
    3636:	81 e0       	ldi	r24, 0x01	; 1
    3638:	08 95       	ret
    }

    return NRK_ERROR;
    363a:	8f ef       	ldi	r24, 0xFF	; 255
}
    363c:	08 95       	ret

0000363e <nrk_event_signal>:

int8_t nrk_event_signal(int8_t sig_id)
{
    363e:	ef 92       	push	r14
    3640:	ff 92       	push	r15
    3642:	0f 93       	push	r16
    3644:	1f 93       	push	r17
    3646:	df 93       	push	r29
    3648:	cf 93       	push	r28
    364a:	0f 92       	push	r0
    364c:	cd b7       	in	r28, 0x3d	; 61
    364e:	de b7       	in	r29, 0x3e	; 62

    uint8_t task_ID;
    uint8_t event_occured=0;
    uint32_t sig_mask;

    sig_mask=SIG(sig_id);
    3650:	91 e0       	ldi	r25, 0x01	; 1
    3652:	e9 2e       	mov	r14, r25
    3654:	f1 2c       	mov	r15, r1
    3656:	01 2d       	mov	r16, r1
    3658:	11 2d       	mov	r17, r1
    365a:	04 c0       	rjmp	.+8      	; 0x3664 <nrk_event_signal+0x26>
    365c:	ee 0c       	add	r14, r14
    365e:	ff 1c       	adc	r15, r15
    3660:	00 1f       	adc	r16, r16
    3662:	11 1f       	adc	r17, r17
    3664:	8a 95       	dec	r24
    3666:	d2 f7       	brpl	.-12     	; 0x365c <nrk_event_signal+0x1e>
    // Check if signal was created
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}
    3668:	80 91 be 04 	lds	r24, 0x04BE
    366c:	90 91 bf 04 	lds	r25, 0x04BF
    3670:	a0 91 c0 04 	lds	r26, 0x04C0
    3674:	b0 91 c1 04 	lds	r27, 0x04C1
    3678:	8e 21       	and	r24, r14
    367a:	9f 21       	and	r25, r15
    367c:	a0 23       	and	r26, r16
    367e:	b1 23       	and	r27, r17
    3680:	00 97       	sbiw	r24, 0x00	; 0
    3682:	a1 05       	cpc	r26, r1
    3684:	b1 05       	cpc	r27, r1
    3686:	11 f4       	brne	.+4      	; 0x368c <nrk_event_signal+0x4e>
    3688:	81 e0       	ldi	r24, 0x01	; 1
    368a:	3f c0       	rjmp	.+126    	; 0x370a <nrk_event_signal+0xcc>

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    368c:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    3690:	e1 e3       	ldi	r30, 0x31	; 49
    3692:	f6 e0       	ldi	r31, 0x06	; 6

int8_t nrk_event_signal(int8_t sig_id)
{

    uint8_t task_ID;
    uint8_t event_occured=0;
    3694:	20 e0       	ldi	r18, 0x00	; 0
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    3696:	33 e0       	ldi	r19, 0x03	; 3


	//	if (nrk_task_TCB[task_ID].task_state == EVENT_SUSPENDED)   
	//	{
	//	printf( "task %d is event suspended\r\n",task_ID );
	if(nrk_task_TCB[task_ID].event_suspend==SIG_EVENT_SUSPENDED)
    3698:	80 81       	ld	r24, Z
    369a:	81 30       	cpi	r24, 0x01	; 1
    369c:	a9 f4       	brne	.+42     	; 0x36c8 <nrk_event_signal+0x8a>
	    if((nrk_task_TCB[task_ID].active_signal_mask & sig_mask))
    369e:	82 85       	ldd	r24, Z+10	; 0x0a
    36a0:	93 85       	ldd	r25, Z+11	; 0x0b
    36a2:	a4 85       	ldd	r26, Z+12	; 0x0c
    36a4:	b5 85       	ldd	r27, Z+13	; 0x0d
    36a6:	8e 21       	and	r24, r14
    36a8:	9f 21       	and	r25, r15
    36aa:	a0 23       	and	r26, r16
    36ac:	b1 23       	and	r27, r17
    36ae:	00 97       	sbiw	r24, 0x00	; 0
    36b0:	a1 05       	cpc	r26, r1
    36b2:	b1 05       	cpc	r27, r1
    36b4:	49 f0       	breq	.+18     	; 0x36c8 <nrk_event_signal+0x8a>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    36b6:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    36b8:	17 86       	std	Z+15, r1	; 0x0f
    36ba:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    36bc:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=sig_mask;
    36be:	e2 86       	std	Z+10, r14	; 0x0a
    36c0:	f3 86       	std	Z+11, r15	; 0x0b
    36c2:	04 87       	std	Z+12, r16	; 0x0c
    36c4:	15 87       	std	Z+13, r17	; 0x0d
		event_occured=1;
    36c6:	21 e0       	ldi	r18, 0x01	; 1
	    }

	if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    36c8:	80 81       	ld	r24, Z
    36ca:	82 30       	cpi	r24, 0x02	; 2
    36cc:	91 f4       	brne	.+36     	; 0x36f2 <nrk_event_signal+0xb4>
	    if((nrk_task_TCB[task_ID].active_signal_mask == sig_mask))
    36ce:	82 85       	ldd	r24, Z+10	; 0x0a
    36d0:	93 85       	ldd	r25, Z+11	; 0x0b
    36d2:	a4 85       	ldd	r26, Z+12	; 0x0c
    36d4:	b5 85       	ldd	r27, Z+13	; 0x0d
    36d6:	8e 15       	cp	r24, r14
    36d8:	9f 05       	cpc	r25, r15
    36da:	a0 07       	cpc	r26, r16
    36dc:	b1 07       	cpc	r27, r17
    36de:	49 f4       	brne	.+18     	; 0x36f2 <nrk_event_signal+0xb4>
	    {
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
    36e0:	32 83       	std	Z+2, r19	; 0x02
		nrk_task_TCB[task_ID].next_wakeup=0;
    36e2:	17 86       	std	Z+15, r1	; 0x0f
    36e4:	16 86       	std	Z+14, r1	; 0x0e
		nrk_task_TCB[task_ID].event_suspend=0;
    36e6:	10 82       	st	Z, r1
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    36e8:	12 86       	std	Z+10, r1	; 0x0a
    36ea:	13 86       	std	Z+11, r1	; 0x0b
    36ec:	14 86       	std	Z+12, r1	; 0x0c
    36ee:	15 86       	std	Z+13, r1	; 0x0d
		event_occured=1;
    36f0:	21 e0       	ldi	r18, 0x01	; 1
		nrk_task_TCB[task_ID].task_state=SUSPENDED;
		nrk_task_TCB[task_ID].next_wakeup=0;
		nrk_task_TCB[task_ID].event_suspend=0;
		// Add the event trigger here so it is returned
		// from nrk_event_wait()
		nrk_task_TCB[task_ID].active_signal_mask=0;
    36f2:	b1 96       	adiw	r30, 0x21	; 33
    // Signal was not created
    if((sig_mask & _nrk_signal_list)==0 ) { _nrk_errno_set(1); return NRK_ERROR;}

    //needs to be atomic otherwise run the risk of multiple tasks being scheduled late and not in order of priority.  
    nrk_int_disable();
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    36f4:	86 e0       	ldi	r24, 0x06	; 6
    36f6:	e6 3d       	cpi	r30, 0xD6	; 214
    36f8:	f8 07       	cpc	r31, r24
    36fa:	71 f6       	brne	.-100    	; 0x3698 <nrk_event_signal+0x5a>
		event_occured=1;
	    }   

	//	}
    }
    nrk_int_enable();
    36fc:	29 83       	std	Y+1, r18	; 0x01
    36fe:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
    if(event_occured)
    3702:	29 81       	ldd	r18, Y+1	; 0x01
    3704:	22 23       	and	r18, r18
    3706:	29 f4       	brne	.+10     	; 0x3712 <nrk_event_signal+0xd4>
    {
	return NRK_OK;
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    3708:	82 e0       	ldi	r24, 0x02	; 2
    370a:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <_nrk_errno_set>
    return NRK_ERROR;
    370e:	8f ef       	ldi	r24, 0xFF	; 255
    3710:	01 c0       	rjmp	.+2      	; 0x3714 <nrk_event_signal+0xd6>
	//	}
    }
    nrk_int_enable();
    if(event_occured)
    {
	return NRK_OK;
    3712:	81 e0       	ldi	r24, 0x01	; 1
    } 
    // No task was waiting on the signal
    _nrk_errno_set(2);
    return NRK_ERROR;
}
    3714:	0f 90       	pop	r0
    3716:	cf 91       	pop	r28
    3718:	df 91       	pop	r29
    371a:	1f 91       	pop	r17
    371c:	0f 91       	pop	r16
    371e:	ff 90       	pop	r15
    3720:	ef 90       	pop	r14
    3722:	08 95       	ret

00003724 <nrk_event_wait>:

uint32_t nrk_event_wait(uint32_t event_mask)
{

    // FIXME: Should go through list and check that all masks are registered, not just 1
    if(event_mask &  nrk_cur_task_TCB->registered_signal_mask)
    3724:	e0 91 f2 06 	lds	r30, 0x06F2
    3728:	f0 91 f3 06 	lds	r31, 0x06F3
    372c:	25 85       	ldd	r18, Z+13	; 0x0d
    372e:	36 85       	ldd	r19, Z+14	; 0x0e
    3730:	47 85       	ldd	r20, Z+15	; 0x0f
    3732:	50 89       	ldd	r21, Z+16	; 0x10
    3734:	26 23       	and	r18, r22
    3736:	37 23       	and	r19, r23
    3738:	48 23       	and	r20, r24
    373a:	59 23       	and	r21, r25
    373c:	21 15       	cp	r18, r1
    373e:	31 05       	cpc	r19, r1
    3740:	41 05       	cpc	r20, r1
    3742:	51 05       	cpc	r21, r1
    3744:	21 f1       	breq	.+72     	; 0x378e <nrk_event_wait+0x6a>
    {
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
    3746:	61 8b       	std	Z+17, r22	; 0x11
    3748:	72 8b       	std	Z+18, r23	; 0x12
    374a:	83 8b       	std	Z+19, r24	; 0x13
    374c:	94 8b       	std	Z+20, r25	; 0x14
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    374e:	21 e0       	ldi	r18, 0x01	; 1
    3750:	27 83       	std	Z+7, r18	; 0x07
    else
    {
	return 0;
    }

    if(event_mask & SIG(nrk_wakeup_signal))
    3752:	00 90 e2 06 	lds	r0, 0x06E2
    3756:	04 c0       	rjmp	.+8      	; 0x3760 <nrk_event_wait+0x3c>
    3758:	96 95       	lsr	r25
    375a:	87 95       	ror	r24
    375c:	77 95       	ror	r23
    375e:	67 95       	ror	r22
    3760:	0a 94       	dec	r0
    3762:	d2 f7       	brpl	.-12     	; 0x3758 <nrk_event_wait+0x34>
    3764:	61 70       	andi	r22, 0x01	; 1
    3766:	70 70       	andi	r23, 0x00	; 0
    3768:	61 15       	cp	r22, r1
    376a:	71 05       	cpc	r23, r1
    376c:	19 f0       	breq	.+6      	; 0x3774 <nrk_event_wait+0x50>
	nrk_wait_until_nw();
    376e:	0e 94 5a 1f 	call	0x3eb4	; 0x3eb4 <nrk_wait_until_nw>
    3772:	04 c0       	rjmp	.+8      	; 0x377c <nrk_event_wait+0x58>
    else
	nrk_wait_until_ticks(0);
    3774:	80 e0       	ldi	r24, 0x00	; 0
    3776:	90 e0       	ldi	r25, 0x00	; 0
    3778:	0e 94 81 1f 	call	0x3f02	; 0x3f02 <nrk_wait_until_ticks>
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
    377c:	e0 91 f2 06 	lds	r30, 0x06F2
    3780:	f0 91 f3 06 	lds	r31, 0x06F3
    3784:	21 89       	ldd	r18, Z+17	; 0x11
    3786:	32 89       	ldd	r19, Z+18	; 0x12
    3788:	43 89       	ldd	r20, Z+19	; 0x13
    378a:	54 89       	ldd	r21, Z+20	; 0x14
    378c:	03 c0       	rjmp	.+6      	; 0x3794 <nrk_event_wait+0x70>
	nrk_cur_task_TCB->active_signal_mask=event_mask; 
	nrk_cur_task_TCB->event_suspend=SIG_EVENT_SUSPENDED; 
    }
    else
    {
	return 0;
    378e:	20 e0       	ldi	r18, 0x00	; 0
    3790:	30 e0       	ldi	r19, 0x00	; 0
    3792:	a9 01       	movw	r20, r18
	nrk_wait_until_nw();
    else
	nrk_wait_until_ticks(0);
    //unmask the signal when its return so it has logical value like 1 to or whatever was user defined
    return ( (nrk_cur_task_TCB->active_signal_mask));
}
    3794:	b9 01       	movw	r22, r18
    3796:	ca 01       	movw	r24, r20
    3798:	08 95       	ret

0000379a <nrk_sem_create>:
}

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
    379a:	90 91 f1 06 	lds	r25, 0x06F1
    379e:	94 30       	cpi	r25, 0x04	; 4
    37a0:	d0 f4       	brcc	.+52     	; 0x37d6 <nrk_sem_create+0x3c>
    37a2:	e1 ed       	ldi	r30, 0xD1	; 209
    37a4:	f6 e0       	ldi	r31, 0x06	; 6
    37a6:	20 e0       	ldi	r18, 0x00	; 0
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    {
	if(nrk_sem_list[i].count==-1) break;
    37a8:	30 81       	ld	r19, Z
    37aa:	3f 3f       	cpi	r19, 0xFF	; 255
    37ac:	21 f0       	breq	.+8      	; 0x37b6 <nrk_sem_create+0x1c>
nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    for(i=0; i<NRK_MAX_RESOURCE_CNT; i++ )
    37ae:	2f 5f       	subi	r18, 0xFF	; 255
    37b0:	33 96       	adiw	r30, 0x03	; 3
    37b2:	25 30       	cpi	r18, 0x05	; 5
    37b4:	c9 f7       	brne	.-14     	; 0x37a8 <nrk_sem_create+0xe>
    {
	if(nrk_sem_list[i].count==-1) break;
    }

    nrk_sem_list[i].value=count;
    37b6:	30 e0       	ldi	r19, 0x00	; 0
    37b8:	f9 01       	movw	r30, r18
    37ba:	ee 0f       	add	r30, r30
    37bc:	ff 1f       	adc	r31, r31
    37be:	e2 0f       	add	r30, r18
    37c0:	f3 1f       	adc	r31, r19
    37c2:	ef 52       	subi	r30, 0x2F	; 47
    37c4:	f9 4f       	sbci	r31, 0xF9	; 249
    37c6:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[i].count=count;
    37c8:	80 83       	st	Z, r24
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    37ca:	61 83       	std	Z+1, r22	; 0x01
    _nrk_resource_cnt++;
    37cc:	9f 5f       	subi	r25, 0xFF	; 255
    37ce:	90 93 f1 06 	sts	0x06F1, r25
    return	&nrk_sem_list[i];
    37d2:	9f 01       	movw	r18, r30
    37d4:	02 c0       	rjmp	.+4      	; 0x37da <nrk_sem_create+0x40>

nrk_sem_t* nrk_sem_create(uint8_t count,uint8_t ceiling_prio)
{
    uint8_t i;
    if(_nrk_resource_cnt>=(NRK_MAX_RESOURCE_CNT-1))
	return NULL;  
    37d6:	20 e0       	ldi	r18, 0x00	; 0
    37d8:	30 e0       	ldi	r19, 0x00	; 0
    nrk_sem_list[i].value=count;
    nrk_sem_list[i].count=count;
    nrk_sem_list[i].resource_ceiling=ceiling_prio;
    _nrk_resource_cnt++;
    return	&nrk_sem_list[i];
}
    37da:	c9 01       	movw	r24, r18
    37dc:	08 95       	ret

000037de <nrk_get_resource_index>:

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    37de:	bc 01       	movw	r22, r24
    37e0:	20 e0       	ldi	r18, 0x00	; 0
    37e2:	30 e0       	ldi	r19, 0x00	; 0
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    37e4:	82 2f       	mov	r24, r18

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
    37e6:	a9 01       	movw	r20, r18
    37e8:	44 0f       	add	r20, r20
    37ea:	55 1f       	adc	r21, r21
    37ec:	42 0f       	add	r20, r18
    37ee:	53 1f       	adc	r21, r19
    37f0:	4f 52       	subi	r20, 0x2F	; 47
    37f2:	59 4f       	sbci	r21, 0xF9	; 249
    37f4:	64 17       	cp	r22, r20
    37f6:	75 07       	cpc	r23, r21
    37f8:	31 f0       	breq	.+12     	; 0x3806 <nrk_get_resource_index+0x28>
    37fa:	2f 5f       	subi	r18, 0xFF	; 255
    37fc:	3f 4f       	sbci	r19, 0xFF	; 255
}

int8_t nrk_get_resource_index(nrk_sem_t *resrc)
{
    int8_t id;
    for(id=0;id<NRK_MAX_RESOURCE_CNT;id++)
    37fe:	25 30       	cpi	r18, 0x05	; 5
    3800:	31 05       	cpc	r19, r1
    3802:	81 f7       	brne	.-32     	; 0x37e4 <nrk_get_resource_index+0x6>
	if((nrk_sem_t *)(&nrk_sem_list[id])==(nrk_sem_t*)resrc)
	    return id;
    return NRK_ERROR;
    3804:	8f ef       	ldi	r24, 0xFF	; 255
}
    3806:	08 95       	ret

00003808 <nrk_sem_delete>:
    return NRK_OK;
}

int8_t  nrk_sem_delete(nrk_sem_t *rsrc)
{
    int8_t id=nrk_get_resource_index(rsrc);	
    3808:	0e 94 ef 1b 	call	0x37de	; 0x37de <nrk_get_resource_index>
    int8_t task_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    380c:	8f 3f       	cpi	r24, 0xFF	; 255
    380e:	11 f4       	brne	.+4      	; 0x3814 <nrk_sem_delete+0xc>
    3810:	81 e0       	ldi	r24, 0x01	; 1
    3812:	03 c0       	rjmp	.+6      	; 0x381a <nrk_sem_delete+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3814:	85 30       	cpi	r24, 0x05	; 5
    3816:	29 f4       	brne	.+10     	; 0x3822 <nrk_sem_delete+0x1a>
    3818:	82 e0       	ldi	r24, 0x02	; 2
    381a:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <_nrk_errno_set>
    381e:	8f ef       	ldi	r24, 0xFF	; 255
    3820:	08 95       	ret

    nrk_sem_list[id].count=-1;
    3822:	99 27       	eor	r25, r25
    3824:	87 fd       	sbrc	r24, 7
    3826:	90 95       	com	r25
    3828:	fc 01       	movw	r30, r24
    382a:	ee 0f       	add	r30, r30
    382c:	ff 1f       	adc	r31, r31
    382e:	e8 0f       	add	r30, r24
    3830:	f9 1f       	adc	r31, r25
    3832:	ef 52       	subi	r30, 0x2F	; 47
    3834:	f9 4f       	sbci	r31, 0xF9	; 249
    3836:	8f ef       	ldi	r24, 0xFF	; 255
    3838:	80 83       	st	Z, r24
    nrk_sem_list[id].value=-1;
    383a:	82 83       	std	Z+2, r24	; 0x02
    nrk_sem_list[id].resource_ceiling=-1;
    383c:	81 83       	std	Z+1, r24	; 0x01
    _nrk_resource_cnt--;
    383e:	80 91 f1 06 	lds	r24, 0x06F1
    3842:	81 50       	subi	r24, 0x01	; 1
    3844:	80 93 f1 06 	sts	0x06F1, r24
    return NRK_OK;
    3848:	81 e0       	ldi	r24, 0x01	; 1
}
    384a:	08 95       	ret

0000384c <nrk_sem_post>:
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
{
    384c:	0f 93       	push	r16
    384e:	1f 93       	push	r17
    3850:	df 93       	push	r29
    3852:	cf 93       	push	r28
    3854:	0f 92       	push	r0
    3856:	cd b7       	in	r28, 0x3d	; 61
    3858:	de b7       	in	r29, 0x3e	; 62
    int8_t id=nrk_get_resource_index(rsrc);	
    385a:	0e 94 ef 1b 	call	0x37de	; 0x37de <nrk_get_resource_index>
    int8_t task_ID;
    int8_t sem_ID;
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    385e:	8f 3f       	cpi	r24, 0xFF	; 255
    3860:	11 f4       	brne	.+4      	; 0x3866 <nrk_sem_post+0x1a>
    3862:	81 e0       	ldi	r24, 0x01	; 1
    3864:	03 c0       	rjmp	.+6      	; 0x386c <nrk_sem_post+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3866:	85 30       	cpi	r24, 0x05	; 5
    3868:	29 f4       	brne	.+10     	; 0x3874 <nrk_sem_post+0x28>
    386a:	82 e0       	ldi	r24, 0x02	; 2
    386c:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <_nrk_errno_set>
    3870:	8f ef       	ldi	r24, 0xFF	; 255
    3872:	5c c0       	rjmp	.+184    	; 0x392c <nrk_sem_post+0xe0>

    if(nrk_sem_list[id].value<nrk_sem_list[id].count)
    3874:	28 2f       	mov	r18, r24
    3876:	33 27       	eor	r19, r19
    3878:	27 fd       	sbrc	r18, 7
    387a:	30 95       	com	r19
    387c:	89 01       	movw	r16, r18
    387e:	00 0f       	add	r16, r16
    3880:	11 1f       	adc	r17, r17
    3882:	02 0f       	add	r16, r18
    3884:	13 1f       	adc	r17, r19
    3886:	0f 52       	subi	r16, 0x2F	; 47
    3888:	19 4f       	sbci	r17, 0xF9	; 249
    388a:	d8 01       	movw	r26, r16
    388c:	12 96       	adiw	r26, 0x02	; 2
    388e:	2c 91       	ld	r18, X
    3890:	12 97       	sbiw	r26, 0x02	; 2
    3892:	9c 91       	ld	r25, X
    3894:	29 17       	cp	r18, r25
    3896:	0c f0       	brlt	.+2      	; 0x389a <nrk_sem_post+0x4e>
    3898:	48 c0       	rjmp	.+144    	; 0x392a <nrk_sem_post+0xde>
    {
	// Signal RSRC Event		
	nrk_int_disable();
    389a:	89 83       	std	Y+1, r24	; 0x01
    389c:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>

	nrk_sem_list[id].value++;
    38a0:	f8 01       	movw	r30, r16
    38a2:	92 81       	ldd	r25, Z+2	; 0x02
    38a4:	9f 5f       	subi	r25, 0xFF	; 255
    38a6:	92 83       	std	Z+2, r25	; 0x02
	nrk_cur_task_TCB->elevated_prio_flag=0;
    38a8:	e0 91 f2 06 	lds	r30, 0x06F2
    38ac:	f0 91 f3 06 	lds	r31, 0x06F3
    38b0:	14 82       	std	Z+4, r1	; 0x04

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
    38b2:	e2 ed       	ldi	r30, 0xD2	; 210
    38b4:	f6 e0       	ldi	r31, 0x06	; 6
    return NRK_OK;
}



int8_t nrk_sem_post(nrk_sem_t *rsrc)
    38b6:	90 e4       	ldi	r25, 0x40	; 64
    38b8:	89 81       	ldd	r24, Y+1	; 0x01
	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){

	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    38ba:	60 81       	ld	r22, Z
    38bc:	46 2f       	mov	r20, r22
    38be:	55 27       	eor	r21, r21
    38c0:	47 fd       	sbrc	r20, 7
    38c2:	50 95       	com	r21
    38c4:	29 2f       	mov	r18, r25
    38c6:	30 e0       	ldi	r19, 0x00	; 0
    38c8:	42 17       	cp	r20, r18
    38ca:	53 07       	cpc	r21, r19
    38cc:	24 f4       	brge	.+8      	; 0x38d6 <nrk_sem_post+0x8a>
    38ce:	21 81       	ldd	r18, Z+1	; 0x01
    38d0:	22 23       	and	r18, r18
    38d2:	09 f4       	brne	.+2      	; 0x38d6 <nrk_sem_post+0x8a>
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    38d4:	96 2f       	mov	r25, r22
    38d6:	33 96       	adiw	r30, 0x03	; 3
	nrk_cur_task_TCB->elevated_prio_flag=0;

	// Increasing value increases availability of the semaphore
	// Reset system ceiling to lowest priority and iterate through the global semaphore array nrk_sem_list and find the highest locked resource ceiling
	systemceiling = 64;
	for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    38d8:	26 e0       	ldi	r18, 0x06	; 6
    38da:	e1 3e       	cpi	r30, 0xE1	; 225
    38dc:	f2 07       	cpc	r31, r18
    38de:	69 f7       	brne	.-38     	; 0x38ba <nrk_sem_post+0x6e>
    38e0:	90 93 e1 06 	sts	0x06E1, r25
    38e4:	e1 e3       	ldi	r30, 0x31	; 49
    38e6:	f6 e0       	ldi	r31, 0x06	; 6
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    38e8:	99 27       	eor	r25, r25
    38ea:	87 fd       	sbrc	r24, 7
    38ec:	90 95       	com	r25
    38ee:	a9 2f       	mov	r26, r25
    38f0:	b9 2f       	mov	r27, r25
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    38f2:	63 e0       	ldi	r22, 0x03	; 3
	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
	    if(nrk_task_TCB[task_ID].event_suspend==RSRC_EVENT_SUSPENDED)
    38f4:	20 81       	ld	r18, Z
    38f6:	22 30       	cpi	r18, 0x02	; 2
    38f8:	89 f4       	brne	.+34     	; 0x391c <nrk_sem_post+0xd0>
		if((nrk_task_TCB[task_ID].active_signal_mask == id))
    38fa:	22 85       	ldd	r18, Z+10	; 0x0a
    38fc:	33 85       	ldd	r19, Z+11	; 0x0b
    38fe:	44 85       	ldd	r20, Z+12	; 0x0c
    3900:	55 85       	ldd	r21, Z+13	; 0x0d
    3902:	28 17       	cp	r18, r24
    3904:	39 07       	cpc	r19, r25
    3906:	4a 07       	cpc	r20, r26
    3908:	5b 07       	cpc	r21, r27
    390a:	41 f4       	brne	.+16     	; 0x391c <nrk_sem_post+0xd0>
		{
		    nrk_task_TCB[task_ID].task_state=SUSPENDED;
    390c:	62 83       	std	Z+2, r22	; 0x02
		    nrk_task_TCB[task_ID].next_wakeup=0;
    390e:	17 86       	std	Z+15, r1	; 0x0f
    3910:	16 86       	std	Z+14, r1	; 0x0e
		    nrk_task_TCB[task_ID].event_suspend=0;
    3912:	10 82       	st	Z, r1
		    nrk_task_TCB[task_ID].active_signal_mask=0;
    3914:	12 86       	std	Z+10, r1	; 0x0a
    3916:	13 86       	std	Z+11, r1	; 0x0b
    3918:	14 86       	std	Z+12, r1	; 0x0c
    391a:	15 86       	std	Z+13, r1	; 0x0d
    391c:	b1 96       	adiw	r30, 0x21	; 33

	    if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
		systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
	}

	for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++){
    391e:	26 e0       	ldi	r18, 0x06	; 6
    3920:	e6 3d       	cpi	r30, 0xD6	; 214
    3922:	f2 07       	cpc	r31, r18
    3924:	39 f7       	brne	.-50     	; 0x38f4 <nrk_sem_post+0xa8>
		    nrk_task_TCB[task_ID].event_suspend=0;
		    nrk_task_TCB[task_ID].active_signal_mask=0;
		}   

	}
	nrk_int_enable();
    3926:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
    }

    return NRK_OK;
    392a:	81 e0       	ldi	r24, 0x01	; 1
}
    392c:	0f 90       	pop	r0
    392e:	cf 91       	pop	r28
    3930:	df 91       	pop	r29
    3932:	1f 91       	pop	r17
    3934:	0f 91       	pop	r16
    3936:	08 95       	ret

00003938 <nrk_sem_pend>:
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
{
    3938:	0f 93       	push	r16
    393a:	1f 93       	push	r17
    393c:	df 93       	push	r29
    393e:	cf 93       	push	r28
    3940:	0f 92       	push	r0
    3942:	cd b7       	in	r28, 0x3d	; 61
    3944:	de b7       	in	r29, 0x3e	; 62
    int8_t id;
    int8_t sem_ID;
    id=nrk_get_resource_index(rsrc);  
    3946:	0e 94 ef 1b 	call	0x37de	; 0x37de <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    394a:	8f 3f       	cpi	r24, 0xFF	; 255
    394c:	11 f4       	brne	.+4      	; 0x3952 <nrk_sem_pend+0x1a>
    394e:	81 e0       	ldi	r24, 0x01	; 1
    3950:	03 c0       	rjmp	.+6      	; 0x3958 <nrk_sem_pend+0x20>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3952:	85 30       	cpi	r24, 0x05	; 5
    3954:	29 f4       	brne	.+10     	; 0x3960 <nrk_sem_pend+0x28>
    3956:	82 e0       	ldi	r24, 0x02	; 2
    3958:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <_nrk_errno_set>
    395c:	8f ef       	ldi	r24, 0xFF	; 255
    395e:	5f c0       	rjmp	.+190    	; 0x3a1e <nrk_sem_pend+0xe6>

    nrk_int_disable();
    3960:	89 83       	std	Y+1, r24	; 0x01
    3962:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    if(nrk_sem_list[id].value==0)
    3966:	89 81       	ldd	r24, Y+1	; 0x01
    3968:	08 2f       	mov	r16, r24
    396a:	11 27       	eor	r17, r17
    396c:	07 fd       	sbrc	r16, 7
    396e:	10 95       	com	r17
    3970:	f8 01       	movw	r30, r16
    3972:	ee 0f       	add	r30, r30
    3974:	ff 1f       	adc	r31, r31
    3976:	e0 0f       	add	r30, r16
    3978:	f1 1f       	adc	r31, r17
    397a:	ef 52       	subi	r30, 0x2F	; 47
    397c:	f9 4f       	sbci	r31, 0xF9	; 249
    397e:	92 81       	ldd	r25, Z+2	; 0x02
    3980:	99 23       	and	r25, r25
    3982:	b1 f4       	brne	.+44     	; 0x39b0 <nrk_sem_pend+0x78>
    {
	nrk_cur_task_TCB->event_suspend|=RSRC_EVENT_SUSPENDED;
    3984:	e0 91 f2 06 	lds	r30, 0x06F2
    3988:	f0 91 f3 06 	lds	r31, 0x06F3
    398c:	97 81       	ldd	r25, Z+7	; 0x07
    398e:	92 60       	ori	r25, 0x02	; 2
    3990:	97 83       	std	Z+7, r25	; 0x07
	nrk_cur_task_TCB->active_signal_mask=id;
    3992:	99 27       	eor	r25, r25
    3994:	87 fd       	sbrc	r24, 7
    3996:	90 95       	com	r25
    3998:	a9 2f       	mov	r26, r25
    399a:	b9 2f       	mov	r27, r25
    399c:	81 8b       	std	Z+17, r24	; 0x11
    399e:	92 8b       	std	Z+18, r25	; 0x12
    39a0:	a3 8b       	std	Z+19, r26	; 0x13
    39a2:	b4 8b       	std	Z+20, r27	; 0x14
	// Wait on suspend event
	nrk_int_enable();
    39a4:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
	nrk_wait_until_ticks(0);
    39a8:	80 e0       	ldi	r24, 0x00	; 0
    39aa:	90 e0       	ldi	r25, 0x00	; 0
    39ac:	0e 94 81 1f 	call	0x3f02	; 0x3f02 <nrk_wait_until_ticks>
    }

    nrk_sem_list[id].value--;	
    39b0:	f8 01       	movw	r30, r16
    39b2:	ee 0f       	add	r30, r30
    39b4:	ff 1f       	adc	r31, r31
    39b6:	e0 0f       	add	r30, r16
    39b8:	f1 1f       	adc	r31, r17
    39ba:	ef 52       	subi	r30, 0x2F	; 47
    39bc:	f9 4f       	sbci	r31, 0xF9	; 249
    39be:	82 81       	ldd	r24, Z+2	; 0x02
    39c0:	81 50       	subi	r24, 0x01	; 1
    39c2:	82 83       	std	Z+2, r24	; 0x02
    // SRP - a task can be preempted if the preemption level is higher than system ceiling
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    39c4:	e2 ed       	ldi	r30, 0xD2	; 210
    39c6:	f6 e0       	ldi	r31, 0x06	; 6
    return(nrk_sem_list[id].value);
}



int8_t nrk_sem_pend(nrk_sem_t *rsrc )
    39c8:	40 e4       	ldi	r20, 0x40	; 64
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
	if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
    39ca:	50 81       	ld	r21, Z
    39cc:	25 2f       	mov	r18, r21
    39ce:	33 27       	eor	r19, r19
    39d0:	27 fd       	sbrc	r18, 7
    39d2:	30 95       	com	r19
    39d4:	84 2f       	mov	r24, r20
    39d6:	90 e0       	ldi	r25, 0x00	; 0
    39d8:	28 17       	cp	r18, r24
    39da:	39 07       	cpc	r19, r25
    39dc:	24 f4       	brge	.+8      	; 0x39e6 <nrk_sem_pend+0xae>
    39de:	81 81       	ldd	r24, Z+1	; 0x01
    39e0:	88 23       	and	r24, r24
    39e2:	09 f4       	brne	.+2      	; 0x39e6 <nrk_sem_pend+0xae>
	    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    39e4:	45 2f       	mov	r20, r21
    39e6:	33 96       	adiw	r30, 0x03	; 3
    // Bigger relative deadline means smaller priority - Smaller the value for system ceiling means higher the priority
    // Compare and see if current_task_TCB period is smaller than the current system ceiling, if it is set new system ceiling
    // set new system ceiling
    //systemceiling =  nrk_cur_task_TCB->period;
    systemceiling = 64;
    for (sem_ID = 0; sem_ID < NRK_MAX_RESOURCE_CNT; sem_ID++){
    39e8:	86 e0       	ldi	r24, 0x06	; 6
    39ea:	e1 3e       	cpi	r30, 0xE1	; 225
    39ec:	f8 07       	cpc	r31, r24
    39ee:	69 f7       	brne	.-38     	; 0x39ca <nrk_sem_pend+0x92>
    39f0:	40 93 e1 06 	sts	0x06E1, r20
	if (nrk_sem_list[sem_ID].resource_ceiling < systemceiling && nrk_sem_list[sem_ID].value == 0)
	    systemceiling = nrk_sem_list[sem_ID].resource_ceiling;
    }


    nrk_cur_task_TCB->task_prio_ceil=nrk_sem_list[id].resource_ceiling;
    39f4:	a0 91 f2 06 	lds	r26, 0x06F2
    39f8:	b0 91 f3 06 	lds	r27, 0x06F3
    39fc:	f8 01       	movw	r30, r16
    39fe:	ee 0f       	add	r30, r30
    3a00:	ff 1f       	adc	r31, r31
    3a02:	e0 0f       	add	r30, r16
    3a04:	f1 1f       	adc	r31, r17
    3a06:	ef 52       	subi	r30, 0x2F	; 47
    3a08:	f9 4f       	sbci	r31, 0xF9	; 249
    3a0a:	81 81       	ldd	r24, Z+1	; 0x01
    3a0c:	1b 96       	adiw	r26, 0x0b	; 11
    3a0e:	8c 93       	st	X, r24
    3a10:	1b 97       	sbiw	r26, 0x0b	; 11
    nrk_cur_task_TCB->elevated_prio_flag=1;
    3a12:	81 e0       	ldi	r24, 0x01	; 1
    3a14:	14 96       	adiw	r26, 0x04	; 4
    3a16:	8c 93       	st	X, r24
    nrk_int_enable();
    3a18:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

    return NRK_OK;
    3a1c:	81 e0       	ldi	r24, 0x01	; 1
}
    3a1e:	0f 90       	pop	r0
    3a20:	cf 91       	pop	r28
    3a22:	df 91       	pop	r29
    3a24:	1f 91       	pop	r17
    3a26:	0f 91       	pop	r16
    3a28:	08 95       	ret

00003a2a <nrk_sem_query>:
}

int8_t nrk_sem_query(nrk_sem_t *rsrc )
{
    int8_t id;
    id=nrk_get_resource_index(rsrc);  
    3a2a:	0e 94 ef 1b 	call	0x37de	; 0x37de <nrk_get_resource_index>
    if(id==-1) { _nrk_errno_set(1); return NRK_ERROR;}
    3a2e:	8f 3f       	cpi	r24, 0xFF	; 255
    3a30:	11 f4       	brne	.+4      	; 0x3a36 <nrk_sem_query+0xc>
    3a32:	81 e0       	ldi	r24, 0x01	; 1
    3a34:	03 c0       	rjmp	.+6      	; 0x3a3c <nrk_sem_query+0x12>
    if(id==NRK_MAX_RESOURCE_CNT) { _nrk_errno_set(2); return NRK_ERROR; }
    3a36:	85 30       	cpi	r24, 0x05	; 5
    3a38:	29 f4       	brne	.+10     	; 0x3a44 <nrk_sem_query+0x1a>
    3a3a:	82 e0       	ldi	r24, 0x02	; 2
    3a3c:	0e 94 8f 16 	call	0x2d1e	; 0x2d1e <_nrk_errno_set>
    3a40:	8f ef       	ldi	r24, 0xFF	; 255
    3a42:	08 95       	ret

    return(nrk_sem_list[id].value);
    3a44:	99 27       	eor	r25, r25
    3a46:	87 fd       	sbrc	r24, 7
    3a48:	90 95       	com	r25
    3a4a:	fc 01       	movw	r30, r24
    3a4c:	ee 0f       	add	r30, r30
    3a4e:	ff 1f       	adc	r31, r31
    3a50:	e8 0f       	add	r30, r24
    3a52:	f9 1f       	adc	r31, r25
    3a54:	ef 52       	subi	r30, 0x2F	; 47
    3a56:	f9 4f       	sbci	r31, 0xF9	; 249
    3a58:	82 81       	ldd	r24, Z+2	; 0x02
}
    3a5a:	08 95       	ret

00003a5c <nrk_get_high_ready_task_ID>:

inline void _nrk_wait_for_scheduler ();

uint8_t nrk_get_high_ready_task_ID ()
{
	return (_head_node->task_ID);
    3a5c:	e0 91 e7 06 	lds	r30, 0x06E7
    3a60:	f0 91 e8 06 	lds	r31, 0x06E8
}
    3a64:	80 81       	ld	r24, Z
    3a66:	08 95       	ret

00003a68 <nrk_print_readyQ>:

void nrk_print_readyQ ()
{
    3a68:	0f 93       	push	r16
    3a6a:	1f 93       	push	r17
    3a6c:	cf 93       	push	r28
    3a6e:	df 93       	push	r29
	nrk_queue *ptr;
	ptr = _head_node;
    3a70:	c0 91 e7 06 	lds	r28, 0x06E7
    3a74:	d0 91 e8 06 	lds	r29, 0x06E8
	nrk_kprintf (PSTR ("nrk_queue: "));
    3a78:	89 e9       	ldi	r24, 0x99	; 153
    3a7a:	93 e0       	ldi	r25, 0x03	; 3
    3a7c:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
	while (ptr != NULL)
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a80:	00 e6       	ldi	r16, 0x60	; 96
    3a82:	12 e0       	ldi	r17, 0x02	; 2
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3a84:	1d c0       	rjmp	.+58     	; 0x3ac0 <nrk_print_readyQ+0x58>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
    3a86:	00 d0       	rcall	.+0      	; 0x3a88 <nrk_print_readyQ+0x20>
    3a88:	00 d0       	rcall	.+0      	; 0x3a8a <nrk_print_readyQ+0x22>
    3a8a:	ed b7       	in	r30, 0x3d	; 61
    3a8c:	fe b7       	in	r31, 0x3e	; 62
    3a8e:	12 83       	std	Z+2, r17	; 0x02
    3a90:	01 83       	std	Z+1, r16	; 0x01
    3a92:	28 81       	ld	r18, Y
    3a94:	30 e0       	ldi	r19, 0x00	; 0
    3a96:	c9 01       	movw	r24, r18
    3a98:	45 e0       	ldi	r20, 0x05	; 5
    3a9a:	88 0f       	add	r24, r24
    3a9c:	99 1f       	adc	r25, r25
    3a9e:	4a 95       	dec	r20
    3aa0:	e1 f7       	brne	.-8      	; 0x3a9a <nrk_print_readyQ+0x32>
    3aa2:	82 0f       	add	r24, r18
    3aa4:	93 1f       	adc	r25, r19
    3aa6:	8f 5b       	subi	r24, 0xBF	; 191
    3aa8:	99 4f       	sbci	r25, 0xF9	; 249
    3aaa:	94 83       	std	Z+4, r25	; 0x04
    3aac:	83 83       	std	Z+3, r24	; 0x03
    3aae:	0e 94 6f 43 	call	0x86de	; 0x86de <printf>
		ptr = ptr->Next;
    3ab2:	0b 80       	ldd	r0, Y+3	; 0x03
    3ab4:	dc 81       	ldd	r29, Y+4	; 0x04
    3ab6:	c0 2d       	mov	r28, r0
    3ab8:	0f 90       	pop	r0
    3aba:	0f 90       	pop	r0
    3abc:	0f 90       	pop	r0
    3abe:	0f 90       	pop	r0
void nrk_print_readyQ ()
{
	nrk_queue *ptr;
	ptr = _head_node;
	nrk_kprintf (PSTR ("nrk_queue: "));
	while (ptr != NULL)
    3ac0:	20 97       	sbiw	r28, 0x00	; 0
    3ac2:	09 f7       	brne	.-62     	; 0x3a86 <nrk_print_readyQ+0x1e>
	{
		printf("%d ", &nrk_task_TCB[ptr->task_ID].next_period);
		ptr = ptr->Next;
	}
	nrk_kprintf (PSTR ("\n\r"));
    3ac4:	86 e9       	ldi	r24, 0x96	; 150
    3ac6:	93 e0       	ldi	r25, 0x03	; 3
    3ac8:	0e 94 7b 11 	call	0x22f6	; 0x22f6 <nrk_kprintf>
}
    3acc:	df 91       	pop	r29
    3ace:	cf 91       	pop	r28
    3ad0:	1f 91       	pop	r17
    3ad2:	0f 91       	pop	r16
    3ad4:	08 95       	ret

00003ad6 <nrk_add_to_readyQ>:


void nrk_add_to_readyQ (int8_t task_ID)
{
    3ad6:	df 92       	push	r13
    3ad8:	ef 92       	push	r14
    3ada:	ff 92       	push	r15
    3adc:	0f 93       	push	r16
    3ade:	1f 93       	push	r17
    3ae0:	cf 93       	push	r28
    3ae2:	df 93       	push	r29
	nrk_queue *CurNode;

	//printf( "nrk_add_to_readyQ %d\n",task_ID );
	//nrk_print_readyQ();
	// nrk_queue full
	if (_free_node == NULL)
    3ae4:	e0 91 28 06 	lds	r30, 0x0628
    3ae8:	f0 91 29 06 	lds	r31, 0x0629
    3aec:	30 97       	sbiw	r30, 0x00	; 0
    3aee:	09 f4       	brne	.+2      	; 0x3af2 <nrk_add_to_readyQ+0x1c>
    3af0:	9b c0       	rjmp	.+310    	; 0x3c28 <nrk_add_to_readyQ+0x152>
	{
		return;
	}


	NextNode = _head_node;
    3af2:	40 91 e7 06 	lds	r20, 0x06E7
    3af6:	50 91 e8 06 	lds	r21, 0x06E8
	CurNode = _free_node;

	if (_head_node != NULL)
    3afa:	41 15       	cp	r20, r1
    3afc:	51 05       	cpc	r21, r1
    3afe:	09 f4       	brne	.+2      	; 0x3b02 <nrk_add_to_readyQ+0x2c>
    3b00:	57 c0       	rjmp	.+174    	; 0x3bb0 <nrk_add_to_readyQ+0xda>
    3b02:	da 01       	movw	r26, r20
				nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level

#else
			if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
				if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
					nrk_task_TCB[task_ID].task_prio)
    3b04:	68 2f       	mov	r22, r24
    3b06:	77 27       	eor	r23, r23
    3b08:	67 fd       	sbrc	r22, 7
    3b0a:	70 95       	com	r23
    3b0c:	9b 01       	movw	r18, r22
    3b0e:	15 e0       	ldi	r17, 0x05	; 5
    3b10:	22 0f       	add	r18, r18
    3b12:	33 1f       	adc	r19, r19
    3b14:	1a 95       	dec	r17
    3b16:	e1 f7       	brne	.-8      	; 0x3b10 <nrk_add_to_readyQ+0x3a>
    3b18:	26 0f       	add	r18, r22
    3b1a:	37 1f       	adc	r19, r23
    3b1c:	26 5d       	subi	r18, 0xD6	; 214
    3b1e:	39 4f       	sbci	r19, 0xF9	; 249
    3b20:	b9 01       	movw	r22, r18
    3b22:	66 5f       	subi	r22, 0xF6	; 246
    3b24:	7f 4f       	sbci	r23, 0xFF	; 255
					break;
			if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3b26:	89 01       	movw	r16, r18
    3b28:	0c 5f       	subi	r16, 0xFC	; 252
    3b2a:	1f 4f       	sbci	r17, 0xFF	; 255
				if (nrk_task_TCB[NextNode->task_ID].task_prio <
					nrk_task_TCB[task_ID].task_prio_ceil)
    3b2c:	9b e0       	ldi	r25, 0x0B	; 11
    3b2e:	e9 2e       	mov	r14, r25
    3b30:	f1 2c       	mov	r15, r1
    3b32:	e2 0e       	add	r14, r18
    3b34:	f3 1e       	adc	r15, r19
			if (NextNode->task_ID == NRK_IDLE_TASK_ID ||
				(nrk_task_TCB[NextNode->task_ID].next_period > nrk_task_TCB[task_ID].next_period &&
				nrk_task_TCB[task_ID].next_period < systemceiling)) {break;}	//Small absolute deadline = larger preemption level

#else
			if (nrk_task_TCB[NextNode->task_ID].elevated_prio_flag)
    3b36:	2c 91       	ld	r18, X
    3b38:	30 e0       	ldi	r19, 0x00	; 0
    3b3a:	e9 01       	movw	r28, r18
    3b3c:	95 e0       	ldi	r25, 0x05	; 5
    3b3e:	cc 0f       	add	r28, r28
    3b40:	dd 1f       	adc	r29, r29
    3b42:	9a 95       	dec	r25
    3b44:	e1 f7       	brne	.-8      	; 0x3b3e <nrk_add_to_readyQ+0x68>
    3b46:	c2 0f       	add	r28, r18
    3b48:	d3 1f       	adc	r29, r19
    3b4a:	c6 5d       	subi	r28, 0xD6	; 214
    3b4c:	d9 4f       	sbci	r29, 0xF9	; 249
    3b4e:	9c 81       	ldd	r25, Y+4	; 0x04
    3b50:	99 23       	and	r25, r25
    3b52:	29 f0       	breq	.+10     	; 0x3b5e <nrk_add_to_readyQ+0x88>
				if (nrk_task_TCB[NextNode->task_ID].task_prio_ceil <
    3b54:	db 84       	ldd	r13, Y+11	; 0x0b
    3b56:	eb 01       	movw	r28, r22
    3b58:	98 81       	ld	r25, Y
    3b5a:	d9 16       	cp	r13, r25
    3b5c:	58 f1       	brcs	.+86     	; 0x3bb4 <nrk_add_to_readyQ+0xde>
					nrk_task_TCB[task_ID].task_prio)
					break;
			if (nrk_task_TCB[task_ID].elevated_prio_flag)
    3b5e:	e8 01       	movw	r28, r16
    3b60:	98 81       	ld	r25, Y
    3b62:	99 23       	and	r25, r25
    3b64:	79 f0       	breq	.+30     	; 0x3b84 <nrk_add_to_readyQ+0xae>
				if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3b66:	e9 01       	movw	r28, r18
    3b68:	95 e0       	ldi	r25, 0x05	; 5
    3b6a:	cc 0f       	add	r28, r28
    3b6c:	dd 1f       	adc	r29, r29
    3b6e:	9a 95       	dec	r25
    3b70:	e1 f7       	brne	.-8      	; 0x3b6a <nrk_add_to_readyQ+0x94>
    3b72:	c2 0f       	add	r28, r18
    3b74:	d3 1f       	adc	r29, r19
    3b76:	c6 5d       	subi	r28, 0xD6	; 214
    3b78:	d9 4f       	sbci	r29, 0xF9	; 249
    3b7a:	da 84       	ldd	r13, Y+10	; 0x0a
    3b7c:	e7 01       	movw	r28, r14
    3b7e:	98 81       	ld	r25, Y
    3b80:	d9 16       	cp	r13, r25
    3b82:	c0 f0       	brcs	.+48     	; 0x3bb4 <nrk_add_to_readyQ+0xde>
					nrk_task_TCB[task_ID].task_prio_ceil)
					break;
			if (nrk_task_TCB[NextNode->task_ID].task_prio <
    3b84:	e9 01       	movw	r28, r18
    3b86:	95 e0       	ldi	r25, 0x05	; 5
    3b88:	cc 0f       	add	r28, r28
    3b8a:	dd 1f       	adc	r29, r29
    3b8c:	9a 95       	dec	r25
    3b8e:	e1 f7       	brne	.-8      	; 0x3b88 <nrk_add_to_readyQ+0xb2>
    3b90:	c2 0f       	add	r28, r18
    3b92:	d3 1f       	adc	r29, r19
    3b94:	c6 5d       	subi	r28, 0xD6	; 214
    3b96:	d9 4f       	sbci	r29, 0xF9	; 249
    3b98:	2a 85       	ldd	r18, Y+10	; 0x0a
    3b9a:	eb 01       	movw	r28, r22
    3b9c:	98 81       	ld	r25, Y
    3b9e:	29 17       	cp	r18, r25
    3ba0:	48 f0       	brcs	.+18     	; 0x3bb4 <nrk_add_to_readyQ+0xde>
				nrk_task_TCB[task_ID].task_prio)
				break; 
#endif    
			NextNode = NextNode->Next;
    3ba2:	13 96       	adiw	r26, 0x03	; 3
    3ba4:	0d 90       	ld	r0, X+
    3ba6:	bc 91       	ld	r27, X
    3ba8:	a0 2d       	mov	r26, r0
	CurNode = _free_node;

	if (_head_node != NULL)
	{

		while (NextNode != NULL)
    3baa:	10 97       	sbiw	r26, 0x00	; 0
    3bac:	21 f6       	brne	.-120    	; 0x3b36 <nrk_add_to_readyQ+0x60>
    3bae:	02 c0       	rjmp	.+4      	; 0x3bb4 <nrk_add_to_readyQ+0xde>


	NextNode = _head_node;
	CurNode = _free_node;

	if (_head_node != NULL)
    3bb0:	a0 e0       	ldi	r26, 0x00	; 0
    3bb2:	b0 e0       	ldi	r27, 0x00	; 0
		// Issues - 1 comes, becomes 2', 1 more comes (2' 1) then 2 comes where should it be placed ?
		// 2' 2  1 or 2 2' 1 in ready q , what happens after 2'->1, what if 2'->2
		//printf("Im out of the while loop.\n");
	}

	CurNode->task_ID = task_ID;
    3bb4:	80 83       	st	Z, r24
	_free_node = _free_node->Next;
    3bb6:	c3 81       	ldd	r28, Z+3	; 0x03
    3bb8:	d4 81       	ldd	r29, Z+4	; 0x04
    3bba:	d0 93 29 06 	sts	0x0629, r29
    3bbe:	c0 93 28 06 	sts	0x0628, r28


	if (NextNode == _head_node)
    3bc2:	a4 17       	cp	r26, r20
    3bc4:	b5 07       	cpc	r27, r21
    3bc6:	b1 f4       	brne	.+44     	; 0x3bf4 <nrk_add_to_readyQ+0x11e>
	{
		//at start
		if (_head_node != NULL)
    3bc8:	10 97       	sbiw	r26, 0x00	; 0
    3bca:	49 f0       	breq	.+18     	; 0x3bde <nrk_add_to_readyQ+0x108>
		{
			CurNode->Next = _head_node;
    3bcc:	b4 83       	std	Z+4, r27	; 0x04
    3bce:	a3 83       	std	Z+3, r26	; 0x03
			CurNode->Prev = NULL;
    3bd0:	12 82       	std	Z+2, r1	; 0x02
    3bd2:	11 82       	std	Z+1, r1	; 0x01
			_head_node->Prev = CurNode;
    3bd4:	12 96       	adiw	r26, 0x02	; 2
    3bd6:	fc 93       	st	X, r31
    3bd8:	ee 93       	st	-X, r30
    3bda:	11 97       	sbiw	r26, 0x01	; 1
    3bdc:	06 c0       	rjmp	.+12     	; 0x3bea <nrk_add_to_readyQ+0x114>
		}
		else
		{
			CurNode->Next = NULL;
    3bde:	14 82       	std	Z+4, r1	; 0x04
    3be0:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = NULL;
    3be2:	12 82       	std	Z+2, r1	; 0x02
    3be4:	11 82       	std	Z+1, r1	; 0x01
			_free_node->Prev = CurNode;
    3be6:	fa 83       	std	Y+2, r31	; 0x02
    3be8:	e9 83       	std	Y+1, r30	; 0x01
		}
		_head_node = CurNode;
    3bea:	f0 93 e8 06 	sts	0x06E8, r31
    3bee:	e0 93 e7 06 	sts	0x06E7, r30
    3bf2:	1a c0       	rjmp	.+52     	; 0x3c28 <nrk_add_to_readyQ+0x152>
    3bf4:	11 96       	adiw	r26, 0x01	; 1
    3bf6:	8d 91       	ld	r24, X+
    3bf8:	9c 91       	ld	r25, X
    3bfa:	12 97       	sbiw	r26, 0x02	; 2
		//	printf("Fucking head node period: %d\n", &nrk_task_TCB[_head_node->task_ID].next_period);
	}
	else
	{
		if (NextNode != _free_node)
    3bfc:	ac 17       	cp	r26, r28
    3bfe:	bd 07       	cpc	r27, r29
    3c00:	59 f0       	breq	.+22     	; 0x3c18 <nrk_add_to_readyQ+0x142>
		{
			// Insert  in middle

			CurNode->Prev = NextNode->Prev;
    3c02:	92 83       	std	Z+2, r25	; 0x02
    3c04:	81 83       	std	Z+1, r24	; 0x01
			CurNode->Next = NextNode;
    3c06:	b4 83       	std	Z+4, r27	; 0x04
    3c08:	a3 83       	std	Z+3, r26	; 0x03
			(NextNode->Prev)->Next = CurNode;
    3c0a:	11 96       	adiw	r26, 0x01	; 1
    3c0c:	cd 91       	ld	r28, X+
    3c0e:	dc 91       	ld	r29, X
    3c10:	12 97       	sbiw	r26, 0x02	; 2
    3c12:	fc 83       	std	Y+4, r31	; 0x04
    3c14:	eb 83       	std	Y+3, r30	; 0x03
    3c16:	04 c0       	rjmp	.+8      	; 0x3c20 <nrk_add_to_readyQ+0x14a>
			NextNode->Prev = CurNode;
		}
		else
		{
			//insert at end
			CurNode->Next = NULL;
    3c18:	14 82       	std	Z+4, r1	; 0x04
    3c1a:	13 82       	std	Z+3, r1	; 0x03
			CurNode->Prev = _free_node->Prev;
    3c1c:	92 83       	std	Z+2, r25	; 0x02
    3c1e:	81 83       	std	Z+1, r24	; 0x01
			_free_node->Prev = CurNode;
    3c20:	12 96       	adiw	r26, 0x02	; 2
    3c22:	fc 93       	st	X, r31
    3c24:	ee 93       	st	-X, r30
    3c26:	11 97       	sbiw	r26, 0x01	; 1

	}
	//nrk_print_readyQ();
	//printf("Im out of the method\n");

}
    3c28:	df 91       	pop	r29
    3c2a:	cf 91       	pop	r28
    3c2c:	1f 91       	pop	r17
    3c2e:	0f 91       	pop	r16
    3c30:	ff 90       	pop	r15
    3c32:	ef 90       	pop	r14
    3c34:	df 90       	pop	r13
    3c36:	08 95       	ret

00003c38 <nrk_rem_from_readyQ>:


void nrk_rem_from_readyQ (int8_t task_ID)
{
    3c38:	cf 93       	push	r28
    3c3a:	df 93       	push	r29
	}
	*/

	//      printf("nrk_rem_from_readyQ_nrk_queue %d\n",task_ID);

	if (_head_node == NULL)
    3c3c:	e0 91 e7 06 	lds	r30, 0x06E7
    3c40:	f0 91 e8 06 	lds	r31, 0x06E8
    3c44:	30 97       	sbiw	r30, 0x00	; 0
    3c46:	09 f4       	brne	.+2      	; 0x3c4a <nrk_rem_from_readyQ+0x12>
    3c48:	44 c0       	rjmp	.+136    	; 0x3cd2 <nrk_rem_from_readyQ+0x9a>
		return;

	CurNode = _head_node;

	if (_head_node->task_ID == task_ID)
    3c4a:	99 27       	eor	r25, r25
    3c4c:	87 fd       	sbrc	r24, 7
    3c4e:	90 95       	com	r25
    3c50:	20 81       	ld	r18, Z
    3c52:	30 e0       	ldi	r19, 0x00	; 0
    3c54:	28 17       	cp	r18, r24
    3c56:	39 07       	cpc	r19, r25
    3c58:	81 f4       	brne	.+32     	; 0x3c7a <nrk_rem_from_readyQ+0x42>
	{
		//REmove from start
		_head_node = _head_node->Next;
    3c5a:	a3 81       	ldd	r26, Z+3	; 0x03
    3c5c:	b4 81       	ldd	r27, Z+4	; 0x04
    3c5e:	b0 93 e8 06 	sts	0x06E8, r27
    3c62:	a0 93 e7 06 	sts	0x06E7, r26
		_head_node->Prev = NULL;
    3c66:	12 96       	adiw	r26, 0x02	; 2
    3c68:	1c 92       	st	X, r1
    3c6a:	1e 92       	st	-X, r1
    3c6c:	11 97       	sbiw	r26, 0x01	; 1
    3c6e:	18 c0       	rjmp	.+48     	; 0x3ca0 <nrk_rem_from_readyQ+0x68>
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
			CurNode = CurNode->Next;
    3c70:	03 80       	ldd	r0, Z+3	; 0x03
    3c72:	f4 81       	ldd	r31, Z+4	; 0x04
    3c74:	e0 2d       	mov	r30, r0
		_head_node = _head_node->Next;
		_head_node->Prev = NULL;
	}
	else
	{
		while ((CurNode != NULL) && (CurNode->task_ID != task_ID))
    3c76:	30 97       	sbiw	r30, 0x00	; 0
    3c78:	61 f1       	breq	.+88     	; 0x3cd2 <nrk_rem_from_readyQ+0x9a>
    3c7a:	20 81       	ld	r18, Z
    3c7c:	30 e0       	ldi	r19, 0x00	; 0
    3c7e:	28 17       	cp	r18, r24
    3c80:	39 07       	cpc	r19, r25
    3c82:	b1 f7       	brne	.-20     	; 0x3c70 <nrk_rem_from_readyQ+0x38>
			CurNode = CurNode->Next;
		if (CurNode == NULL)
			return;


		(CurNode->Prev)->Next = CurNode->Next;      //Both for middle and end
    3c84:	c1 81       	ldd	r28, Z+1	; 0x01
    3c86:	d2 81       	ldd	r29, Z+2	; 0x02
    3c88:	83 81       	ldd	r24, Z+3	; 0x03
    3c8a:	94 81       	ldd	r25, Z+4	; 0x04
    3c8c:	9c 83       	std	Y+4, r25	; 0x04
    3c8e:	8b 83       	std	Y+3, r24	; 0x03
		if (CurNode->Next != NULL)
    3c90:	a3 81       	ldd	r26, Z+3	; 0x03
    3c92:	b4 81       	ldd	r27, Z+4	; 0x04
    3c94:	10 97       	sbiw	r26, 0x00	; 0
    3c96:	21 f0       	breq	.+8      	; 0x3ca0 <nrk_rem_from_readyQ+0x68>
			(CurNode->Next)->Prev = CurNode->Prev;    // Only for middle
    3c98:	12 96       	adiw	r26, 0x02	; 2
    3c9a:	dc 93       	st	X, r29
    3c9c:	ce 93       	st	-X, r28
    3c9e:	11 97       	sbiw	r26, 0x01	; 1
	}



	// Add to free list
	if (_free_node == NULL)
    3ca0:	a0 91 28 06 	lds	r26, 0x0628
    3ca4:	b0 91 29 06 	lds	r27, 0x0629
    3ca8:	10 97       	sbiw	r26, 0x00	; 0
    3caa:	39 f4       	brne	.+14     	; 0x3cba <nrk_rem_from_readyQ+0x82>
	{
		_free_node = CurNode;
    3cac:	f0 93 29 06 	sts	0x0629, r31
    3cb0:	e0 93 28 06 	sts	0x0628, r30
		_free_node->Next = NULL;
    3cb4:	14 82       	std	Z+4, r1	; 0x04
    3cb6:	13 82       	std	Z+3, r1	; 0x03
    3cb8:	0a c0       	rjmp	.+20     	; 0x3cce <nrk_rem_from_readyQ+0x96>
	}
	else
	{
		CurNode->Next = _free_node;
    3cba:	b4 83       	std	Z+4, r27	; 0x04
    3cbc:	a3 83       	std	Z+3, r26	; 0x03
		_free_node->Prev = CurNode;
    3cbe:	12 96       	adiw	r26, 0x02	; 2
    3cc0:	fc 93       	st	X, r31
    3cc2:	ee 93       	st	-X, r30
    3cc4:	11 97       	sbiw	r26, 0x01	; 1
		_free_node = CurNode;
    3cc6:	f0 93 29 06 	sts	0x0629, r31
    3cca:	e0 93 28 06 	sts	0x0628, r30
	}
	_free_node->Prev = NULL;
    3cce:	12 82       	std	Z+2, r1	; 0x02
    3cd0:	11 82       	std	Z+1, r1	; 0x01
}
    3cd2:	df 91       	pop	r29
    3cd4:	cf 91       	pop	r28
    3cd6:	08 95       	ret

00003cd8 <nrk_activate_task>:




nrk_status_t nrk_activate_task (nrk_task_type * Task)
{
    3cd8:	ef 92       	push	r14
    3cda:	ff 92       	push	r15
    3cdc:	0f 93       	push	r16
    3cde:	1f 93       	push	r17
    3ce0:	cf 93       	push	r28
    3ce2:	df 93       	push	r29
    3ce4:	ec 01       	movw	r28, r24
	uint8_t rtype;
	void *topOfStackPtr;

	topOfStackPtr =
    3ce6:	69 81       	ldd	r22, Y+1	; 0x01
    3ce8:	7a 81       	ldd	r23, Y+2	; 0x02
    3cea:	4b 81       	ldd	r20, Y+3	; 0x03
    3cec:	5c 81       	ldd	r21, Y+4	; 0x04
    3cee:	8d 81       	ldd	r24, Y+5	; 0x05
    3cf0:	9e 81       	ldd	r25, Y+6	; 0x06
    3cf2:	0e 94 e8 27 	call	0x4fd0	; 0x4fd0 <nrk_task_stk_init>
    3cf6:	bc 01       	movw	r22, r24
		(void *) nrk_task_stk_init (Task->task, Task->Ptos, Task->Pbos);

	//printf("activate %d\n",(int)Task.task_ID);
	if (Task->FirstActivation == TRUE)
    3cf8:	8f 81       	ldd	r24, Y+7	; 0x07
    3cfa:	88 23       	and	r24, r24
    3cfc:	69 f0       	breq	.+26     	; 0x3d18 <nrk_activate_task+0x40>
	{
		rtype = nrk_TCB_init (Task, topOfStackPtr, Task->Pbos, 0, (void *) 0, 0);
    3cfe:	4b 81       	ldd	r20, Y+3	; 0x03
    3d00:	5c 81       	ldd	r21, Y+4	; 0x04
    3d02:	ce 01       	movw	r24, r28
    3d04:	20 e0       	ldi	r18, 0x00	; 0
    3d06:	30 e0       	ldi	r19, 0x00	; 0
    3d08:	00 e0       	ldi	r16, 0x00	; 0
    3d0a:	10 e0       	ldi	r17, 0x00	; 0
    3d0c:	ee 24       	eor	r14, r14
    3d0e:	ff 24       	eor	r15, r15
    3d10:	0e 94 b4 15 	call	0x2b68	; 0x2b68 <nrk_TCB_init>
		Task->FirstActivation = FALSE;
    3d14:	1f 82       	std	Y+7, r1	; 0x07
    3d16:	13 c0       	rjmp	.+38     	; 0x3d3e <nrk_activate_task+0x66>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
    3d18:	88 81       	ld	r24, Y
    3d1a:	99 27       	eor	r25, r25
    3d1c:	87 fd       	sbrc	r24, 7
    3d1e:	90 95       	com	r25
    3d20:	fc 01       	movw	r30, r24
    3d22:	25 e0       	ldi	r18, 0x05	; 5
    3d24:	ee 0f       	add	r30, r30
    3d26:	ff 1f       	adc	r31, r31
    3d28:	2a 95       	dec	r18
    3d2a:	e1 f7       	brne	.-8      	; 0x3d24 <nrk_activate_task+0x4c>
    3d2c:	e8 0f       	add	r30, r24
    3d2e:	f9 1f       	adc	r31, r25
    3d30:	e6 5d       	subi	r30, 0xD6	; 214
    3d32:	f9 4f       	sbci	r31, 0xF9	; 249
    3d34:	81 85       	ldd	r24, Z+9	; 0x09
    3d36:	83 30       	cpi	r24, 0x03	; 3
    3d38:	d1 f4       	brne	.+52     	; 0x3d6e <nrk_activate_task+0x96>
			return NRK_ERROR;
		//Re-init some parts of TCB

		nrk_task_TCB[Task->task_ID].OSTaskStkPtr = (NRK_STK *) topOfStackPtr;
    3d3a:	71 83       	std	Z+1, r23	; 0x01
    3d3c:	60 83       	st	Z, r22
	// If Idle Task then Add to ready Q
	//if(Task->task_ID==0) nrk_add_to_readyQ(Task->task_ID);
	//nrk_add_to_readyQ(Task->task_ID);
	//printf( "task %d nw %d \r\n",Task->task_ID,nrk_task_TCB[Task->task_ID].next_wakeup);
	//printf( "task %d nw %d \r\n",Task->task_ID,Task->offset.secs);
	if (nrk_task_TCB[Task->task_ID].next_wakeup == 0)
    3d3e:	88 81       	ld	r24, Y
    3d40:	99 27       	eor	r25, r25
    3d42:	87 fd       	sbrc	r24, 7
    3d44:	90 95       	com	r25
    3d46:	fc 01       	movw	r30, r24
    3d48:	05 e0       	ldi	r16, 0x05	; 5
    3d4a:	ee 0f       	add	r30, r30
    3d4c:	ff 1f       	adc	r31, r31
    3d4e:	0a 95       	dec	r16
    3d50:	e1 f7       	brne	.-8      	; 0x3d4a <nrk_activate_task+0x72>
    3d52:	e8 0f       	add	r30, r24
    3d54:	f9 1f       	adc	r31, r25
    3d56:	e6 5d       	subi	r30, 0xD6	; 214
    3d58:	f9 4f       	sbci	r31, 0xF9	; 249
    3d5a:	85 89       	ldd	r24, Z+21	; 0x15
    3d5c:	96 89       	ldd	r25, Z+22	; 0x16
    3d5e:	00 97       	sbiw	r24, 0x00	; 0
    3d60:	41 f4       	brne	.+16     	; 0x3d72 <nrk_activate_task+0x9a>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
    3d62:	82 e0       	ldi	r24, 0x02	; 2
    3d64:	81 87       	std	Z+9, r24	; 0x09
		nrk_add_to_readyQ (Task->task_ID);
    3d66:	88 81       	ld	r24, Y
    3d68:	0e 94 6b 1d 	call	0x3ad6	; 0x3ad6 <nrk_add_to_readyQ>
    3d6c:	02 c0       	rjmp	.+4      	; 0x3d72 <nrk_activate_task+0x9a>

	}
	else
	{
		if (nrk_task_TCB[Task->task_ID].task_state != SUSPENDED)
			return NRK_ERROR;
    3d6e:	8f ef       	ldi	r24, 0xFF	; 255
    3d70:	01 c0       	rjmp	.+2      	; 0x3d74 <nrk_activate_task+0x9c>
	{
		nrk_task_TCB[Task->task_ID].task_state = READY;
		nrk_add_to_readyQ (Task->task_ID);
	}

	return NRK_OK;
    3d72:	81 e0       	ldi	r24, 0x01	; 1
}
    3d74:	df 91       	pop	r29
    3d76:	cf 91       	pop	r28
    3d78:	1f 91       	pop	r17
    3d7a:	0f 91       	pop	r16
    3d7c:	ff 90       	pop	r15
    3d7e:	ef 90       	pop	r14
    3d80:	08 95       	ret

00003d82 <nrk_set_next_wakeup>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_set_next_wakeup (nrk_time_t t)
{
    3d82:	1f 93       	push	r17
    3d84:	df 93       	push	r29
    3d86:	cf 93       	push	r28
    3d88:	cd b7       	in	r28, 0x3d	; 61
    3d8a:	de b7       	in	r29, 0x3e	; 62
    3d8c:	28 97       	sbiw	r28, 0x08	; 8
    3d8e:	0f b6       	in	r0, 0x3f	; 63
    3d90:	f8 94       	cli
    3d92:	de bf       	out	0x3e, r29	; 62
    3d94:	0f be       	out	0x3f, r0	; 63
    3d96:	cd bf       	out	0x3d, r28	; 61
    3d98:	29 83       	std	Y+1, r18	; 0x01
    3d9a:	3a 83       	std	Y+2, r19	; 0x02
    3d9c:	4b 83       	std	Y+3, r20	; 0x03
    3d9e:	5c 83       	std	Y+4, r21	; 0x04
    3da0:	6d 83       	std	Y+5, r22	; 0x05
    3da2:	7e 83       	std	Y+6, r23	; 0x06
    3da4:	8f 83       	std	Y+7, r24	; 0x07
    3da6:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;
	nrk_int_disable ();
    3da8:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	timer = _nrk_os_timer_get ();
    3dac:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    3db0:	18 2f       	mov	r17, r24
	nw = _nrk_time_to_ticks (&t);
    3db2:	ce 01       	movw	r24, r28
    3db4:	01 96       	adiw	r24, 0x01	; 1
    3db6:	0e 94 35 22 	call	0x446a	; 0x446a <_nrk_time_to_ticks>
    3dba:	9c 01       	movw	r18, r24
	if (nw <= TIME_PAD)
    3dbc:	83 30       	cpi	r24, 0x03	; 3
    3dbe:	91 05       	cpc	r25, r1
    3dc0:	60 f0       	brcs	.+24     	; 0x3dda <nrk_set_next_wakeup+0x58>
		return NRK_ERROR;
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3dc2:	e0 91 f2 06 	lds	r30, 0x06F2
    3dc6:	f0 91 f3 06 	lds	r31, 0x06F3
    3dca:	21 0f       	add	r18, r17
    3dcc:	31 1d       	adc	r19, r1
    3dce:	36 8b       	std	Z+22, r19	; 0x16
    3dd0:	25 8b       	std	Z+21, r18	; 0x15
	_nrk_prev_timer_val=timer;
	_nrk_set_next_wakeup(timer);
	}
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();
    3dd2:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

	return NRK_OK;
    3dd6:	81 e0       	ldi	r24, 0x01	; 1
    3dd8:	01 c0       	rjmp	.+2      	; 0x3ddc <nrk_set_next_wakeup+0x5a>
	uint16_t nw;
	nrk_int_disable ();
	timer = _nrk_os_timer_get ();
	nw = _nrk_time_to_ticks (&t);
	if (nw <= TIME_PAD)
		return NRK_ERROR;
    3dda:	8f ef       	ldi	r24, 0xFF	; 255
	*/
	//      nrk_cur_task_TCB->nw_flag=1;
	nrk_int_enable ();

	return NRK_OK;
}
    3ddc:	28 96       	adiw	r28, 0x08	; 8
    3dde:	0f b6       	in	r0, 0x3f	; 63
    3de0:	f8 94       	cli
    3de2:	de bf       	out	0x3e, r29	; 62
    3de4:	0f be       	out	0x3f, r0	; 63
    3de6:	cd bf       	out	0x3d, r28	; 61
    3de8:	cf 91       	pop	r28
    3dea:	df 91       	pop	r29
    3dec:	1f 91       	pop	r17
    3dee:	08 95       	ret

00003df0 <_nrk_wait_for_scheduler>:
{

	//TIMSK = BM (OCIE1A);
	do
	{
		nrk_idle ();                // wait for the interrupt to tick... // pdiener: halt CPU here until any interrupt triggers
    3df0:	0e 94 dd 27 	call	0x4fba	; 0x4fba <nrk_idle>
	}
	while ((volatile uint8_t) nrk_cur_task_TCB->suspend_flag == 1); // pdiener: make shure that was the right interrupt
    3df4:	e0 91 f2 06 	lds	r30, 0x06F2
    3df8:	f0 91 f3 06 	lds	r31, 0x06F3
    3dfc:	85 81       	ldd	r24, Z+5	; 0x05
    3dfe:	88 23       	and	r24, r24
    3e00:	b9 f7       	brne	.-18     	; 0x3df0 <_nrk_wait_for_scheduler>

	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}
    3e02:	08 95       	ret

00003e04 <nrk_wait>:
		return NRK_OK;
}


int8_t nrk_wait (nrk_time_t t)
{
    3e04:	ff 92       	push	r15
    3e06:	0f 93       	push	r16
    3e08:	1f 93       	push	r17
    3e0a:	df 93       	push	r29
    3e0c:	cf 93       	push	r28
    3e0e:	cd b7       	in	r28, 0x3d	; 61
    3e10:	de b7       	in	r29, 0x3e	; 62
    3e12:	28 97       	sbiw	r28, 0x08	; 8
    3e14:	0f b6       	in	r0, 0x3f	; 63
    3e16:	f8 94       	cli
    3e18:	de bf       	out	0x3e, r29	; 62
    3e1a:	0f be       	out	0x3f, r0	; 63
    3e1c:	cd bf       	out	0x3d, r28	; 61
    3e1e:	29 83       	std	Y+1, r18	; 0x01
    3e20:	3a 83       	std	Y+2, r19	; 0x02
    3e22:	4b 83       	std	Y+3, r20	; 0x03
    3e24:	5c 83       	std	Y+4, r21	; 0x04
    3e26:	6d 83       	std	Y+5, r22	; 0x05
    3e28:	7e 83       	std	Y+6, r23	; 0x06
    3e2a:	8f 83       	std	Y+7, r24	; 0x07
    3e2c:	98 87       	std	Y+8, r25	; 0x08
	uint8_t timer;
	uint16_t nw;

	nrk_stack_check ();
    3e2e:	0e 94 9c 19 	call	0x3338	; 0x3338 <nrk_stack_check>

	nrk_int_disable ();
    3e32:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3e36:	e0 91 f2 06 	lds	r30, 0x06F2
    3e3a:	f0 91 f3 06 	lds	r31, 0x06F3
    3e3e:	81 e0       	ldi	r24, 0x01	; 1
    3e40:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = 1;
    3e42:	81 e0       	ldi	r24, 0x01	; 1
    3e44:	90 e0       	ldi	r25, 0x00	; 0
    3e46:	90 a3       	std	Z+32, r25	; 0x20
    3e48:	87 8f       	std	Z+31, r24	; 0x1f
	timer = _nrk_os_timer_get ();
    3e4a:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    3e4e:	f8 2e       	mov	r15, r24

	//printf( "t1 %lu %lu\n",t.secs, t.nano_secs/NANOS_PER_MS);

	nw = _nrk_time_to_ticks (&t);
    3e50:	ce 01       	movw	r24, r28
    3e52:	01 96       	adiw	r24, 0x01	; 1
    3e54:	0e 94 35 22 	call	0x446a	; 0x446a <_nrk_time_to_ticks>
	// printf( "t2 %u %u\r\n",timer, nw);
	nrk_cur_task_TCB->next_wakeup = nw + timer;
    3e58:	e0 91 f2 06 	lds	r30, 0x06F2
    3e5c:	f0 91 f3 06 	lds	r31, 0x06F3
    3e60:	0f 2d       	mov	r16, r15
    3e62:	10 e0       	ldi	r17, 0x00	; 0
    3e64:	98 01       	movw	r18, r16
    3e66:	28 0f       	add	r18, r24
    3e68:	39 1f       	adc	r19, r25
    3e6a:	36 8b       	std	Z+22, r19	; 0x16
    3e6c:	25 8b       	std	Z+21, r18	; 0x15
	//printf( "wu %u\n",nrk_cur_task_TCB->next_wakeup );
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    3e6e:	8f 2d       	mov	r24, r15
    3e70:	88 3f       	cpi	r24, 0xF8	; 248
    3e72:	78 f4       	brcc	.+30     	; 0x3e92 <nrk_wait+0x8e>
	{
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3e74:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    3e78:	0f 5f       	subi	r16, 0xFF	; 255
    3e7a:	1f 4f       	sbci	r17, 0xFF	; 255
    3e7c:	28 2f       	mov	r18, r24
    3e7e:	30 e0       	ldi	r19, 0x00	; 0
    3e80:	02 17       	cp	r16, r18
    3e82:	13 07       	cpc	r17, r19
    3e84:	34 f4       	brge	.+12     	; 0x3e92 <nrk_wait+0x8e>
		{
			timer += TIME_PAD;
    3e86:	8f 2d       	mov	r24, r15
    3e88:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3e8a:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3e8e:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}
	}
	nrk_int_enable ();
    3e92:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

	_nrk_wait_for_scheduler ();
    3e96:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
	return NRK_OK;
}
    3e9a:	81 e0       	ldi	r24, 0x01	; 1
    3e9c:	28 96       	adiw	r28, 0x08	; 8
    3e9e:	0f b6       	in	r0, 0x3f	; 63
    3ea0:	f8 94       	cli
    3ea2:	de bf       	out	0x3e, r29	; 62
    3ea4:	0f be       	out	0x3f, r0	; 63
    3ea6:	cd bf       	out	0x3d, r28	; 61
    3ea8:	cf 91       	pop	r28
    3eaa:	df 91       	pop	r29
    3eac:	1f 91       	pop	r17
    3eae:	0f 91       	pop	r16
    3eb0:	ff 90       	pop	r15
    3eb2:	08 95       	ret

00003eb4 <nrk_wait_until_nw>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_nw ()
{
    3eb4:	1f 93       	push	r17
	uint8_t timer;
	nrk_int_disable ();
    3eb6:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3eba:	e0 91 f2 06 	lds	r30, 0x06F2
    3ebe:	f0 91 f3 06 	lds	r31, 0x06F3
    3ec2:	81 e0       	ldi	r24, 0x01	; 1
    3ec4:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->nw_flag = 1;
    3ec6:	86 83       	std	Z+6, r24	; 0x06
	timer = _nrk_os_timer_get ();
    3ec8:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    3ecc:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3ece:	88 3f       	cpi	r24, 0xF8	; 248
    3ed0:	88 f4       	brcc	.+34     	; 0x3ef4 <nrk_wait_until_nw+0x40>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3ed2:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    3ed6:	21 2f       	mov	r18, r17
    3ed8:	30 e0       	ldi	r19, 0x00	; 0
    3eda:	2f 5f       	subi	r18, 0xFF	; 255
    3edc:	3f 4f       	sbci	r19, 0xFF	; 255
    3ede:	48 2f       	mov	r20, r24
    3ee0:	50 e0       	ldi	r21, 0x00	; 0
    3ee2:	24 17       	cp	r18, r20
    3ee4:	35 07       	cpc	r19, r21
    3ee6:	34 f4       	brge	.+12     	; 0x3ef4 <nrk_wait_until_nw+0x40>
		{
			timer += TIME_PAD;
    3ee8:	81 2f       	mov	r24, r17
    3eea:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3eec:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3ef0:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3ef4:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3ef8:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3efc:	81 e0       	ldi	r24, 0x01	; 1
    3efe:	1f 91       	pop	r17
    3f00:	08 95       	ret

00003f02 <nrk_wait_until_ticks>:
* taking into account any task processing time.
*
*/

int8_t nrk_wait_until_ticks (uint16_t ticks)
{
    3f02:	1f 93       	push	r17
    3f04:	cf 93       	push	r28
    3f06:	df 93       	push	r29
    3f08:	ec 01       	movw	r28, r24
	uint8_t timer;
	nrk_int_disable ();
    3f0a:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3f0e:	e0 91 f2 06 	lds	r30, 0x06F2
    3f12:	f0 91 f3 06 	lds	r31, 0x06F3
    3f16:	81 e0       	ldi	r24, 0x01	; 1
    3f18:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->next_wakeup = ticks;
    3f1a:	d6 8b       	std	Z+22, r29	; 0x16
    3f1c:	c5 8b       	std	Z+21, r28	; 0x15
	// printf( "t %u\r\n",ticks );
	timer = _nrk_os_timer_get ();
    3f1e:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    3f22:	18 2f       	mov	r17, r24

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3f24:	88 3f       	cpi	r24, 0xF8	; 248
    3f26:	88 f4       	brcc	.+34     	; 0x3f4a <nrk_wait_until_ticks+0x48>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f28:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    3f2c:	21 2f       	mov	r18, r17
    3f2e:	30 e0       	ldi	r19, 0x00	; 0
    3f30:	2f 5f       	subi	r18, 0xFF	; 255
    3f32:	3f 4f       	sbci	r19, 0xFF	; 255
    3f34:	48 2f       	mov	r20, r24
    3f36:	50 e0       	ldi	r21, 0x00	; 0
    3f38:	24 17       	cp	r18, r20
    3f3a:	35 07       	cpc	r19, r21
    3f3c:	34 f4       	brge	.+12     	; 0x3f4a <nrk_wait_until_ticks+0x48>
		{
			timer += TIME_PAD;
    3f3e:	81 2f       	mov	r24, r17
    3f40:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3f42:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3f46:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3f4a:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3f4e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3f52:	81 e0       	ldi	r24, 0x01	; 1
    3f54:	df 91       	pop	r29
    3f56:	cf 91       	pop	r28
    3f58:	1f 91       	pop	r17
    3f5a:	08 95       	ret

00003f5c <nrk_wait_ticks>:
* timer ticks after the curret OS tick timer.
*
*/

int8_t nrk_wait_ticks (uint16_t ticks)
{
    3f5c:	ef 92       	push	r14
    3f5e:	ff 92       	push	r15
    3f60:	0f 93       	push	r16
    3f62:	1f 93       	push	r17
    3f64:	df 93       	push	r29
    3f66:	cf 93       	push	r28
    3f68:	0f 92       	push	r0
    3f6a:	cd b7       	in	r28, 0x3d	; 61
    3f6c:	de b7       	in	r29, 0x3e	; 62
    3f6e:	8c 01       	movw	r16, r24
	uint8_t timer;
	nrk_int_disable ();
    3f70:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3f74:	e0 91 f2 06 	lds	r30, 0x06F2
    3f78:	f0 91 f3 06 	lds	r31, 0x06F3
    3f7c:	81 e0       	ldi	r24, 0x01	; 1
    3f7e:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    3f80:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
	nrk_cur_task_TCB->next_wakeup = ticks + timer;
    3f84:	e0 91 f2 06 	lds	r30, 0x06F2
    3f88:	f0 91 f3 06 	lds	r31, 0x06F3
    3f8c:	e8 2e       	mov	r14, r24
    3f8e:	ff 24       	eor	r15, r15
    3f90:	0e 0d       	add	r16, r14
    3f92:	1f 1d       	adc	r17, r15
    3f94:	16 8b       	std	Z+22, r17	; 0x16
    3f96:	05 8b       	std	Z+21, r16	; 0x15

	if (timer < MAX_SCHED_WAKEUP_TIME - TIME_PAD)
    3f98:	88 3f       	cpi	r24, 0xF8	; 248
    3f9a:	90 f4       	brcc	.+36     	; 0x3fc0 <nrk_wait_ticks+0x64>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    3f9c:	89 83       	std	Y+1, r24	; 0x01
    3f9e:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    3fa2:	08 94       	sec
    3fa4:	e1 1c       	adc	r14, r1
    3fa6:	f1 1c       	adc	r15, r1
    3fa8:	28 2f       	mov	r18, r24
    3faa:	30 e0       	ldi	r19, 0x00	; 0
    3fac:	99 81       	ldd	r25, Y+1	; 0x01
    3fae:	e2 16       	cp	r14, r18
    3fb0:	f3 06       	cpc	r15, r19
    3fb2:	34 f4       	brge	.+12     	; 0x3fc0 <nrk_wait_ticks+0x64>
		{
			timer += TIME_PAD;
    3fb4:	89 2f       	mov	r24, r25
    3fb6:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    3fb8:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);
    3fbc:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}
		//else nrk_cur_task_TCB->next_wakeup=ticks+1;
		nrk_int_enable ();
    3fc0:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
		//while(nrk_cur_task_TCB->suspend_flag==1);
		_nrk_wait_for_scheduler ();
    3fc4:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    3fc8:	81 e0       	ldi	r24, 0x01	; 1
    3fca:	0f 90       	pop	r0
    3fcc:	cf 91       	pop	r28
    3fce:	df 91       	pop	r29
    3fd0:	1f 91       	pop	r17
    3fd2:	0f 91       	pop	r16
    3fd4:	ff 90       	pop	r15
    3fd6:	ef 90       	pop	r14
    3fd8:	08 95       	ret

00003fda <nrk_wait_until_next_n_periods>:
		_nrk_wait_for_scheduler ();
		return NRK_OK;
}

int8_t nrk_wait_until_next_n_periods (uint16_t p)
{
    3fda:	1f 93       	push	r17
    3fdc:	cf 93       	push	r28
    3fde:	df 93       	push	r29
    3fe0:	ec 01       	movw	r28, r24
	uint8_t timer;

	nrk_stack_check ();
    3fe2:	0e 94 9c 19 	call	0x3338	; 0x3338 <nrk_stack_check>

	if (p == 0)
    3fe6:	20 97       	sbiw	r28, 0x00	; 0
    3fe8:	11 f4       	brne	.+4      	; 0x3fee <nrk_wait_until_next_n_periods+0x14>
		p = 1;
    3fea:	c1 e0       	ldi	r28, 0x01	; 1
    3fec:	d0 e0       	ldi	r29, 0x00	; 0
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    3fee:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->suspend_flag = 1;
    3ff2:	e0 91 f2 06 	lds	r30, 0x06F2
    3ff6:	f0 91 f3 06 	lds	r31, 0x06F3
    3ffa:	81 e0       	ldi	r24, 0x01	; 1
    3ffc:	85 83       	std	Z+5, r24	; 0x05
	nrk_cur_task_TCB->num_periods = p;
    3ffe:	d0 a3       	std	Z+32, r29	; 0x20
    4000:	c7 8f       	std	Z+31, r28	; 0x1f
	timer = _nrk_os_timer_get ();
    4002:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    4006:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	// +2 allows for potential time conflict resolution
	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))       // 254 8bit overflow point - 2
    4008:	88 3f       	cpi	r24, 0xF8	; 248
    400a:	88 f4       	brcc	.+34     	; 0x402e <nrk_wait_until_next_n_periods+0x54>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    400c:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    4010:	21 2f       	mov	r18, r17
    4012:	30 e0       	ldi	r19, 0x00	; 0
    4014:	2f 5f       	subi	r18, 0xFF	; 255
    4016:	3f 4f       	sbci	r19, 0xFF	; 255
    4018:	48 2f       	mov	r20, r24
    401a:	50 e0       	ldi	r21, 0x00	; 0
    401c:	24 17       	cp	r18, r20
    401e:	35 07       	cpc	r19, r21
    4020:	34 f4       	brge	.+12     	; 0x402e <nrk_wait_until_next_n_periods+0x54>
		{
			timer += TIME_PAD;
    4022:	81 2f       	mov	r24, r17
    4024:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;
    4026:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    402a:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    402e:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    4032:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    4036:	81 e0       	ldi	r24, 0x01	; 1
    4038:	df 91       	pop	r29
    403a:	cf 91       	pop	r28
    403c:	1f 91       	pop	r17
    403e:	08 95       	ret

00004040 <nrk_wait_until_next_period>:
	nrk_wait_until_next_period ();
	return NRK_OK;
}

int8_t nrk_wait_until_next_period ()
{
    4040:	1f 93       	push	r17
	uint8_t timer;

	nrk_stack_check ();
    4042:	0e 94 9c 19 	call	0x3338	; 0x3338 <nrk_stack_check>
	// Next Period Wakeup Time is Set inside scheduler when a task becomes Runnable
	nrk_int_disable ();
    4046:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
	nrk_cur_task_TCB->num_periods = 1;
    404a:	e0 91 f2 06 	lds	r30, 0x06F2
    404e:	f0 91 f3 06 	lds	r31, 0x06F3
    4052:	81 e0       	ldi	r24, 0x01	; 1
    4054:	90 e0       	ldi	r25, 0x00	; 0
    4056:	90 a3       	std	Z+32, r25	; 0x20
    4058:	87 8f       	std	Z+31, r24	; 0x1f
	nrk_cur_task_TCB->suspend_flag = 1;
    405a:	81 e0       	ldi	r24, 0x01	; 1
    405c:	85 83       	std	Z+5, r24	; 0x05
	timer = _nrk_os_timer_get ();
    405e:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    4062:	18 2f       	mov	r17, r24

	//nrk_cur_task_TCB->cpu_remaining=_nrk_prev_timer_val+1;

	if (timer < (MAX_SCHED_WAKEUP_TIME - TIME_PAD))
    4064:	88 3f       	cpi	r24, 0xF8	; 248
    4066:	88 f4       	brcc	.+34     	; 0x408a <nrk_wait_until_next_period+0x4a>
		if ((timer + TIME_PAD) <= _nrk_get_next_wakeup ())
    4068:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    406c:	21 2f       	mov	r18, r17
    406e:	30 e0       	ldi	r19, 0x00	; 0
    4070:	2f 5f       	subi	r18, 0xFF	; 255
    4072:	3f 4f       	sbci	r19, 0xFF	; 255
    4074:	48 2f       	mov	r20, r24
    4076:	50 e0       	ldi	r21, 0x00	; 0
    4078:	24 17       	cp	r18, r20
    407a:	35 07       	cpc	r19, r21
    407c:	34 f4       	brge	.+12     	; 0x408a <nrk_wait_until_next_period+0x4a>
		{
			timer += TIME_PAD;
    407e:	81 2f       	mov	r24, r17
    4080:	8e 5f       	subi	r24, 0xFE	; 254
			_nrk_prev_timer_val = timer;                  // pdiener: why is this only set in this special case?
    4082:	80 93 68 05 	sts	0x0568, r24
			_nrk_set_next_wakeup (timer);                 // pdiener: Set next wakeup to NOW
    4086:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
		}

		nrk_int_enable ();
    408a:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
		_nrk_wait_for_scheduler ();
    408e:	0e 94 f8 1e 	call	0x3df0	; 0x3df0 <_nrk_wait_for_scheduler>
		return NRK_OK;
}
    4092:	81 e0       	ldi	r24, 0x01	; 1
    4094:	1f 91       	pop	r17
    4096:	08 95       	ret

00004098 <nrk_terminate_task>:



nrk_status_t nrk_terminate_task ()
{
	nrk_rem_from_readyQ (nrk_cur_task_TCB->task_ID);
    4098:	e0 91 f2 06 	lds	r30, 0x06F2
    409c:	f0 91 f3 06 	lds	r31, 0x06F3
    40a0:	80 85       	ldd	r24, Z+8	; 0x08
    40a2:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <nrk_rem_from_readyQ>
	nrk_cur_task_TCB->task_state = FINISHED;
    40a6:	e0 91 f2 06 	lds	r30, 0x06F2
    40aa:	f0 91 f3 06 	lds	r31, 0x06F3
    40ae:	84 e0       	ldi	r24, 0x04	; 4
    40b0:	81 87       	std	Z+9, r24	; 0x09

	// HAHA, there is NO next period...
	nrk_wait_until_next_period ();
    40b2:	0e 94 20 20 	call	0x4040	; 0x4040 <nrk_wait_until_next_period>
	return NRK_OK;
}
    40b6:	81 e0       	ldi	r24, 0x01	; 1
    40b8:	08 95       	ret

000040ba <nrk_wait_until>:
	//TIMSK = BM (OCIE1A) | BM(OCIE0);
}


int8_t nrk_wait_until (nrk_time_t t)
{
    40ba:	8f 92       	push	r8
    40bc:	9f 92       	push	r9
    40be:	af 92       	push	r10
    40c0:	bf 92       	push	r11
    40c2:	cf 92       	push	r12
    40c4:	df 92       	push	r13
    40c6:	ef 92       	push	r14
    40c8:	ff 92       	push	r15
    40ca:	0f 93       	push	r16
    40cc:	1f 93       	push	r17
    40ce:	df 93       	push	r29
    40d0:	cf 93       	push	r28
    40d2:	cd b7       	in	r28, 0x3d	; 61
    40d4:	de b7       	in	r29, 0x3e	; 62
    40d6:	60 97       	sbiw	r28, 0x10	; 16
    40d8:	0f b6       	in	r0, 0x3f	; 63
    40da:	f8 94       	cli
    40dc:	de bf       	out	0x3e, r29	; 62
    40de:	0f be       	out	0x3f, r0	; 63
    40e0:	cd bf       	out	0x3d, r28	; 61
    40e2:	29 87       	std	Y+9, r18	; 0x09
    40e4:	3a 87       	std	Y+10, r19	; 0x0a
    40e6:	4b 87       	std	Y+11, r20	; 0x0b
    40e8:	5c 87       	std	Y+12, r21	; 0x0c
    40ea:	6d 87       	std	Y+13, r22	; 0x0d
    40ec:	7e 87       	std	Y+14, r23	; 0x0e
    40ee:	8f 87       	std	Y+15, r24	; 0x0f
    40f0:	98 8b       	std	Y+16, r25	; 0x10
	//c = _nrk_os_timer_get ();
	//do{
	//}while(_nrk_os_timer_get()==c);

	//ttt=c+1;
	nrk_time_get (&ct);
    40f2:	ce 01       	movw	r24, r28
    40f4:	01 96       	adiw	r24, 0x01	; 1
    40f6:	0e 94 b9 20 	call	0x4172	; 0x4172 <nrk_time_get>

	v = nrk_time_sub (&t, t, ct);
    40fa:	ce 01       	movw	r24, r28
    40fc:	09 96       	adiw	r24, 0x09	; 9
    40fe:	09 85       	ldd	r16, Y+9	; 0x09
    4100:	1a 85       	ldd	r17, Y+10	; 0x0a
    4102:	2b 85       	ldd	r18, Y+11	; 0x0b
    4104:	3c 85       	ldd	r19, Y+12	; 0x0c
    4106:	4d 85       	ldd	r20, Y+13	; 0x0d
    4108:	5e 85       	ldd	r21, Y+14	; 0x0e
    410a:	6f 85       	ldd	r22, Y+15	; 0x0f
    410c:	78 89       	ldd	r23, Y+16	; 0x10
    410e:	89 80       	ldd	r8, Y+1	; 0x01
    4110:	9a 80       	ldd	r9, Y+2	; 0x02
    4112:	ab 80       	ldd	r10, Y+3	; 0x03
    4114:	bc 80       	ldd	r11, Y+4	; 0x04
    4116:	cd 80       	ldd	r12, Y+5	; 0x05
    4118:	de 80       	ldd	r13, Y+6	; 0x06
    411a:	ef 80       	ldd	r14, Y+7	; 0x07
    411c:	f8 84       	ldd	r15, Y+8	; 0x08
    411e:	0e 94 17 21 	call	0x422e	; 0x422e <nrk_time_sub>
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
    4122:	8f 3f       	cpi	r24, 0xFF	; 255
    4124:	61 f0       	breq	.+24     	; 0x413e <nrk_wait_until+0x84>
	//if(t.secs==ct.secs && t.nano_secs<ct.nano_secs) return 0;

	//t.secs-=ct.secs;
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);
    4126:	29 85       	ldd	r18, Y+9	; 0x09
    4128:	3a 85       	ldd	r19, Y+10	; 0x0a
    412a:	4b 85       	ldd	r20, Y+11	; 0x0b
    412c:	5c 85       	ldd	r21, Y+12	; 0x0c
    412e:	6d 85       	ldd	r22, Y+13	; 0x0d
    4130:	7e 85       	ldd	r23, Y+14	; 0x0e
    4132:	8f 85       	ldd	r24, Y+15	; 0x0f
    4134:	98 89       	ldd	r25, Y+16	; 0x10
    4136:	0e 94 02 1f 	call	0x3e04	; 0x3e04 <nrk_wait>

	return NRK_OK;
    413a:	81 e0       	ldi	r24, 0x01	; 1
    413c:	01 c0       	rjmp	.+2      	; 0x4140 <nrk_wait_until+0x86>

	v = nrk_time_sub (&t, t, ct);
	//nrk_time_compact_nanos(&t);
	if (v == NRK_ERROR)
	{
		return NRK_ERROR;
    413e:	8f ef       	ldi	r24, 0xFF	; 255
	//t.nano_secs-=ct.nano_secs;
	//
	nrk_wait (t);

	return NRK_OK;
}
    4140:	60 96       	adiw	r28, 0x10	; 16
    4142:	0f b6       	in	r0, 0x3f	; 63
    4144:	f8 94       	cli
    4146:	de bf       	out	0x3e, r29	; 62
    4148:	0f be       	out	0x3f, r0	; 63
    414a:	cd bf       	out	0x3d, r28	; 61
    414c:	cf 91       	pop	r28
    414e:	df 91       	pop	r29
    4150:	1f 91       	pop	r17
    4152:	0f 91       	pop	r16
    4154:	ff 90       	pop	r15
    4156:	ef 90       	pop	r14
    4158:	df 90       	pop	r13
    415a:	cf 90       	pop	r12
    415c:	bf 90       	pop	r11
    415e:	af 90       	pop	r10
    4160:	9f 90       	pop	r9
    4162:	8f 90       	pop	r8
    4164:	08 95       	ret

00004166 <nrk_get_pid>:


uint8_t nrk_get_pid ()
{
	return nrk_cur_task_TCB->task_ID;
    4166:	e0 91 f2 06 	lds	r30, 0x06F2
    416a:	f0 91 f3 06 	lds	r31, 0x06F3
}
    416e:	80 85       	ldd	r24, Z+8	; 0x08
    4170:	08 95       	ret

00004172 <nrk_time_get>:
#include <nrk.h>
#include <nrk_timer.h>
#include <nrk_error.h>

void nrk_time_get(nrk_time_t *t)
{
    4172:	ef 92       	push	r14
    4174:	ff 92       	push	r15
    4176:	0f 93       	push	r16
    4178:	1f 93       	push	r17
    417a:	cf 93       	push	r28
    417c:	df 93       	push	r29
    417e:	ec 01       	movw	r28, r24
 //t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get()%PRECISION_TICKS_PER_TICK)*(uint32_t)NANOS_PER_PRECISION_TICK);
#ifdef NRK_SUB_TICK_TIMING
       	t->nano_secs=(((uint32_t)_nrk_precision_os_timer_get())*(uint32_t)NANOS_PER_PRECISION_TICK);
#else
       	t->nano_secs=0;
    4180:	1c 82       	std	Y+4, r1	; 0x04
    4182:	1d 82       	std	Y+5, r1	; 0x05
    4184:	1e 82       	std	Y+6, r1	; 0x06
    4186:	1f 82       	std	Y+7, r1	; 0x07

#endif

 t->secs=nrk_system_time.secs;
    4188:	80 91 e9 06 	lds	r24, 0x06E9
    418c:	90 91 ea 06 	lds	r25, 0x06EA
    4190:	a0 91 eb 06 	lds	r26, 0x06EB
    4194:	b0 91 ec 06 	lds	r27, 0x06EC
    4198:	88 83       	st	Y, r24
    419a:	99 83       	std	Y+1, r25	; 0x01
    419c:	aa 83       	std	Y+2, r26	; 0x02
    419e:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
    41a0:	e0 90 ed 06 	lds	r14, 0x06ED
    41a4:	f0 90 ee 06 	lds	r15, 0x06EE
    41a8:	00 91 ef 06 	lds	r16, 0x06EF
    41ac:	10 91 f0 06 	lds	r17, 0x06F0
    41b0:	ec 82       	std	Y+4, r14	; 0x04
    41b2:	fd 82       	std	Y+5, r15	; 0x05
    41b4:	0e 83       	std	Y+6, r16	; 0x06
    41b6:	1f 83       	std	Y+7, r17	; 0x07
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
    41b8:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    41bc:	68 2f       	mov	r22, r24
    41be:	70 e0       	ldi	r23, 0x00	; 0
    41c0:	80 e0       	ldi	r24, 0x00	; 0
    41c2:	90 e0       	ldi	r25, 0x00	; 0
    41c4:	23 eb       	ldi	r18, 0xB3	; 179
    41c6:	36 ee       	ldi	r19, 0xE6	; 230
    41c8:	4e e0       	ldi	r20, 0x0E	; 14
    41ca:	50 e0       	ldi	r21, 0x00	; 0
    41cc:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    41d0:	6e 0d       	add	r22, r14
    41d2:	7f 1d       	adc	r23, r15
    41d4:	80 1f       	adc	r24, r16
    41d6:	91 1f       	adc	r25, r17
    41d8:	6c 83       	std	Y+4, r22	; 0x04
    41da:	7d 83       	std	Y+5, r23	; 0x05
    41dc:	8e 83       	std	Y+6, r24	; 0x06
    41de:	9f 83       	std	Y+7, r25	; 0x07
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    41e0:	13 c0       	rjmp	.+38     	; 0x4208 <nrk_time_get+0x96>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    41e2:	80 50       	subi	r24, 0x00	; 0
    41e4:	9a 4c       	sbci	r25, 0xCA	; 202
    41e6:	aa 49       	sbci	r26, 0x9A	; 154
    41e8:	bb 43       	sbci	r27, 0x3B	; 59
    41ea:	8c 83       	std	Y+4, r24	; 0x04
    41ec:	9d 83       	std	Y+5, r25	; 0x05
    41ee:	ae 83       	std	Y+6, r26	; 0x06
    41f0:	bf 83       	std	Y+7, r27	; 0x07
    t->secs++;
    41f2:	88 81       	ld	r24, Y
    41f4:	99 81       	ldd	r25, Y+1	; 0x01
    41f6:	aa 81       	ldd	r26, Y+2	; 0x02
    41f8:	bb 81       	ldd	r27, Y+3	; 0x03
    41fa:	01 96       	adiw	r24, 0x01	; 1
    41fc:	a1 1d       	adc	r26, r1
    41fe:	b1 1d       	adc	r27, r1
    4200:	88 83       	st	Y, r24
    4202:	99 83       	std	Y+1, r25	; 0x01
    4204:	aa 83       	std	Y+2, r26	; 0x02
    4206:	bb 83       	std	Y+3, r27	; 0x03
 t->nano_secs+=nrk_system_time.nano_secs;
   
   t->nano_secs+=((uint32_t)_nrk_os_timer_get()*(uint32_t)NANOS_PER_TICK);
  

    while(t->nano_secs>=(uint32_t)NANOS_PER_SEC)
    4208:	8c 81       	ldd	r24, Y+4	; 0x04
    420a:	9d 81       	ldd	r25, Y+5	; 0x05
    420c:	ae 81       	ldd	r26, Y+6	; 0x06
    420e:	bf 81       	ldd	r27, Y+7	; 0x07
    4210:	80 30       	cpi	r24, 0x00	; 0
    4212:	2a ec       	ldi	r18, 0xCA	; 202
    4214:	92 07       	cpc	r25, r18
    4216:	2a e9       	ldi	r18, 0x9A	; 154
    4218:	a2 07       	cpc	r26, r18
    421a:	2b e3       	ldi	r18, 0x3B	; 59
    421c:	b2 07       	cpc	r27, r18
    421e:	08 f7       	brcc	.-62     	; 0x41e2 <nrk_time_get+0x70>
    {
    t->nano_secs-=(uint32_t)NANOS_PER_SEC;
    t->secs++;
    }

}
    4220:	df 91       	pop	r29
    4222:	cf 91       	pop	r28
    4224:	1f 91       	pop	r17
    4226:	0f 91       	pop	r16
    4228:	ff 90       	pop	r15
    422a:	ef 90       	pop	r14
    422c:	08 95       	ret

0000422e <nrk_time_sub>:
/*
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
    422e:	8f 92       	push	r8
    4230:	9f 92       	push	r9
    4232:	af 92       	push	r10
    4234:	bf 92       	push	r11
    4236:	cf 92       	push	r12
    4238:	df 92       	push	r13
    423a:	ef 92       	push	r14
    423c:	ff 92       	push	r15
    423e:	0f 93       	push	r16
    4240:	1f 93       	push	r17
    4242:	df 93       	push	r29
    4244:	cf 93       	push	r28
    4246:	cd b7       	in	r28, 0x3d	; 61
    4248:	de b7       	in	r29, 0x3e	; 62
    424a:	60 97       	sbiw	r28, 0x10	; 16
    424c:	0f b6       	in	r0, 0x3f	; 63
    424e:	f8 94       	cli
    4250:	de bf       	out	0x3e, r29	; 62
    4252:	0f be       	out	0x3f, r0	; 63
    4254:	cd bf       	out	0x3d, r28	; 61
    4256:	fc 01       	movw	r30, r24
    4258:	09 83       	std	Y+1, r16	; 0x01
    425a:	1a 83       	std	Y+2, r17	; 0x02
    425c:	2b 83       	std	Y+3, r18	; 0x03
    425e:	3c 83       	std	Y+4, r19	; 0x04
    4260:	4d 83       	std	Y+5, r20	; 0x05
    4262:	5e 83       	std	Y+6, r21	; 0x06
    4264:	6f 83       	std	Y+7, r22	; 0x07
    4266:	78 87       	std	Y+8, r23	; 0x08
    4268:	89 86       	std	Y+9, r8	; 0x09
    426a:	9a 86       	std	Y+10, r9	; 0x0a
    426c:	ab 86       	std	Y+11, r10	; 0x0b
    426e:	bc 86       	std	Y+12, r11	; 0x0c
    4270:	cd 86       	std	Y+13, r12	; 0x0d
    4272:	de 86       	std	Y+14, r13	; 0x0e
    4274:	ef 86       	std	Y+15, r14	; 0x0f
    4276:	f8 8a       	std	Y+16, r15	; 0x10
	return NRK_OK;
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
    4278:	e9 80       	ldd	r14, Y+1	; 0x01
    427a:	fa 80       	ldd	r15, Y+2	; 0x02
    427c:	0b 81       	ldd	r16, Y+3	; 0x03
    427e:	1c 81       	ldd	r17, Y+4	; 0x04
    4280:	2d 81       	ldd	r18, Y+5	; 0x05
    4282:	3e 81       	ldd	r19, Y+6	; 0x06
    4284:	4f 81       	ldd	r20, Y+7	; 0x07
    4286:	58 85       	ldd	r21, Y+8	; 0x08
    4288:	a9 84       	ldd	r10, Y+9	; 0x09
    428a:	ba 84       	ldd	r11, Y+10	; 0x0a
    428c:	cb 84       	ldd	r12, Y+11	; 0x0b
    428e:	dc 84       	ldd	r13, Y+12	; 0x0c
    4290:	8d 85       	ldd	r24, Y+13	; 0x0d
    4292:	9e 85       	ldd	r25, Y+14	; 0x0e
    4294:	af 85       	ldd	r26, Y+15	; 0x0f
    4296:	b8 89       	ldd	r27, Y+16	; 0x10
 * result = high-low
 *
 */
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
    4298:	ea 14       	cp	r14, r10
    429a:	fb 04       	cpc	r15, r11
    429c:	0c 05       	cpc	r16, r12
    429e:	1d 05       	cpc	r17, r13
    42a0:	08 f4       	brcc	.+2      	; 0x42a4 <nrk_time_sub+0x76>
    42a2:	40 c0       	rjmp	.+128    	; 0x4324 <nrk_time_sub+0xf6>
if(low.secs==high.secs)
    42a4:	ae 14       	cp	r10, r14
    42a6:	bf 04       	cpc	r11, r15
    42a8:	c0 06       	cpc	r12, r16
    42aa:	d1 06       	cpc	r13, r17
    42ac:	91 f4       	brne	.+36     	; 0x42d2 <nrk_time_sub+0xa4>
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    42ae:	28 17       	cp	r18, r24
    42b0:	39 07       	cpc	r19, r25
    42b2:	4a 07       	cpc	r20, r26
    42b4:	5b 07       	cpc	r21, r27
    42b6:	b0 f1       	brcs	.+108    	; 0x4324 <nrk_time_sub+0xf6>
	result->nano_secs=(uint32_t)high.nano_secs-(uint32_t)low.nano_secs;
    42b8:	28 1b       	sub	r18, r24
    42ba:	39 0b       	sbc	r19, r25
    42bc:	4a 0b       	sbc	r20, r26
    42be:	5b 0b       	sbc	r21, r27
    42c0:	24 83       	std	Z+4, r18	; 0x04
    42c2:	35 83       	std	Z+5, r19	; 0x05
    42c4:	46 83       	std	Z+6, r20	; 0x06
    42c6:	57 83       	std	Z+7, r21	; 0x07
	result->secs=0;
    42c8:	10 82       	st	Z, r1
    42ca:	11 82       	std	Z+1, r1	; 0x01
    42cc:	12 82       	std	Z+2, r1	; 0x02
    42ce:	13 82       	std	Z+3, r1	; 0x03
    42d0:	27 c0       	rjmp	.+78     	; 0x4320 <nrk_time_sub+0xf2>
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
    42d2:	28 17       	cp	r18, r24
    42d4:	39 07       	cpc	r19, r25
    42d6:	4a 07       	cpc	r20, r26
    42d8:	5b 07       	cpc	r21, r27
    42da:	90 f4       	brcc	.+36     	; 0x4300 <nrk_time_sub+0xd2>
{
	high.secs--;
    42dc:	08 94       	sec
    42de:	e1 08       	sbc	r14, r1
    42e0:	f1 08       	sbc	r15, r1
    42e2:	01 09       	sbc	r16, r1
    42e4:	11 09       	sbc	r17, r1
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
	result->secs=high.secs-low.secs;
    42e6:	ea 18       	sub	r14, r10
    42e8:	fb 08       	sbc	r15, r11
    42ea:	0c 09       	sbc	r16, r12
    42ec:	1d 09       	sbc	r17, r13
    42ee:	e0 82       	st	Z, r14
    42f0:	f1 82       	std	Z+1, r15	; 0x01
    42f2:	02 83       	std	Z+2, r16	; 0x02
    42f4:	13 83       	std	Z+3, r17	; 0x03
	return NRK_OK;
	}
if(low.nano_secs > high.nano_secs)
{
	high.secs--;
	high.nano_secs+=(uint32_t)NANOS_PER_SEC;
    42f6:	20 50       	subi	r18, 0x00	; 0
    42f8:	36 43       	sbci	r19, 0x36	; 54
    42fa:	45 46       	sbci	r20, 0x65	; 101
    42fc:	54 4c       	sbci	r21, 0xC4	; 196
    42fe:	08 c0       	rjmp	.+16     	; 0x4310 <nrk_time_sub+0xe2>
	result->secs=high.secs-low.secs;
	result->nano_secs=high.nano_secs-low.nano_secs;
	return NRK_OK;
}

result->secs=high.secs-low.secs;
    4300:	ea 18       	sub	r14, r10
    4302:	fb 08       	sbc	r15, r11
    4304:	0c 09       	sbc	r16, r12
    4306:	1d 09       	sbc	r17, r13
    4308:	e0 82       	st	Z, r14
    430a:	f1 82       	std	Z+1, r15	; 0x01
    430c:	02 83       	std	Z+2, r16	; 0x02
    430e:	13 83       	std	Z+3, r17	; 0x03
result->nano_secs=high.nano_secs-low.nano_secs;
    4310:	28 1b       	sub	r18, r24
    4312:	39 0b       	sbc	r19, r25
    4314:	4a 0b       	sbc	r20, r26
    4316:	5b 0b       	sbc	r21, r27
    4318:	24 83       	std	Z+4, r18	; 0x04
    431a:	35 83       	std	Z+5, r19	; 0x05
    431c:	46 83       	std	Z+6, r20	; 0x06
    431e:	57 83       	std	Z+7, r21	; 0x07
return NRK_OK;
    4320:	81 e0       	ldi	r24, 0x01	; 1
    4322:	01 c0       	rjmp	.+2      	; 0x4326 <nrk_time_sub+0xf8>
int8_t nrk_time_sub(nrk_time_t *result,nrk_time_t high, nrk_time_t low)
{
if(high.secs<low.secs) return NRK_ERROR; 
if(low.secs==high.secs)
	{
	if((uint32_t)low.nano_secs>(uint32_t)high.nano_secs)  return NRK_ERROR;  
    4324:	8f ef       	ldi	r24, 0xFF	; 255
}

result->secs=high.secs-low.secs;
result->nano_secs=high.nano_secs-low.nano_secs;
return NRK_OK;
}
    4326:	60 96       	adiw	r28, 0x10	; 16
    4328:	0f b6       	in	r0, 0x3f	; 63
    432a:	f8 94       	cli
    432c:	de bf       	out	0x3e, r29	; 62
    432e:	0f be       	out	0x3f, r0	; 63
    4330:	cd bf       	out	0x3d, r28	; 61
    4332:	cf 91       	pop	r28
    4334:	df 91       	pop	r29
    4336:	1f 91       	pop	r17
    4338:	0f 91       	pop	r16
    433a:	ff 90       	pop	r15
    433c:	ef 90       	pop	r14
    433e:	df 90       	pop	r13
    4340:	cf 90       	pop	r12
    4342:	bf 90       	pop	r11
    4344:	af 90       	pop	r10
    4346:	9f 90       	pop	r9
    4348:	8f 90       	pop	r8
    434a:	08 95       	ret

0000434c <nrk_time_compact_nanos>:
 * the nano seconds field, this function will move the nano
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
    434c:	fc 01       	movw	r30, r24
  while(t->nano_secs>=NANOS_PER_SEC)
    434e:	14 c0       	rjmp	.+40     	; 0x4378 <nrk_time_compact_nanos+0x2c>
    {
    t->nano_secs-=NANOS_PER_SEC;
    4350:	20 50       	subi	r18, 0x00	; 0
    4352:	3a 4c       	sbci	r19, 0xCA	; 202
    4354:	4a 49       	sbci	r20, 0x9A	; 154
    4356:	5b 43       	sbci	r21, 0x3B	; 59
    4358:	24 83       	std	Z+4, r18	; 0x04
    435a:	35 83       	std	Z+5, r19	; 0x05
    435c:	46 83       	std	Z+6, r20	; 0x06
    435e:	57 83       	std	Z+7, r21	; 0x07
    t->secs++;
    4360:	20 81       	ld	r18, Z
    4362:	31 81       	ldd	r19, Z+1	; 0x01
    4364:	42 81       	ldd	r20, Z+2	; 0x02
    4366:	53 81       	ldd	r21, Z+3	; 0x03
    4368:	2f 5f       	subi	r18, 0xFF	; 255
    436a:	3f 4f       	sbci	r19, 0xFF	; 255
    436c:	4f 4f       	sbci	r20, 0xFF	; 255
    436e:	5f 4f       	sbci	r21, 0xFF	; 255
    4370:	20 83       	st	Z, r18
    4372:	31 83       	std	Z+1, r19	; 0x01
    4374:	42 83       	std	Z+2, r20	; 0x02
    4376:	53 83       	std	Z+3, r21	; 0x03
 * seconds into the seconds field.
 *
 */
inline void nrk_time_compact_nanos(nrk_time_t *t)
{
  while(t->nano_secs>=NANOS_PER_SEC)
    4378:	24 81       	ldd	r18, Z+4	; 0x04
    437a:	35 81       	ldd	r19, Z+5	; 0x05
    437c:	46 81       	ldd	r20, Z+6	; 0x06
    437e:	57 81       	ldd	r21, Z+7	; 0x07
    4380:	20 30       	cpi	r18, 0x00	; 0
    4382:	8a ec       	ldi	r24, 0xCA	; 202
    4384:	38 07       	cpc	r19, r24
    4386:	8a e9       	ldi	r24, 0x9A	; 154
    4388:	48 07       	cpc	r20, r24
    438a:	8b e3       	ldi	r24, 0x3B	; 59
    438c:	58 07       	cpc	r21, r24
    438e:	00 f7       	brcc	.-64     	; 0x4350 <nrk_time_compact_nanos+0x4>
    {
    t->nano_secs-=NANOS_PER_SEC;
    t->secs++;
    }
}
    4390:	08 95       	ret

00004392 <nrk_time_add>:
/*
 * result = a+b
 *
 */
int8_t nrk_time_add(nrk_time_t *result,nrk_time_t a, nrk_time_t b)
{
    4392:	8f 92       	push	r8
    4394:	9f 92       	push	r9
    4396:	af 92       	push	r10
    4398:	bf 92       	push	r11
    439a:	cf 92       	push	r12
    439c:	df 92       	push	r13
    439e:	ef 92       	push	r14
    43a0:	ff 92       	push	r15
    43a2:	0f 93       	push	r16
    43a4:	1f 93       	push	r17
    43a6:	df 93       	push	r29
    43a8:	cf 93       	push	r28
    43aa:	cd b7       	in	r28, 0x3d	; 61
    43ac:	de b7       	in	r29, 0x3e	; 62
    43ae:	60 97       	sbiw	r28, 0x10	; 16
    43b0:	0f b6       	in	r0, 0x3f	; 63
    43b2:	f8 94       	cli
    43b4:	de bf       	out	0x3e, r29	; 62
    43b6:	0f be       	out	0x3f, r0	; 63
    43b8:	cd bf       	out	0x3d, r28	; 61
    43ba:	09 83       	std	Y+1, r16	; 0x01
    43bc:	1a 83       	std	Y+2, r17	; 0x02
    43be:	2b 83       	std	Y+3, r18	; 0x03
    43c0:	3c 83       	std	Y+4, r19	; 0x04
    43c2:	4d 83       	std	Y+5, r20	; 0x05
    43c4:	5e 83       	std	Y+6, r21	; 0x06
    43c6:	6f 83       	std	Y+7, r22	; 0x07
    43c8:	78 87       	std	Y+8, r23	; 0x08
    43ca:	89 86       	std	Y+9, r8	; 0x09
    43cc:	9a 86       	std	Y+10, r9	; 0x0a
    43ce:	ab 86       	std	Y+11, r10	; 0x0b
    43d0:	bc 86       	std	Y+12, r11	; 0x0c
    43d2:	cd 86       	std	Y+13, r12	; 0x0d
    43d4:	de 86       	std	Y+14, r13	; 0x0e
    43d6:	ef 86       	std	Y+15, r14	; 0x0f
    43d8:	f8 8a       	std	Y+16, r15	; 0x10
result->secs=a.secs+b.secs;
    43da:	29 85       	ldd	r18, Y+9	; 0x09
    43dc:	3a 85       	ldd	r19, Y+10	; 0x0a
    43de:	4b 85       	ldd	r20, Y+11	; 0x0b
    43e0:	5c 85       	ldd	r21, Y+12	; 0x0c
    43e2:	e9 80       	ldd	r14, Y+1	; 0x01
    43e4:	fa 80       	ldd	r15, Y+2	; 0x02
    43e6:	0b 81       	ldd	r16, Y+3	; 0x03
    43e8:	1c 81       	ldd	r17, Y+4	; 0x04
    43ea:	2e 0d       	add	r18, r14
    43ec:	3f 1d       	adc	r19, r15
    43ee:	40 1f       	adc	r20, r16
    43f0:	51 1f       	adc	r21, r17
    43f2:	fc 01       	movw	r30, r24
    43f4:	20 83       	st	Z, r18
    43f6:	31 83       	std	Z+1, r19	; 0x01
    43f8:	42 83       	std	Z+2, r20	; 0x02
    43fa:	53 83       	std	Z+3, r21	; 0x03
result->nano_secs=a.nano_secs+b.nano_secs;
    43fc:	2d 85       	ldd	r18, Y+13	; 0x0d
    43fe:	3e 85       	ldd	r19, Y+14	; 0x0e
    4400:	4f 85       	ldd	r20, Y+15	; 0x0f
    4402:	58 89       	ldd	r21, Y+16	; 0x10
    4404:	ed 80       	ldd	r14, Y+5	; 0x05
    4406:	fe 80       	ldd	r15, Y+6	; 0x06
    4408:	0f 81       	ldd	r16, Y+7	; 0x07
    440a:	18 85       	ldd	r17, Y+8	; 0x08
    440c:	2e 0d       	add	r18, r14
    440e:	3f 1d       	adc	r19, r15
    4410:	40 1f       	adc	r20, r16
    4412:	51 1f       	adc	r21, r17
    4414:	24 83       	std	Z+4, r18	; 0x04
    4416:	35 83       	std	Z+5, r19	; 0x05
    4418:	46 83       	std	Z+6, r20	; 0x06
    441a:	57 83       	std	Z+7, r21	; 0x07
nrk_time_compact_nanos(result);
    441c:	0e 94 a6 21 	call	0x434c	; 0x434c <nrk_time_compact_nanos>
return NRK_OK;
}
    4420:	81 e0       	ldi	r24, 0x01	; 1
    4422:	60 96       	adiw	r28, 0x10	; 16
    4424:	0f b6       	in	r0, 0x3f	; 63
    4426:	f8 94       	cli
    4428:	de bf       	out	0x3e, r29	; 62
    442a:	0f be       	out	0x3f, r0	; 63
    442c:	cd bf       	out	0x3d, r28	; 61
    442e:	cf 91       	pop	r28
    4430:	df 91       	pop	r29
    4432:	1f 91       	pop	r17
    4434:	0f 91       	pop	r16
    4436:	ff 90       	pop	r15
    4438:	ef 90       	pop	r14
    443a:	df 90       	pop	r13
    443c:	cf 90       	pop	r12
    443e:	bf 90       	pop	r11
    4440:	af 90       	pop	r10
    4442:	9f 90       	pop	r9
    4444:	8f 90       	pop	r8
    4446:	08 95       	ret

00004448 <nrk_time_set>:



void nrk_time_set(uint32_t secs, uint32_t nano_secs)
{
  nrk_system_time.secs=secs;
    4448:	60 93 e9 06 	sts	0x06E9, r22
    444c:	70 93 ea 06 	sts	0x06EA, r23
    4450:	80 93 eb 06 	sts	0x06EB, r24
    4454:	90 93 ec 06 	sts	0x06EC, r25
  nrk_system_time.nano_secs=nano_secs;
    4458:	20 93 ed 06 	sts	0x06ED, r18
    445c:	30 93 ee 06 	sts	0x06EE, r19
    4460:	40 93 ef 06 	sts	0x06EF, r20
    4464:	50 93 f0 06 	sts	0x06F0, r21
}
    4468:	08 95       	ret

0000446a <_nrk_time_to_ticks>:

uint16_t _nrk_time_to_ticks(nrk_time_t *t)
{
    446a:	8f 92       	push	r8
    446c:	9f 92       	push	r9
    446e:	af 92       	push	r10
    4470:	bf 92       	push	r11
    4472:	cf 92       	push	r12
    4474:	df 92       	push	r13
    4476:	ef 92       	push	r14
    4478:	ff 92       	push	r15
    447a:	0f 93       	push	r16
    447c:	1f 93       	push	r17
    447e:	fc 01       	movw	r30, r24
uint16_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4480:	20 81       	ld	r18, Z
    4482:	31 81       	ldd	r19, Z+1	; 0x01
    4484:	42 81       	ldd	r20, Z+2	; 0x02
    4486:	53 81       	ldd	r21, Z+3	; 0x03
    4488:	64 81       	ldd	r22, Z+4	; 0x04
    448a:	75 81       	ldd	r23, Z+5	; 0x05
    448c:	86 81       	ldd	r24, Z+6	; 0x06
    448e:	97 81       	ldd	r25, Z+7	; 0x07
    4490:	21 15       	cp	r18, r1
    4492:	31 05       	cpc	r19, r1
    4494:	41 05       	cpc	r20, r1
    4496:	51 05       	cpc	r21, r1
    4498:	09 f4       	brne	.+2      	; 0x449c <_nrk_time_to_ticks+0x32>
    449a:	61 c0       	rjmp	.+194    	; 0x455e <_nrk_time_to_ticks+0xf4>
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    449c:	22 34       	cpi	r18, 0x42	; 66
    449e:	31 05       	cpc	r19, r1
    44a0:	41 05       	cpc	r20, r1
    44a2:	51 05       	cpc	r21, r1
    44a4:	08 f0       	brcs	.+2      	; 0x44a8 <_nrk_time_to_ticks+0x3e>
    44a6:	62 c0       	rjmp	.+196    	; 0x456c <_nrk_time_to_ticks+0x102>
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
    44a8:	5b 01       	movw	r10, r22
    44aa:	6c 01       	movw	r12, r24
    44ac:	ee 24       	eor	r14, r14
    44ae:	ff 24       	eor	r15, r15
    44b0:	87 01       	movw	r16, r14
    44b2:	60 e0       	ldi	r22, 0x00	; 0
    44b4:	38 c0       	rjmp	.+112    	; 0x4526 <_nrk_time_to_ticks+0xbc>
   if(t->secs>65) return 0;
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    44b6:	8a 2c       	mov	r8, r10
    44b8:	ab 2d       	mov	r26, r11
    44ba:	a6 53       	subi	r26, 0x36	; 54
    44bc:	f1 e0       	ldi	r31, 0x01	; 1
    44be:	ab 15       	cp	r26, r11
    44c0:	08 f0       	brcs	.+2      	; 0x44c4 <_nrk_time_to_ticks+0x5a>
    44c2:	f0 e0       	ldi	r31, 0x00	; 0
    44c4:	8c 2d       	mov	r24, r12
    44c6:	86 56       	subi	r24, 0x66	; 102
    44c8:	91 e0       	ldi	r25, 0x01	; 1
    44ca:	8c 15       	cp	r24, r12
    44cc:	08 f0       	brcs	.+2      	; 0x44d0 <_nrk_time_to_ticks+0x66>
    44ce:	90 e0       	ldi	r25, 0x00	; 0
    44d0:	f8 0f       	add	r31, r24
    44d2:	71 e0       	ldi	r23, 0x01	; 1
    44d4:	f8 17       	cp	r31, r24
    44d6:	08 f0       	brcs	.+2      	; 0x44da <_nrk_time_to_ticks+0x70>
    44d8:	70 e0       	ldi	r23, 0x00	; 0
    44da:	97 2b       	or	r25, r23
    44dc:	7d 2d       	mov	r23, r13
    44de:	75 5c       	subi	r23, 0xC5	; 197
    44e0:	e1 e0       	ldi	r30, 0x01	; 1
    44e2:	7d 15       	cp	r23, r13
    44e4:	08 f0       	brcs	.+2      	; 0x44e8 <_nrk_time_to_ticks+0x7e>
    44e6:	e0 e0       	ldi	r30, 0x00	; 0
    44e8:	97 0f       	add	r25, r23
    44ea:	81 e0       	ldi	r24, 0x01	; 1
    44ec:	97 17       	cp	r25, r23
    44ee:	08 f0       	brcs	.+2      	; 0x44f2 <_nrk_time_to_ticks+0x88>
    44f0:	80 e0       	ldi	r24, 0x00	; 0
    44f2:	8e 2b       	or	r24, r30
    44f4:	8e 0d       	add	r24, r14
    44f6:	e1 e0       	ldi	r30, 0x01	; 1
    44f8:	8e 15       	cp	r24, r14
    44fa:	08 f0       	brcs	.+2      	; 0x44fe <_nrk_time_to_ticks+0x94>
    44fc:	e0 e0       	ldi	r30, 0x00	; 0
    44fe:	ef 0d       	add	r30, r15
    4500:	71 e0       	ldi	r23, 0x01	; 1
    4502:	ef 15       	cp	r30, r15
    4504:	08 f0       	brcs	.+2      	; 0x4508 <_nrk_time_to_ticks+0x9e>
    4506:	70 e0       	ldi	r23, 0x00	; 0
    4508:	70 0f       	add	r23, r16
    450a:	b1 e0       	ldi	r27, 0x01	; 1
    450c:	70 17       	cp	r23, r16
    450e:	08 f0       	brcs	.+2      	; 0x4512 <_nrk_time_to_ticks+0xa8>
    4510:	b0 e0       	ldi	r27, 0x00	; 0
    4512:	b1 0f       	add	r27, r17
    4514:	a8 2c       	mov	r10, r8
    4516:	ba 2e       	mov	r11, r26
    4518:	cf 2e       	mov	r12, r31
    451a:	d9 2e       	mov	r13, r25
    451c:	e8 2e       	mov	r14, r24
    451e:	fe 2e       	mov	r15, r30
    4520:	07 2f       	mov	r16, r23
    4522:	1b 2f       	mov	r17, r27
    4524:	6f 5f       	subi	r22, 0xFF	; 255
    4526:	86 2f       	mov	r24, r22
    4528:	90 e0       	ldi	r25, 0x00	; 0
    452a:	a0 e0       	ldi	r26, 0x00	; 0
    452c:	b0 e0       	ldi	r27, 0x00	; 0
    452e:	82 17       	cp	r24, r18
    4530:	93 07       	cpc	r25, r19
    4532:	a4 07       	cpc	r26, r20
    4534:	b5 07       	cpc	r27, r21
    4536:	08 f4       	brcc	.+2      	; 0x453a <_nrk_time_to_ticks+0xd0>
    4538:	be cf       	rjmp	.-132    	; 0x44b6 <_nrk_time_to_ticks+0x4c>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    453a:	95 01       	movw	r18, r10
    453c:	a6 01       	movw	r20, r12
    453e:	b7 01       	movw	r22, r14
    4540:	c8 01       	movw	r24, r16
    4542:	a3 eb       	ldi	r26, 0xB3	; 179
    4544:	aa 2e       	mov	r10, r26
    4546:	f6 ee       	ldi	r31, 0xE6	; 230
    4548:	bf 2e       	mov	r11, r31
    454a:	ee e0       	ldi	r30, 0x0E	; 14
    454c:	ce 2e       	mov	r12, r30
    454e:	dd 24       	eor	r13, r13
    4550:	ee 24       	eor	r14, r14
    4552:	ff 24       	eor	r15, r15
    4554:	00 e0       	ldi	r16, 0x00	; 0
    4556:	10 e0       	ldi	r17, 0x00	; 0
    4558:	0e 94 c0 33 	call	0x6780	; 0x6780 <__udivdi3>
    455c:	09 c0       	rjmp	.+18     	; 0x4570 <_nrk_time_to_ticks+0x106>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    455e:	23 eb       	ldi	r18, 0xB3	; 179
    4560:	36 ee       	ldi	r19, 0xE6	; 230
    4562:	4e e0       	ldi	r20, 0x0E	; 14
    4564:	50 e0       	ldi	r21, 0x00	; 0
    4566:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    456a:	02 c0       	rjmp	.+4      	; 0x4570 <_nrk_time_to_ticks+0x106>
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
{
   tmp=t->nano_secs;
   if(t->secs>65) return 0;
    456c:	20 e0       	ldi	r18, 0x00	; 0
    456e:	30 e0       	ldi	r19, 0x00	; 0
}
*/
//ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}
    4570:	c9 01       	movw	r24, r18
    4572:	1f 91       	pop	r17
    4574:	0f 91       	pop	r16
    4576:	ff 90       	pop	r15
    4578:	ef 90       	pop	r14
    457a:	df 90       	pop	r13
    457c:	cf 90       	pop	r12
    457e:	bf 90       	pop	r11
    4580:	af 90       	pop	r10
    4582:	9f 90       	pop	r9
    4584:	8f 90       	pop	r8
    4586:	08 95       	ret

00004588 <_nrk_ticks_to_time>:

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    4588:	ef 92       	push	r14
    458a:	ff 92       	push	r15
    458c:	0f 93       	push	r16
    458e:	1f 93       	push	r17
    4590:	df 93       	push	r29
    4592:	cf 93       	push	r28
    4594:	cd b7       	in	r28, 0x3d	; 61
    4596:	de b7       	in	r29, 0x3e	; 62
    4598:	28 97       	sbiw	r28, 0x08	; 8
    459a:	0f b6       	in	r0, 0x3f	; 63
    459c:	f8 94       	cli
    459e:	de bf       	out	0x3e, r29	; 62
    45a0:	0f be       	out	0x3f, r0	; 63
    45a2:	cd bf       	out	0x3d, r28	; 61
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
    45a4:	7b 01       	movw	r14, r22
    45a6:	8c 01       	movw	r16, r24
    45a8:	ba e0       	ldi	r27, 0x0A	; 10
    45aa:	16 95       	lsr	r17
    45ac:	07 95       	ror	r16
    45ae:	f7 94       	ror	r15
    45b0:	e7 94       	ror	r14
    45b2:	ba 95       	dec	r27
    45b4:	d1 f7       	brne	.-12     	; 0x45aa <_nrk_ticks_to_time+0x22>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    45b6:	e9 82       	std	Y+1, r14	; 0x01
    45b8:	fa 82       	std	Y+2, r15	; 0x02
    45ba:	0b 83       	std	Y+3, r16	; 0x03
    45bc:	1c 83       	std	Y+4, r17	; 0x04
nrk_time_t t;

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;
    45be:	73 70       	andi	r23, 0x03	; 3
    45c0:	80 70       	andi	r24, 0x00	; 0
    45c2:	90 70       	andi	r25, 0x00	; 0
    45c4:	23 eb       	ldi	r18, 0xB3	; 179
    45c6:	36 ee       	ldi	r19, 0xE6	; 230
    45c8:	4e e0       	ldi	r20, 0x0E	; 14
    45ca:	50 e0       	ldi	r21, 0x00	; 0
    45cc:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
//ticks+=t->secs*(uint32_t)TICKS_PER_SEC;
return ticks;
}

nrk_time_t _nrk_ticks_to_time(uint32_t ticks)
{
    45d0:	6d 83       	std	Y+5, r22	; 0x05
    45d2:	7e 83       	std	Y+6, r23	; 0x06
    45d4:	8f 83       	std	Y+7, r24	; 0x07
    45d6:	98 87       	std	Y+8, r25	; 0x08
    45d8:	2e 2d       	mov	r18, r14
    45da:	3a 81       	ldd	r19, Y+2	; 0x02
    45dc:	4b 81       	ldd	r20, Y+3	; 0x03
    45de:	5c 81       	ldd	r21, Y+4	; 0x04

t.secs=ticks/TICKS_PER_SEC;
t.nano_secs=(ticks%TICKS_PER_SEC)*NANOS_PER_TICK;

return t;
}
    45e0:	28 96       	adiw	r28, 0x08	; 8
    45e2:	0f b6       	in	r0, 0x3f	; 63
    45e4:	f8 94       	cli
    45e6:	de bf       	out	0x3e, r29	; 62
    45e8:	0f be       	out	0x3f, r0	; 63
    45ea:	cd bf       	out	0x3d, r28	; 61
    45ec:	cf 91       	pop	r28
    45ee:	df 91       	pop	r29
    45f0:	1f 91       	pop	r17
    45f2:	0f 91       	pop	r16
    45f4:	ff 90       	pop	r15
    45f6:	ef 90       	pop	r14
    45f8:	08 95       	ret

000045fa <_nrk_time_to_ticks_long>:

uint32_t _nrk_time_to_ticks_long(nrk_time_t *t)
{
    45fa:	8f 92       	push	r8
    45fc:	9f 92       	push	r9
    45fe:	af 92       	push	r10
    4600:	bf 92       	push	r11
    4602:	cf 92       	push	r12
    4604:	df 92       	push	r13
    4606:	ef 92       	push	r14
    4608:	ff 92       	push	r15
    460a:	0f 93       	push	r16
    460c:	1f 93       	push	r17
    460e:	fc 01       	movw	r30, r24
uint32_t ticks;
uint64_t tmp;
uint8_t i;
// FIXME: This will overflow
if(t->secs>0)
    4610:	20 81       	ld	r18, Z
    4612:	31 81       	ldd	r19, Z+1	; 0x01
    4614:	42 81       	ldd	r20, Z+2	; 0x02
    4616:	53 81       	ldd	r21, Z+3	; 0x03
    4618:	64 81       	ldd	r22, Z+4	; 0x04
    461a:	75 81       	ldd	r23, Z+5	; 0x05
    461c:	86 81       	ldd	r24, Z+6	; 0x06
    461e:	97 81       	ldd	r25, Z+7	; 0x07
    4620:	21 15       	cp	r18, r1
    4622:	31 05       	cpc	r19, r1
    4624:	41 05       	cpc	r20, r1
    4626:	51 05       	cpc	r21, r1
    4628:	09 f4       	brne	.+2      	; 0x462c <_nrk_time_to_ticks_long+0x32>
    462a:	5b c0       	rjmp	.+182    	; 0x46e2 <_nrk_time_to_ticks_long+0xe8>
{
   tmp=t->nano_secs;
    462c:	5b 01       	movw	r10, r22
    462e:	6c 01       	movw	r12, r24
    4630:	ee 24       	eor	r14, r14
    4632:	ff 24       	eor	r15, r15
    4634:	87 01       	movw	r16, r14
   for(i=0; i<t->secs; i++ ) tmp+=NANOS_PER_SEC; // t->nano_secs+=NANOS_PER_SEC;
    4636:	60 e0       	ldi	r22, 0x00	; 0
    4638:	38 c0       	rjmp	.+112    	; 0x46aa <_nrk_time_to_ticks_long+0xb0>
    463a:	8a 2c       	mov	r8, r10
    463c:	ab 2d       	mov	r26, r11
    463e:	a6 53       	subi	r26, 0x36	; 54
    4640:	f1 e0       	ldi	r31, 0x01	; 1
    4642:	ab 15       	cp	r26, r11
    4644:	08 f0       	brcs	.+2      	; 0x4648 <_nrk_time_to_ticks_long+0x4e>
    4646:	f0 e0       	ldi	r31, 0x00	; 0
    4648:	8c 2d       	mov	r24, r12
    464a:	86 56       	subi	r24, 0x66	; 102
    464c:	91 e0       	ldi	r25, 0x01	; 1
    464e:	8c 15       	cp	r24, r12
    4650:	08 f0       	brcs	.+2      	; 0x4654 <_nrk_time_to_ticks_long+0x5a>
    4652:	90 e0       	ldi	r25, 0x00	; 0
    4654:	f8 0f       	add	r31, r24
    4656:	71 e0       	ldi	r23, 0x01	; 1
    4658:	f8 17       	cp	r31, r24
    465a:	08 f0       	brcs	.+2      	; 0x465e <_nrk_time_to_ticks_long+0x64>
    465c:	70 e0       	ldi	r23, 0x00	; 0
    465e:	97 2b       	or	r25, r23
    4660:	7d 2d       	mov	r23, r13
    4662:	75 5c       	subi	r23, 0xC5	; 197
    4664:	e1 e0       	ldi	r30, 0x01	; 1
    4666:	7d 15       	cp	r23, r13
    4668:	08 f0       	brcs	.+2      	; 0x466c <_nrk_time_to_ticks_long+0x72>
    466a:	e0 e0       	ldi	r30, 0x00	; 0
    466c:	97 0f       	add	r25, r23
    466e:	81 e0       	ldi	r24, 0x01	; 1
    4670:	97 17       	cp	r25, r23
    4672:	08 f0       	brcs	.+2      	; 0x4676 <_nrk_time_to_ticks_long+0x7c>
    4674:	80 e0       	ldi	r24, 0x00	; 0
    4676:	8e 2b       	or	r24, r30
    4678:	8e 0d       	add	r24, r14
    467a:	e1 e0       	ldi	r30, 0x01	; 1
    467c:	8e 15       	cp	r24, r14
    467e:	08 f0       	brcs	.+2      	; 0x4682 <_nrk_time_to_ticks_long+0x88>
    4680:	e0 e0       	ldi	r30, 0x00	; 0
    4682:	ef 0d       	add	r30, r15
    4684:	71 e0       	ldi	r23, 0x01	; 1
    4686:	ef 15       	cp	r30, r15
    4688:	08 f0       	brcs	.+2      	; 0x468c <_nrk_time_to_ticks_long+0x92>
    468a:	70 e0       	ldi	r23, 0x00	; 0
    468c:	70 0f       	add	r23, r16
    468e:	b1 e0       	ldi	r27, 0x01	; 1
    4690:	70 17       	cp	r23, r16
    4692:	08 f0       	brcs	.+2      	; 0x4696 <_nrk_time_to_ticks_long+0x9c>
    4694:	b0 e0       	ldi	r27, 0x00	; 0
    4696:	b1 0f       	add	r27, r17
    4698:	a8 2c       	mov	r10, r8
    469a:	ba 2e       	mov	r11, r26
    469c:	cf 2e       	mov	r12, r31
    469e:	d9 2e       	mov	r13, r25
    46a0:	e8 2e       	mov	r14, r24
    46a2:	fe 2e       	mov	r15, r30
    46a4:	07 2f       	mov	r16, r23
    46a6:	1b 2f       	mov	r17, r27
    46a8:	6f 5f       	subi	r22, 0xFF	; 255
    46aa:	86 2f       	mov	r24, r22
    46ac:	90 e0       	ldi	r25, 0x00	; 0
    46ae:	a0 e0       	ldi	r26, 0x00	; 0
    46b0:	b0 e0       	ldi	r27, 0x00	; 0
    46b2:	82 17       	cp	r24, r18
    46b4:	93 07       	cpc	r25, r19
    46b6:	a4 07       	cpc	r26, r20
    46b8:	b5 07       	cpc	r27, r21
    46ba:	08 f4       	brcc	.+2      	; 0x46be <_nrk_time_to_ticks_long+0xc4>
    46bc:	be cf       	rjmp	.-132    	; 0x463a <_nrk_time_to_ticks_long+0x40>
   ticks=tmp/(uint32_t)NANOS_PER_TICK;
    46be:	95 01       	movw	r18, r10
    46c0:	a6 01       	movw	r20, r12
    46c2:	b7 01       	movw	r22, r14
    46c4:	c8 01       	movw	r24, r16
    46c6:	e3 eb       	ldi	r30, 0xB3	; 179
    46c8:	ae 2e       	mov	r10, r30
    46ca:	06 ee       	ldi	r16, 0xE6	; 230
    46cc:	b0 2e       	mov	r11, r16
    46ce:	1e e0       	ldi	r17, 0x0E	; 14
    46d0:	c1 2e       	mov	r12, r17
    46d2:	dd 24       	eor	r13, r13
    46d4:	ee 24       	eor	r14, r14
    46d6:	ff 24       	eor	r15, r15
    46d8:	00 e0       	ldi	r16, 0x00	; 0
    46da:	10 e0       	ldi	r17, 0x00	; 0
    46dc:	0e 94 c0 33 	call	0x6780	; 0x6780 <__udivdi3>
    46e0:	06 c0       	rjmp	.+12     	; 0x46ee <_nrk_time_to_ticks_long+0xf4>
   //ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
}else
{
ticks=t->nano_secs/(uint32_t)NANOS_PER_TICK;
    46e2:	23 eb       	ldi	r18, 0xB3	; 179
    46e4:	36 ee       	ldi	r19, 0xE6	; 230
    46e6:	4e e0       	ldi	r20, 0x0E	; 14
    46e8:	50 e0       	ldi	r21, 0x00	; 0
    46ea:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    46ee:	b9 01       	movw	r22, r18
    46f0:	ca 01       	movw	r24, r20
}
return ticks;
}
    46f2:	1f 91       	pop	r17
    46f4:	0f 91       	pop	r16
    46f6:	ff 90       	pop	r15
    46f8:	ef 90       	pop	r14
    46fa:	df 90       	pop	r13
    46fc:	cf 90       	pop	r12
    46fe:	bf 90       	pop	r11
    4700:	af 90       	pop	r10
    4702:	9f 90       	pop	r9
    4704:	8f 90       	pop	r8
    4706:	08 95       	ret

00004708 <nrk_idle_task>:
#include <nrk_platform_time.h>
#include <nrk_scheduler.h>
#include <stdio.h>

void nrk_idle_task()
{
    4708:	1f 93       	push	r17

  nrk_stack_check(); 
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    {
	    _nrk_cpu_state=CPU_IDLE;
    470a:	11 e0       	ldi	r17, 0x01	; 1
volatile unsigned char *stkc;
// unsigned int *stk ;  // 2 bytes
while(1)
{

  nrk_stack_check(); 
    470c:	0e 94 9c 19 	call	0x3338	; 0x3338 <nrk_stack_check>
  
  if(_nrk_get_next_wakeup()<=NRK_SLEEP_WAKEUP_TIME) 
    4710:	0e 94 6b 26 	call	0x4cd6	; 0x4cd6 <_nrk_get_next_wakeup>
    4714:	85 31       	cpi	r24, 0x15	; 21
    4716:	10 f4       	brcc	.+4      	; 0x471c <nrk_idle_task+0x14>
    {
	    _nrk_cpu_state=CPU_IDLE;
    4718:	10 93 e6 06 	sts	0x06E6, r17
	    // Allow last UART byte to get out
    	    nrk_spin_wait_us(10);  
	    _nrk_cpu_state=CPU_SLEEP;
	    nrk_sleep();
	#else
	    nrk_idle();
    471c:	0e 94 dd 27 	call	0x4fba	; 0x4fba <nrk_idle>
	#endif
    }
 
#ifdef NRK_STACK_CHECK
   if(nrk_idle_task_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    4720:	80 91 8d 05 	lds	r24, 0x058D
    4724:	85 35       	cpi	r24, 0x55	; 85
    4726:	19 f0       	breq	.+6      	; 0x472e <nrk_idle_task+0x26>
    4728:	88 e0       	ldi	r24, 0x08	; 8
    472a:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>
   #ifdef KERNEL_STK_ARRAY
   	if(nrk_kernel_stk[0]!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
   #else
   	stkc=(unsigned char*)(NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE);
   	if(*stkc!=STK_CANARY_VAL) nrk_error_add(NRK_STACK_SMASH);
    472e:	80 91 7e 10 	lds	r24, 0x107E
    4732:	85 35       	cpi	r24, 0x55	; 85
    4734:	59 f3       	breq	.-42     	; 0x470c <nrk_idle_task+0x4>
    4736:	88 e0       	ldi	r24, 0x08	; 8
    4738:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>
    473c:	e7 cf       	rjmp	.-50     	; 0x470c <nrk_idle_task+0x4>

0000473e <_nrk_scheduler>:
// For rfa1:
//#define CONTEXT_SWAP_TIME_BOUND    1500 

uint8_t t;
void inline _nrk_scheduler()
{
    473e:	2f 92       	push	r2
    4740:	3f 92       	push	r3
    4742:	4f 92       	push	r4
    4744:	5f 92       	push	r5
    4746:	6f 92       	push	r6
    4748:	7f 92       	push	r7
    474a:	8f 92       	push	r8
    474c:	9f 92       	push	r9
    474e:	af 92       	push	r10
    4750:	bf 92       	push	r11
    4752:	cf 92       	push	r12
    4754:	df 92       	push	r13
    4756:	ef 92       	push	r14
    4758:	ff 92       	push	r15
    475a:	0f 93       	push	r16
    475c:	1f 93       	push	r17
    475e:	df 93       	push	r29
    4760:	cf 93       	push	r28
    4762:	0f 92       	push	r0
    4764:	cd b7       	in	r28, 0x3d	; 61
    4766:	de b7       	in	r29, 0x3e	; 62
    int8_t task_ID;
    uint16_t next_wake;
    uint16_t start_time_stamp;

    _nrk_precision_os_timer_reset();
    4768:	0e 94 6a 26 	call	0x4cd4	; 0x4cd4 <_nrk_precision_os_timer_reset>
    nrk_int_disable();   // this should be removed...  Not needed
    476c:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>


#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    _nrk_high_speed_timer_reset();
    4770:	0e 94 e6 25 	call	0x4bcc	; 0x4bcc <_nrk_high_speed_timer_reset>
    start_time_stamp=_nrk_high_speed_timer_get();
    4774:	0e 94 ec 25 	call	0x4bd8	; 0x4bd8 <_nrk_high_speed_timer_get>
    4778:	2c 01       	movw	r4, r24
#endif
    _nrk_set_next_wakeup(MAX_SCHED_WAKEUP_TIME);
    477a:	8a ef       	ldi	r24, 0xFA	; 250
    477c:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>
    if((_nrk_cpu_state!=CPU_ACTIVE) && (_nrk_os_timer_get()>nrk_max_sleep_wakeup_time))
        nrk_max_sleep_wakeup_time=_nrk_os_timer_get();
#endif
    //while(_nrk_time_trigger>0)
    //{
    nrk_system_time.nano_secs+=((uint32_t)_nrk_prev_timer_val*NANOS_PER_TICK);
    4780:	60 91 68 05 	lds	r22, 0x0568
    4784:	70 e0       	ldi	r23, 0x00	; 0
    4786:	80 e0       	ldi	r24, 0x00	; 0
    4788:	90 e0       	ldi	r25, 0x00	; 0
    478a:	23 eb       	ldi	r18, 0xB3	; 179
    478c:	36 ee       	ldi	r19, 0xE6	; 230
    478e:	4e e0       	ldi	r20, 0x0E	; 14
    4790:	50 e0       	ldi	r21, 0x00	; 0
    4792:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    4796:	7b 01       	movw	r14, r22
    4798:	8c 01       	movw	r16, r24
    479a:	80 91 ed 06 	lds	r24, 0x06ED
    479e:	90 91 ee 06 	lds	r25, 0x06EE
    47a2:	a0 91 ef 06 	lds	r26, 0x06EF
    47a6:	b0 91 f0 06 	lds	r27, 0x06F0
    47aa:	e8 0e       	add	r14, r24
    47ac:	f9 1e       	adc	r15, r25
    47ae:	0a 1f       	adc	r16, r26
    47b0:	1b 1f       	adc	r17, r27
    nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47b2:	c8 01       	movw	r24, r16
    47b4:	b7 01       	movw	r22, r14
    47b6:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    47ba:	e6 1a       	sub	r14, r22
    47bc:	f7 0a       	sbc	r15, r23
    47be:	08 0b       	sbc	r16, r24
    47c0:	19 0b       	sbc	r17, r25
    47c2:	80 91 e9 06 	lds	r24, 0x06E9
    47c6:	90 91 ea 06 	lds	r25, 0x06EA
    47ca:	a0 91 eb 06 	lds	r26, 0x06EB
    47ce:	b0 91 ec 06 	lds	r27, 0x06EC

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47d2:	73 eb       	ldi	r23, 0xB3	; 179
    47d4:	a7 2e       	mov	r10, r23
    47d6:	76 ee       	ldi	r23, 0xE6	; 230
    47d8:	b7 2e       	mov	r11, r23
    47da:	7e e0       	ldi	r23, 0x0E	; 14
    47dc:	c7 2e       	mov	r12, r23
    47de:	d1 2c       	mov	r13, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    47e0:	14 c0       	rjmp	.+40     	; 0x480a <_nrk_scheduler+0xcc>
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
    47e2:	80 e0       	ldi	r24, 0x00	; 0
    47e4:	96 e3       	ldi	r25, 0x36	; 54
    47e6:	a5 e6       	ldi	r26, 0x65	; 101
    47e8:	b4 ec       	ldi	r27, 0xC4	; 196
    47ea:	e8 0e       	add	r14, r24
    47ec:	f9 1e       	adc	r15, r25
    47ee:	0a 1f       	adc	r16, r26
    47f0:	1b 1f       	adc	r17, r27
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    47f2:	c8 01       	movw	r24, r16
    47f4:	b7 01       	movw	r22, r14
    47f6:	a6 01       	movw	r20, r12
    47f8:	95 01       	movw	r18, r10
    47fa:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    47fe:	e6 1a       	sub	r14, r22
    4800:	f7 0a       	sbc	r15, r23
    4802:	08 0b       	sbc	r16, r24
    4804:	19 0b       	sbc	r17, r25
    4806:	d4 01       	movw	r26, r8
    4808:	c3 01       	movw	r24, r6
    480a:	3c 01       	movw	r6, r24
    480c:	4d 01       	movw	r8, r26
    480e:	08 94       	sec
    4810:	61 1c       	adc	r6, r1
    4812:	71 1c       	adc	r7, r1
    4814:	81 1c       	adc	r8, r1
    4816:	91 1c       	adc	r9, r1
        else
            _nrk_stats_task_preempted(nrk_cur_task_TCB->task_ID, _nrk_prev_timer_val);
    }
#endif

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    4818:	e0 e0       	ldi	r30, 0x00	; 0
    481a:	ee 16       	cp	r14, r30
    481c:	ea ec       	ldi	r30, 0xCA	; 202
    481e:	fe 06       	cpc	r15, r30
    4820:	ea e9       	ldi	r30, 0x9A	; 154
    4822:	0e 07       	cpc	r16, r30
    4824:	eb e3       	ldi	r30, 0x3B	; 59
    4826:	1e 07       	cpc	r17, r30
    4828:	e0 f6       	brcc	.-72     	; 0x47e2 <_nrk_scheduler+0xa4>
    482a:	80 93 e9 06 	sts	0x06E9, r24
    482e:	90 93 ea 06 	sts	0x06EA, r25
    4832:	a0 93 eb 06 	sts	0x06EB, r26
    4836:	b0 93 ec 06 	sts	0x06EC, r27
    483a:	e0 92 ed 06 	sts	0x06ED, r14
    483e:	f0 92 ee 06 	sts	0x06EE, r15
    4842:	00 93 ef 06 	sts	0x06EF, r16
    4846:	10 93 f0 06 	sts	0x06F0, r17
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    }
    //  _nrk_time_trigger--;
    //}
    if(nrk_cur_task_TCB->suspend_flag==1 && nrk_cur_task_TCB->task_state!=FINISHED)
    484a:	e0 91 f2 06 	lds	r30, 0x06F2
    484e:	f0 91 f3 06 	lds	r31, 0x06F3
    4852:	85 81       	ldd	r24, Z+5	; 0x05
    4854:	88 23       	and	r24, r24
    4856:	b9 f0       	breq	.+46     	; 0x4886 <_nrk_scheduler+0x148>
    4858:	81 85       	ldd	r24, Z+9	; 0x09
    485a:	84 30       	cpi	r24, 0x04	; 4
    485c:	a1 f0       	breq	.+40     	; 0x4886 <_nrk_scheduler+0x148>
    {
        //	nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;

        if(nrk_cur_task_TCB->event_suspend==RSRC_EVENT_SUSPENDED)
    485e:	87 81       	ldd	r24, Z+7	; 0x07
    4860:	82 30       	cpi	r24, 0x02	; 2
    4862:	29 f0       	breq	.+10     	; 0x486e <_nrk_scheduler+0x130>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==0)
    4864:	88 23       	and	r24, r24
    4866:	41 f0       	breq	.+16     	; 0x4878 <_nrk_scheduler+0x13a>
    4868:	86 81       	ldd	r24, Z+6	; 0x06
    486a:	88 23       	and	r24, r24
    486c:	11 f4       	brne	.+4      	; 0x4872 <_nrk_scheduler+0x134>
            nrk_cur_task_TCB->task_state = EVENT_SUSPENDED;
    486e:	85 e0       	ldi	r24, 0x05	; 5
    4870:	01 c0       	rjmp	.+2      	; 0x4874 <_nrk_scheduler+0x136>
        else if( nrk_cur_task_TCB->event_suspend>0 && nrk_cur_task_TCB->nw_flag==1)
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4872:	83 e0       	ldi	r24, 0x03	; 3
    4874:	81 87       	std	Z+9, r24	; 0x09
    4876:	04 c0       	rjmp	.+8      	; 0x4880 <_nrk_scheduler+0x142>
        else
        {
            nrk_cur_task_TCB->task_state = SUSPENDED;
    4878:	83 e0       	ldi	r24, 0x03	; 3
    487a:	81 87       	std	Z+9, r24	; 0x09
            nrk_cur_task_TCB->event_suspend=0;
    487c:	17 82       	std	Z+7, r1	; 0x07
            nrk_cur_task_TCB->nw_flag=0;
    487e:	16 82       	std	Z+6, r1	; 0x06
        }
        nrk_rem_from_readyQ(nrk_cur_task_TCB->task_ID);
    4880:	80 85       	ldd	r24, Z+8	; 0x08
    4882:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <nrk_rem_from_readyQ>

    // Update cpu used value for ended task
    // If the task has used its reserve, suspend task
    // Don't disable IdleTask which is 0
    // Don't decrease cpu_remaining if reserve is 0 and hence disabled
    if(nrk_cur_task_TCB->cpu_reserve!=0 && nrk_cur_task_TCB->task_ID!=NRK_IDLE_TASK_ID && nrk_cur_task_TCB->task_state!=FINISHED )
    4886:	e0 91 f2 06 	lds	r30, 0x06F2
    488a:	f0 91 f3 06 	lds	r31, 0x06F3
    488e:	85 8d       	ldd	r24, Z+29	; 0x1d
    4890:	96 8d       	ldd	r25, Z+30	; 0x1e
    4892:	00 97       	sbiw	r24, 0x00	; 0
    4894:	99 f1       	breq	.+102    	; 0x48fc <_nrk_scheduler+0x1be>
    4896:	60 85       	ldd	r22, Z+8	; 0x08
    4898:	66 23       	and	r22, r22
    489a:	81 f1       	breq	.+96     	; 0x48fc <_nrk_scheduler+0x1be>
    489c:	81 85       	ldd	r24, Z+9	; 0x09
    489e:	84 30       	cpi	r24, 0x04	; 4
    48a0:	69 f1       	breq	.+90     	; 0x48fc <_nrk_scheduler+0x1be>
    {
        if(nrk_cur_task_TCB->cpu_remaining<_nrk_prev_timer_val)
    48a2:	21 8d       	ldd	r18, Z+25	; 0x19
    48a4:	32 8d       	ldd	r19, Z+26	; 0x1a
    48a6:	80 91 68 05 	lds	r24, 0x0568
    48aa:	90 e0       	ldi	r25, 0x00	; 0
    48ac:	28 17       	cp	r18, r24
    48ae:	39 07       	cpc	r19, r25
    48b0:	50 f4       	brcc	.+20     	; 0x48c6 <_nrk_scheduler+0x188>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_ERROR,nrk_cur_task_TCB->task_ID);
    48b2:	82 e0       	ldi	r24, 0x02	; 2
    48b4:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
            nrk_cur_task_TCB->cpu_remaining=0;
    48b8:	e0 91 f2 06 	lds	r30, 0x06F2
    48bc:	f0 91 f3 06 	lds	r31, 0x06F3
    48c0:	12 8e       	std	Z+26, r1	; 0x1a
    48c2:	11 8e       	std	Z+25, r1	; 0x19
    48c4:	04 c0       	rjmp	.+8      	; 0x48ce <_nrk_scheduler+0x190>
        }
        else
            nrk_cur_task_TCB->cpu_remaining-=_nrk_prev_timer_val;
    48c6:	28 1b       	sub	r18, r24
    48c8:	39 0b       	sbc	r19, r25
    48ca:	32 8f       	std	Z+26, r19	; 0x1a
    48cc:	21 8f       	std	Z+25, r18	; 0x19

        task_ID= nrk_cur_task_TCB->task_ID;
    48ce:	e0 91 f2 06 	lds	r30, 0x06F2
    48d2:	f0 91 f3 06 	lds	r31, 0x06F3
    48d6:	00 85       	ldd	r16, Z+8	; 0x08

        if (nrk_cur_task_TCB->cpu_remaining ==0 )
    48d8:	21 8d       	ldd	r18, Z+25	; 0x19
    48da:	32 8d       	ldd	r19, Z+26	; 0x1a
    48dc:	21 15       	cp	r18, r1
    48de:	31 05       	cpc	r19, r1
    48e0:	69 f4       	brne	.+26     	; 0x48fc <_nrk_scheduler+0x1be>
        {
#ifdef NRK_STATS_TRACKER
            _nrk_stats_add_violation(nrk_cur_task_TCB->task_ID);
#endif
            nrk_kernel_error_add(NRK_RESERVE_VIOLATED,task_ID);
    48e2:	83 e0       	ldi	r24, 0x03	; 3
    48e4:	60 2f       	mov	r22, r16
    48e6:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
            nrk_cur_task_TCB->task_state = SUSPENDED;
    48ea:	e0 91 f2 06 	lds	r30, 0x06F2
    48ee:	f0 91 f3 06 	lds	r31, 0x06F3
    48f2:	83 e0       	ldi	r24, 0x03	; 3
    48f4:	81 87       	std	Z+9, r24	; 0x09
            nrk_rem_from_readyQ(task_ID);
    48f6:	80 2f       	mov	r24, r16
    48f8:	0e 94 1c 1e 	call	0x3c38	; 0x3c38 <nrk_rem_from_readyQ>
    48fc:	6f e2       	ldi	r22, 0x2F	; 47
    48fe:	26 2e       	mov	r2, r22
    4900:	66 e0       	ldi	r22, 0x06	; 6
    4902:	36 2e       	mov	r3, r22

    while(nrk_system_time.nano_secs>=NANOS_PER_SEC)
    {
        nrk_system_time.nano_secs-=NANOS_PER_SEC;
        nrk_system_time.secs++;
        nrk_system_time.nano_secs-=(nrk_system_time.nano_secs%(uint32_t)NANOS_PER_TICK);
    4904:	00 e6       	ldi	r16, 0x60	; 96
    4906:	1a ee       	ldi	r17, 0xEA	; 234
    4908:	20 e0       	ldi	r18, 0x00	; 0
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
                    nrk_task_TCB[task_ID].num_periods=1;
    490a:	51 e0       	ldi	r21, 0x01	; 1
    490c:	65 2e       	mov	r6, r21
    490e:	71 2c       	mov	r7, r1
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4910:	4a ef       	ldi	r20, 0xFA	; 250
    4912:	e4 2e       	mov	r14, r20
    4914:	f1 2c       	mov	r15, r1
                nrk_task_TCB[task_ID].nw_flag=0;
                nrk_task_TCB[task_ID].suspend_flag=0;
                if(nrk_task_TCB[task_ID].num_periods==1)
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
                    nrk_task_TCB[task_ID].task_state = READY;
    4916:	32 e0       	ldi	r19, 0x02	; 2
    4918:	93 2e       	mov	r9, r19
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    491a:	91 e0       	ldi	r25, 0x01	; 1
    491c:	a9 2e       	mov	r10, r25
    491e:	b1 2c       	mov	r11, r1
    4920:	c1 2c       	mov	r12, r1
    4922:	d1 2c       	mov	r13, r1

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    {
        if(nrk_task_TCB[task_ID].task_ID==-1) continue;
    4924:	d1 01       	movw	r26, r2
    4926:	13 96       	adiw	r26, 0x03	; 3
    4928:	8c 91       	ld	r24, X
    492a:	13 97       	sbiw	r26, 0x03	; 3
    492c:	8f 3f       	cpi	r24, 0xFF	; 255
    492e:	09 f4       	brne	.+2      	; 0x4932 <_nrk_scheduler+0x1f4>
    4930:	c4 c0       	rjmp	.+392    	; 0x4aba <_nrk_scheduler+0x37c>
        nrk_task_TCB[task_ID].suspend_flag=0;
    4932:	1c 92       	st	X, r1
        if( nrk_task_TCB[task_ID].task_ID!=NRK_IDLE_TASK_ID && nrk_task_TCB[task_ID].task_state!=FINISHED )
    4934:	88 23       	and	r24, r24
    4936:	09 f4       	brne	.+2      	; 0x493a <_nrk_scheduler+0x1fc>
    4938:	43 c0       	rjmp	.+134    	; 0x49c0 <_nrk_scheduler+0x282>
    493a:	14 96       	adiw	r26, 0x04	; 4
    493c:	8c 91       	ld	r24, X
    493e:	14 97       	sbiw	r26, 0x04	; 4
    4940:	84 30       	cpi	r24, 0x04	; 4
    4942:	f1 f1       	breq	.+124    	; 0x49c0 <_nrk_scheduler+0x282>
        {
            if(  nrk_task_TCB[task_ID].next_wakeup >= _nrk_prev_timer_val )
    4944:	50 96       	adiw	r26, 0x10	; 16
    4946:	4d 91       	ld	r20, X+
    4948:	5c 91       	ld	r21, X
    494a:	51 97       	sbiw	r26, 0x11	; 17
    494c:	80 91 68 05 	lds	r24, 0x0568
    4950:	90 e0       	ldi	r25, 0x00	; 0
    4952:	48 17       	cp	r20, r24
    4954:	59 07       	cpc	r21, r25
    4956:	38 f0       	brcs	.+14     	; 0x4966 <_nrk_scheduler+0x228>
                nrk_task_TCB[task_ID].next_wakeup-=_nrk_prev_timer_val;
    4958:	48 1b       	sub	r20, r24
    495a:	59 0b       	sbc	r21, r25
    495c:	51 96       	adiw	r26, 0x11	; 17
    495e:	5c 93       	st	X, r21
    4960:	4e 93       	st	-X, r20
    4962:	50 97       	sbiw	r26, 0x10	; 16
    4964:	03 c0       	rjmp	.+6      	; 0x496c <_nrk_scheduler+0x22e>
            else
            {
                nrk_task_TCB[task_ID].next_wakeup=0;
    4966:	f1 01       	movw	r30, r2
    4968:	11 8a       	std	Z+17, r1	; 0x11
    496a:	10 8a       	std	Z+16, r1	; 0x10
            }
            // Do next period book keeping.
            // next_period needs to be set such that the period is kept consistent even if other
            // wait until functions are called.
            if( nrk_task_TCB[task_ID].next_period >= _nrk_prev_timer_val )
    496c:	d1 01       	movw	r26, r2
    496e:	52 96       	adiw	r26, 0x12	; 18
    4970:	4d 91       	ld	r20, X+
    4972:	5c 91       	ld	r21, X
    4974:	53 97       	sbiw	r26, 0x13	; 19
    4976:	48 17       	cp	r20, r24
    4978:	59 07       	cpc	r21, r25
    497a:	38 f0       	brcs	.+14     	; 0x498a <_nrk_scheduler+0x24c>
                nrk_task_TCB[task_ID].next_period-=_nrk_prev_timer_val;
    497c:	48 1b       	sub	r20, r24
    497e:	59 0b       	sbc	r21, r25
    4980:	53 96       	adiw	r26, 0x13	; 19
    4982:	5c 93       	st	X, r21
    4984:	4e 93       	st	-X, r20
    4986:	52 97       	sbiw	r26, 0x12	; 18
    4988:	12 c0       	rjmp	.+36     	; 0x49ae <_nrk_scheduler+0x270>
            else
            {
                if(nrk_task_TCB[task_ID].period>_nrk_prev_timer_val)
    498a:	f1 01       	movw	r30, r2
    498c:	66 89       	ldd	r22, Z+22	; 0x16
    498e:	77 89       	ldd	r23, Z+23	; 0x17
    4990:	86 17       	cp	r24, r22
    4992:	97 07       	cpc	r25, r23
    4994:	28 f4       	brcc	.+10     	; 0x49a0 <_nrk_scheduler+0x262>
                    nrk_task_TCB[task_ID].next_period= nrk_task_TCB[task_ID].period-_nrk_prev_timer_val;
    4996:	68 1b       	sub	r22, r24
    4998:	79 0b       	sbc	r23, r25
    499a:	73 8b       	std	Z+19, r23	; 0x13
    499c:	62 8b       	std	Z+18, r22	; 0x12
    499e:	07 c0       	rjmp	.+14     	; 0x49ae <_nrk_scheduler+0x270>
                else
                    nrk_task_TCB[task_ID].next_period= _nrk_prev_timer_val % nrk_task_TCB[task_ID].period;
    49a0:	0e 94 5b 41 	call	0x82b6	; 0x82b6 <__udivmodhi4>
    49a4:	d1 01       	movw	r26, r2
    49a6:	53 96       	adiw	r26, 0x13	; 19
    49a8:	9c 93       	st	X, r25
    49aa:	8e 93       	st	-X, r24
    49ac:	52 97       	sbiw	r26, 0x12	; 18
            }
            if(nrk_task_TCB[task_ID].next_period==0) nrk_task_TCB[task_ID].next_period=nrk_task_TCB[task_ID].period;
    49ae:	f1 01       	movw	r30, r2
    49b0:	82 89       	ldd	r24, Z+18	; 0x12
    49b2:	93 89       	ldd	r25, Z+19	; 0x13
    49b4:	00 97       	sbiw	r24, 0x00	; 0
    49b6:	21 f4       	brne	.+8      	; 0x49c0 <_nrk_scheduler+0x282>
    49b8:	86 89       	ldd	r24, Z+22	; 0x16
    49ba:	97 89       	ldd	r25, Z+23	; 0x17
    49bc:	93 8b       	std	Z+19, r25	; 0x13
    49be:	82 8b       	std	Z+18, r24	; 0x12

        }


        // Look for Next Task that Might Wakeup to interrupt current task
        if (nrk_task_TCB[task_ID].task_state == SUSPENDED )
    49c0:	d1 01       	movw	r26, r2
    49c2:	14 96       	adiw	r26, 0x04	; 4
    49c4:	8c 91       	ld	r24, X
    49c6:	14 97       	sbiw	r26, 0x04	; 4
    49c8:	83 30       	cpi	r24, 0x03	; 3
    49ca:	09 f0       	breq	.+2      	; 0x49ce <_nrk_scheduler+0x290>
    49cc:	76 c0       	rjmp	.+236    	; 0x4aba <_nrk_scheduler+0x37c>
        {
            // printf( "Task: %d nw: %d\n",task_ID,nrk_task_TCB[task_ID].next_wakeup);
            // If a task needs to become READY, make it ready
            if (nrk_task_TCB[task_ID].next_wakeup == 0)
    49ce:	50 96       	adiw	r26, 0x10	; 16
    49d0:	8d 91       	ld	r24, X+
    49d2:	9c 91       	ld	r25, X
    49d4:	51 97       	sbiw	r26, 0x11	; 17
    49d6:	00 97       	sbiw	r24, 0x00	; 0
    49d8:	09 f0       	breq	.+2      	; 0x49dc <_nrk_scheduler+0x29e>
    49da:	66 c0       	rjmp	.+204    	; 0x4aa8 <_nrk_scheduler+0x36a>
            {
                // printf( "Adding back %d\n",task_ID );
                if(nrk_task_TCB[task_ID].event_suspend>0 && nrk_task_TCB[task_ID].nw_flag==1) nrk_task_TCB[task_ID].active_signal_mask=SIG(nrk_wakeup_signal);
    49dc:	12 96       	adiw	r26, 0x02	; 2
    49de:	8c 91       	ld	r24, X
    49e0:	12 97       	sbiw	r26, 0x02	; 2
    49e2:	88 23       	and	r24, r24
    49e4:	a9 f0       	breq	.+42     	; 0x4a10 <_nrk_scheduler+0x2d2>
    49e6:	11 96       	adiw	r26, 0x01	; 1
    49e8:	8c 91       	ld	r24, X
    49ea:	11 97       	sbiw	r26, 0x01	; 1
    49ec:	88 23       	and	r24, r24
    49ee:	81 f0       	breq	.+32     	; 0x4a10 <_nrk_scheduler+0x2d2>
    49f0:	d6 01       	movw	r26, r12
    49f2:	c5 01       	movw	r24, r10
    49f4:	00 90 e2 06 	lds	r0, 0x06E2
    49f8:	04 c0       	rjmp	.+8      	; 0x4a02 <_nrk_scheduler+0x2c4>
    49fa:	88 0f       	add	r24, r24
    49fc:	99 1f       	adc	r25, r25
    49fe:	aa 1f       	adc	r26, r26
    4a00:	bb 1f       	adc	r27, r27
    4a02:	0a 94       	dec	r0
    4a04:	d2 f7       	brpl	.-12     	; 0x49fa <_nrk_scheduler+0x2bc>
    4a06:	f1 01       	movw	r30, r2
    4a08:	84 87       	std	Z+12, r24	; 0x0c
    4a0a:	95 87       	std	Z+13, r25	; 0x0d
    4a0c:	a6 87       	std	Z+14, r26	; 0x0e
    4a0e:	b7 87       	std	Z+15, r27	; 0x0f
                //if(nrk_task_TCB[task_ID].event_suspend==0) nrk_task_TCB[task_ID].active_signal_mask=0;
                nrk_task_TCB[task_ID].event_suspend=0;
    4a10:	d1 01       	movw	r26, r2
    4a12:	12 96       	adiw	r26, 0x02	; 2
    4a14:	1c 92       	st	X, r1
    4a16:	12 97       	sbiw	r26, 0x02	; 2
                nrk_task_TCB[task_ID].nw_flag=0;
    4a18:	11 96       	adiw	r26, 0x01	; 1
    4a1a:	1c 92       	st	X, r1
    4a1c:	11 97       	sbiw	r26, 0x01	; 1
                nrk_task_TCB[task_ID].suspend_flag=0;
    4a1e:	1c 92       	st	X, r1
                if(nrk_task_TCB[task_ID].num_periods==1)
    4a20:	5a 96       	adiw	r26, 0x1a	; 26
    4a22:	4d 91       	ld	r20, X+
    4a24:	5c 91       	ld	r21, X
    4a26:	5b 97       	sbiw	r26, 0x1b	; 27
    4a28:	56 96       	adiw	r26, 0x16	; 22
    4a2a:	8d 91       	ld	r24, X+
    4a2c:	9c 91       	ld	r25, X
    4a2e:	57 97       	sbiw	r26, 0x17	; 23
    4a30:	58 96       	adiw	r26, 0x18	; 24
    4a32:	6d 91       	ld	r22, X+
    4a34:	7c 91       	ld	r23, X
    4a36:	59 97       	sbiw	r26, 0x19	; 25
    4a38:	41 30       	cpi	r20, 0x01	; 1
    4a3a:	51 05       	cpc	r21, r1
    4a3c:	d9 f4       	brne	.+54     	; 0x4a74 <_nrk_scheduler+0x336>
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4a3e:	55 96       	adiw	r26, 0x15	; 21
    4a40:	7c 93       	st	X, r23
    4a42:	6e 93       	st	-X, r22
    4a44:	54 97       	sbiw	r26, 0x14	; 20
                    nrk_task_TCB[task_ID].task_state = READY;
    4a46:	14 96       	adiw	r26, 0x04	; 4
    4a48:	9c 92       	st	X, r9
    4a4a:	14 97       	sbiw	r26, 0x04	; 4
                    nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
    4a4c:	52 96       	adiw	r26, 0x12	; 18
    4a4e:	4d 91       	ld	r20, X+
    4a50:	5c 91       	ld	r21, X
    4a52:	53 97       	sbiw	r26, 0x13	; 19
    4a54:	51 96       	adiw	r26, 0x11	; 17
    4a56:	5c 93       	st	X, r21
    4a58:	4e 93       	st	-X, r20
    4a5a:	50 97       	sbiw	r26, 0x10	; 16
                    // If there is no period set, don't wakeup periodically
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4a5c:	00 97       	sbiw	r24, 0x00	; 0
    4a5e:	21 f4       	brne	.+8      	; 0x4a68 <_nrk_scheduler+0x32a>
    4a60:	51 96       	adiw	r26, 0x11	; 17
    4a62:	fc 92       	st	X, r15
    4a64:	ee 92       	st	-X, r14
    4a66:	50 97       	sbiw	r26, 0x10	; 16
                    nrk_add_to_readyQ(task_ID);
    4a68:	82 2f       	mov	r24, r18
    4a6a:	29 83       	std	Y+1, r18	; 0x01
    4a6c:	0e 94 6b 1d 	call	0x3ad6	; 0x3ad6 <nrk_add_to_readyQ>
    4a70:	29 81       	ldd	r18, Y+1	; 0x01
    4a72:	1a c0       	rjmp	.+52     	; 0x4aa8 <_nrk_scheduler+0x36a>
                }
                else
                {
                    nrk_task_TCB[task_ID].cpu_remaining = nrk_task_TCB[task_ID].cpu_reserve;
    4a74:	f1 01       	movw	r30, r2
    4a76:	75 8b       	std	Z+21, r23	; 0x15
    4a78:	64 8b       	std	Z+20, r22	; 0x14
                    //nrk_task_TCB[task_ID].next_wakeup = nrk_task_TCB[task_ID].next_period;
                    //nrk_task_TCB[task_ID].num_periods--;
                    nrk_task_TCB[task_ID].next_wakeup = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4a7a:	ba 01       	movw	r22, r20
    4a7c:	61 50       	subi	r22, 0x01	; 1
    4a7e:	70 40       	sbci	r23, 0x00	; 0
    4a80:	68 9f       	mul	r22, r24
    4a82:	a0 01       	movw	r20, r0
    4a84:	69 9f       	mul	r22, r25
    4a86:	50 0d       	add	r21, r0
    4a88:	78 9f       	mul	r23, r24
    4a8a:	50 0d       	add	r21, r0
    4a8c:	11 24       	eor	r1, r1
    4a8e:	51 8b       	std	Z+17, r21	; 0x11
    4a90:	40 8b       	std	Z+16, r20	; 0x10
                    nrk_task_TCB[task_ID].next_period = (nrk_task_TCB[task_ID].period*(nrk_task_TCB[task_ID].num_periods-1));
    4a92:	53 8b       	std	Z+19, r21	; 0x13
    4a94:	42 8b       	std	Z+18, r20	; 0x12
                    if(nrk_task_TCB[task_ID].period==0) nrk_task_TCB[task_ID].next_wakeup = MAX_SCHED_WAKEUP_TIME;
    4a96:	00 97       	sbiw	r24, 0x00	; 0
    4a98:	11 f4       	brne	.+4      	; 0x4a9e <_nrk_scheduler+0x360>
    4a9a:	f1 8a       	std	Z+17, r15	; 0x11
    4a9c:	e0 8a       	std	Z+16, r14	; 0x10
                    nrk_task_TCB[task_ID].num_periods=1;
    4a9e:	d1 01       	movw	r26, r2
    4aa0:	5b 96       	adiw	r26, 0x1b	; 27
    4aa2:	7c 92       	st	X, r7
    4aa4:	6e 92       	st	-X, r6
    4aa6:	5a 97       	sbiw	r26, 0x1a	; 26
                    //			printf( "np = %d\r\n",nrk_task_TCB[task_ID].next_wakeup);
                    //			nrk_task_TCB[task_ID].num_periods=1;
                }
            }

            if(nrk_task_TCB[task_ID].next_wakeup!=0 &&
    4aa8:	f1 01       	movw	r30, r2
    4aaa:	80 89       	ldd	r24, Z+16	; 0x10
    4aac:	91 89       	ldd	r25, Z+17	; 0x11
    4aae:	00 97       	sbiw	r24, 0x00	; 0
    4ab0:	21 f0       	breq	.+8      	; 0x4aba <_nrk_scheduler+0x37c>
    4ab2:	80 17       	cp	r24, r16
    4ab4:	91 07       	cpc	r25, r17
    4ab6:	08 f4       	brcc	.+2      	; 0x4aba <_nrk_scheduler+0x37c>
    4ab8:	8c 01       	movw	r16, r24

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4aba:	2f 5f       	subi	r18, 0xFF	; 255
    4abc:	81 e2       	ldi	r24, 0x21	; 33
    4abe:	90 e0       	ldi	r25, 0x00	; 0
    4ac0:	28 0e       	add	r2, r24
    4ac2:	39 1e       	adc	r3, r25
    4ac4:	25 30       	cpi	r18, 0x05	; 5
    4ac6:	09 f0       	breq	.+2      	; 0x4aca <_nrk_scheduler+0x38c>
    4ac8:	2d cf       	rjmp	.-422    	; 0x4924 <_nrk_scheduler+0x1e6>


#ifdef NRK_STATS_TRACKER
    _nrk_stats_task_start(nrk_cur_task_TCB->task_ID);
#endif
    task_ID = nrk_get_high_ready_task_ID();
    4aca:	0e 94 2e 1d 	call	0x3a5c	; 0x3a5c <nrk_get_high_ready_task_ID>
    4ace:	e8 2e       	mov	r14, r24
    nrk_high_ready_prio = nrk_task_TCB[task_ID].task_prio;
    4ad0:	28 2f       	mov	r18, r24
    4ad2:	33 27       	eor	r19, r19
    4ad4:	27 fd       	sbrc	r18, 7
    4ad6:	30 95       	com	r19
    4ad8:	f9 01       	movw	r30, r18
    4ada:	85 e0       	ldi	r24, 0x05	; 5
    4adc:	ee 0f       	add	r30, r30
    4ade:	ff 1f       	adc	r31, r31
    4ae0:	8a 95       	dec	r24
    4ae2:	e1 f7       	brne	.-8      	; 0x4adc <_nrk_scheduler+0x39e>
    4ae4:	e2 0f       	add	r30, r18
    4ae6:	f3 1f       	adc	r31, r19
    4ae8:	e6 5d       	subi	r30, 0xD6	; 214
    4aea:	f9 4f       	sbci	r31, 0xF9	; 249
    4aec:	82 85       	ldd	r24, Z+10	; 0x0a
    4aee:	80 93 f4 06 	sts	0x06F4, r24
    nrk_high_ready_TCB = &nrk_task_TCB[task_ID];
    4af2:	f0 93 e4 06 	sts	0x06E4, r31
    4af6:	e0 93 e3 06 	sts	0x06E3, r30
    // task_ID holds the highest priority READY task ID
    // So nrk_task_TCB[task_ID].cpu_remaining holds the READY task's end time

    // Now we pick the next wakeup (either the end of the current task, or the possible resume
    // of a suspended task)
    if(task_ID!=NRK_IDLE_TASK_ID)
    4afa:	ee 20       	and	r14, r14
    4afc:	b9 f0       	breq	.+46     	; 0x4b2c <_nrk_scheduler+0x3ee>
    {
        // You are a non-Idle Task
        if(nrk_task_TCB[task_ID].cpu_reserve!=0 && nrk_task_TCB[task_ID].cpu_remaining<MAX_SCHED_WAKEUP_TIME)
    4afe:	25 8d       	ldd	r18, Z+29	; 0x1d
    4b00:	36 8d       	ldd	r19, Z+30	; 0x1e
    4b02:	21 15       	cp	r18, r1
    4b04:	31 05       	cpc	r19, r1
    4b06:	51 f0       	breq	.+20     	; 0x4b1c <_nrk_scheduler+0x3de>
    4b08:	21 8d       	ldd	r18, Z+25	; 0x19
    4b0a:	32 8d       	ldd	r19, Z+26	; 0x1a
    4b0c:	2a 3f       	cpi	r18, 0xFA	; 250
    4b0e:	31 05       	cpc	r19, r1
    4b10:	28 f4       	brcc	.+10     	; 0x4b1c <_nrk_scheduler+0x3de>
        {
            if(next_wake>nrk_task_TCB[task_ID].cpu_remaining)
    4b12:	20 17       	cp	r18, r16
    4b14:	31 07       	cpc	r19, r17
    4b16:	08 f4       	brcc	.+2      	; 0x4b1a <_nrk_scheduler+0x3dc>
    4b18:	4b c0       	rjmp	.+150    	; 0x4bb0 <_nrk_scheduler+0x472>
    4b1a:	0d c0       	rjmp	.+26     	; 0x4b36 <_nrk_scheduler+0x3f8>
    4b1c:	98 01       	movw	r18, r16
    4b1e:	0b 3f       	cpi	r16, 0xFB	; 251
    4b20:	11 05       	cpc	r17, r1
    4b22:	08 f4       	brcc	.+2      	; 0x4b26 <_nrk_scheduler+0x3e8>
    4b24:	45 c0       	rjmp	.+138    	; 0x4bb0 <_nrk_scheduler+0x472>
    4b26:	2a ef       	ldi	r18, 0xFA	; 250
    4b28:	30 e0       	ldi	r19, 0x00	; 0
    4b2a:	42 c0       	rjmp	.+132    	; 0x4bb0 <_nrk_scheduler+0x472>
    }*/


    //  If we disable power down, we still need to wakeup before the overflow
#ifdef NRK_NO_POWER_DOWN
    if(next_wake>MAX_SCHED_WAKEUP_TIME)  next_wake=MAX_SCHED_WAKEUP_TIME;
    4b2c:	0b 3f       	cpi	r16, 0xFB	; 251
    4b2e:	11 05       	cpc	r17, r1
    4b30:	10 f0       	brcs	.+4      	; 0x4b36 <_nrk_scheduler+0x3f8>
    4b32:	0a ef       	ldi	r16, 0xFA	; 250
    4b34:	10 e0       	ldi	r17, 0x00	; 0
#endif
    //printf( "nw = %d %d %d\r\n",task_ID,_nrk_cpu_state,next_wake);
    nrk_cur_task_prio = nrk_high_ready_prio;
    4b36:	80 93 e5 06 	sts	0x06E5, r24
    nrk_cur_task_TCB  = nrk_high_ready_TCB;
    4b3a:	f0 93 f3 06 	sts	0x06F3, r31
    4b3e:	e0 93 f2 06 	sts	0x06F2, r30
        nrk_kprintf( PSTR( "KERNEL TEST: BAD TCB!\r\n" ));
    }
#endif
    //printf( "n %u %u %u %u\r\n",task_ID, _nrk_prev_timer_val, next_wake,_nrk_os_timer_get());

    _nrk_prev_timer_val=next_wake;
    4b42:	00 93 68 05 	sts	0x0568, r16


    if((_nrk_os_timer_get()+1)>=next_wake)  // just bigger then, or equal?
    4b46:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    4b4a:	28 2f       	mov	r18, r24
    4b4c:	30 e0       	ldi	r19, 0x00	; 0
    4b4e:	2f 5f       	subi	r18, 0xFF	; 255
    4b50:	3f 4f       	sbci	r19, 0xFF	; 255
    4b52:	20 17       	cp	r18, r16
    4b54:	31 07       	cpc	r19, r17
    4b56:	40 f0       	brcs	.+16     	; 0x4b68 <_nrk_scheduler+0x42a>
        if(!(task_ID==NRK_IDLE_TASK_ID && _nrk_cpu_state==CPU_SLEEP))
            nrk_kernel_error_add(NRK_WAKEUP_MISSED,task_ID);
#endif
        // This is bad news, but keeps things running
        // +2 just in case we are on the edge of the last tick
        next_wake=_nrk_os_timer_get()+2;
    4b58:	0e 94 71 26 	call	0x4ce2	; 0x4ce2 <_nrk_os_timer_get>
    4b5c:	08 2f       	mov	r16, r24
    4b5e:	10 e0       	ldi	r17, 0x00	; 0
    4b60:	0e 5f       	subi	r16, 0xFE	; 254
    4b62:	1f 4f       	sbci	r17, 0xFF	; 255
        _nrk_prev_timer_val=next_wake;
    4b64:	00 93 68 05 	sts	0x0568, r16
    }

    if(task_ID!=NRK_IDLE_TASK_ID) _nrk_cpu_state=CPU_ACTIVE;
    4b68:	ee 20       	and	r14, r14
    4b6a:	11 f0       	breq	.+4      	; 0x4b70 <_nrk_scheduler+0x432>
    4b6c:	10 92 e6 06 	sts	0x06E6, r1

    _nrk_set_next_wakeup(next_wake);
    4b70:	80 2f       	mov	r24, r16
    4b72:	0e 94 6e 26 	call	0x4cdc	; 0x4cdc <_nrk_set_next_wakeup>

#ifndef NRK_NO_BOUNDED_CONTEXT_SWAP
    // Bound Context Swap to 100us
    nrk_high_speed_timer_wait(start_time_stamp,CONTEXT_SWAP_TIME_BOUND);
    4b76:	c2 01       	movw	r24, r4
    4b78:	6e ee       	ldi	r22, 0xEE	; 238
    4b7a:	72 e0       	ldi	r23, 0x02	; 2
    4b7c:	0e 94 fd 25 	call	0x4bfa	; 0x4bfa <nrk_high_speed_timer_wait>
#endif
    nrk_stack_pointer_restore();
    4b80:	0e 94 32 28 	call	0x5064	; 0x5064 <nrk_stack_pointer_restore>
    //nrk_int_enable();
    nrk_start_high_ready_task();
    4b84:	0e 94 95 33 	call	0x672a	; 0x672a <nrk_start_high_ready_task>

}
    4b88:	0f 90       	pop	r0
    4b8a:	cf 91       	pop	r28
    4b8c:	df 91       	pop	r29
    4b8e:	1f 91       	pop	r17
    4b90:	0f 91       	pop	r16
    4b92:	ff 90       	pop	r15
    4b94:	ef 90       	pop	r14
    4b96:	df 90       	pop	r13
    4b98:	cf 90       	pop	r12
    4b9a:	bf 90       	pop	r11
    4b9c:	af 90       	pop	r10
    4b9e:	9f 90       	pop	r9
    4ba0:	8f 90       	pop	r8
    4ba2:	7f 90       	pop	r7
    4ba4:	6f 90       	pop	r6
    4ba6:	5f 90       	pop	r5
    4ba8:	4f 90       	pop	r4
    4baa:	3f 90       	pop	r3
    4bac:	2f 90       	pop	r2
    4bae:	08 95       	ret

    // Check I/O nrk_queues to add tasks with remaining cpu back...

    // Add eligable tasks back to the ready Queue
    // At the same time find the next earliest wakeup
    for (task_ID=0; task_ID < NRK_MAX_TASKS; task_ID++)
    4bb0:	89 01       	movw	r16, r18
    4bb2:	c1 cf       	rjmp	.-126    	; 0x4b36 <_nrk_scheduler+0x3f8>

00004bb4 <nrk_spin_wait_us>:
	...
        NOP();
        NOP();
        NOP();
        NOP();
    }
    while (--timeout);
    4bbc:	01 97       	sbiw	r24, 0x01	; 1
    4bbe:	d1 f7       	brne	.-12     	; 0x4bb4 <nrk_spin_wait_us>

}
    4bc0:	08 95       	ret

00004bc2 <_nrk_high_speed_timer_stop>:
    _nrk_time_trigger=0;
}

void _nrk_high_speed_timer_stop()
{
    TCCR1B=0;  // no clock
    4bc2:	1e bc       	out	0x2e, r1	; 46
}
    4bc4:	08 95       	ret

00004bc6 <_nrk_high_speed_timer_start>:

void _nrk_high_speed_timer_start()
{
    TCCR1B=BM(CS10);  // clk I/O no prescaler
    4bc6:	81 e0       	ldi	r24, 0x01	; 1
    4bc8:	8e bd       	out	0x2e, r24	; 46
}
    4bca:	08 95       	ret

00004bcc <_nrk_high_speed_timer_reset>:


void _nrk_high_speed_timer_reset()
{
    //nrk_int_disable();
    SFIOR |= BM(PSR321);              // reset prescaler
    4bcc:	80 b5       	in	r24, 0x20	; 32
    4bce:	81 60       	ori	r24, 0x01	; 1
    4bd0:	80 bd       	out	0x20, r24	; 32
    TCNT1=0;
    4bd2:	1d bc       	out	0x2d, r1	; 45
    4bd4:	1c bc       	out	0x2c, r1	; 44
    //nrk_int_enable();
}
    4bd6:	08 95       	ret

00004bd8 <_nrk_high_speed_timer_get>:
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
}

inline uint16_t _nrk_high_speed_timer_get()
{
    4bd8:	df 93       	push	r29
    4bda:	cf 93       	push	r28
    4bdc:	00 d0       	rcall	.+0      	; 0x4bde <_nrk_high_speed_timer_get+0x6>
    4bde:	cd b7       	in	r28, 0x3d	; 61
    4be0:	de b7       	in	r29, 0x3e	; 62
    volatile uint16_t tmp;
    //nrk_int_disable();
    tmp=TCNT1;
    4be2:	8c b5       	in	r24, 0x2c	; 44
    4be4:	9d b5       	in	r25, 0x2d	; 45
    4be6:	9a 83       	std	Y+2, r25	; 0x02
    4be8:	89 83       	std	Y+1, r24	; 0x01
    //nrk_int_enable();
    return tmp;
    4bea:	29 81       	ldd	r18, Y+1	; 0x01
    4bec:	3a 81       	ldd	r19, Y+2	; 0x02
}
    4bee:	c9 01       	movw	r24, r18
    4bf0:	0f 90       	pop	r0
    4bf2:	0f 90       	pop	r0
    4bf4:	cf 91       	pop	r28
    4bf6:	df 91       	pop	r29
    4bf8:	08 95       	ret

00004bfa <nrk_high_speed_timer_wait>:
  This function blocks for n ticks of the high speed timer after the
  start number of ticks.  It will handle the overflow that can occur.
  Do not use this for delays longer than 8ms!
*/
void nrk_high_speed_timer_wait( uint16_t start, uint16_t ticks )
{
    4bfa:	ef 92       	push	r14
    4bfc:	ff 92       	push	r15
    4bfe:	0f 93       	push	r16
    4c00:	1f 93       	push	r17
    4c02:	cf 93       	push	r28
    4c04:	df 93       	push	r29
    4c06:	ec 01       	movw	r28, r24
    uint32_t tmp;
    if(start>65400) start=0;
    4c08:	8f ef       	ldi	r24, 0xFF	; 255
    4c0a:	c9 37       	cpi	r28, 0x79	; 121
    4c0c:	d8 07       	cpc	r29, r24
    4c0e:	10 f0       	brcs	.+4      	; 0x4c14 <nrk_high_speed_timer_wait+0x1a>
    4c10:	c0 e0       	ldi	r28, 0x00	; 0
    4c12:	d0 e0       	ldi	r29, 0x00	; 0
    tmp=(uint32_t)start+(uint32_t)ticks;
    4c14:	7e 01       	movw	r14, r28
    4c16:	00 e0       	ldi	r16, 0x00	; 0
    4c18:	10 e0       	ldi	r17, 0x00	; 0
    4c1a:	80 e0       	ldi	r24, 0x00	; 0
    4c1c:	90 e0       	ldi	r25, 0x00	; 0
    4c1e:	e6 0e       	add	r14, r22
    4c20:	f7 1e       	adc	r15, r23
    4c22:	08 1f       	adc	r16, r24
    4c24:	19 1f       	adc	r17, r25
    if(tmp>65536)
    4c26:	91 e0       	ldi	r25, 0x01	; 1
    4c28:	e9 16       	cp	r14, r25
    4c2a:	90 e0       	ldi	r25, 0x00	; 0
    4c2c:	f9 06       	cpc	r15, r25
    4c2e:	91 e0       	ldi	r25, 0x01	; 1
    4c30:	09 07       	cpc	r16, r25
    4c32:	90 e0       	ldi	r25, 0x00	; 0
    4c34:	19 07       	cpc	r17, r25
    4c36:	68 f0       	brcs	.+26     	; 0x4c52 <nrk_high_speed_timer_wait+0x58>
    {
        tmp-=65536;
    4c38:	80 e0       	ldi	r24, 0x00	; 0
    4c3a:	90 e0       	ldi	r25, 0x00	; 0
    4c3c:	af ef       	ldi	r26, 0xFF	; 255
    4c3e:	bf ef       	ldi	r27, 0xFF	; 255
    4c40:	e8 0e       	add	r14, r24
    4c42:	f9 1e       	adc	r15, r25
    4c44:	0a 1f       	adc	r16, r26
    4c46:	1b 1f       	adc	r17, r27
        do {}
        while(_nrk_high_speed_timer_get()>start);
    4c48:	0e 94 ec 25 	call	0x4bd8	; 0x4bd8 <_nrk_high_speed_timer_get>
    4c4c:	c8 17       	cp	r28, r24
    4c4e:	d9 07       	cpc	r29, r25
    4c50:	d8 f3       	brcs	.-10     	; 0x4c48 <nrk_high_speed_timer_wait+0x4e>
    }

    ticks=tmp;
    do {}
    while(_nrk_high_speed_timer_get()<ticks);
    4c52:	0e 94 ec 25 	call	0x4bd8	; 0x4bd8 <_nrk_high_speed_timer_get>
    4c56:	8e 15       	cp	r24, r14
    4c58:	9f 05       	cpc	r25, r15
    4c5a:	d8 f3       	brcs	.-10     	; 0x4c52 <nrk_high_speed_timer_wait+0x58>
}
    4c5c:	df 91       	pop	r29
    4c5e:	cf 91       	pop	r28
    4c60:	1f 91       	pop	r17
    4c62:	0f 91       	pop	r16
    4c64:	ff 90       	pop	r15
    4c66:	ef 90       	pop	r14
    4c68:	08 95       	ret

00004c6a <_nrk_os_timer_set>:
    return tmp;
}

void _nrk_os_timer_set(uint8_t v)
{
    TCNT0=v;
    4c6a:	82 bf       	out	0x32, r24	; 50
}
    4c6c:	08 95       	ret

00004c6e <_nrk_os_timer_stop>:


void _nrk_os_timer_stop()
{
    TCCR0 = 0;  // stop clock
    4c6e:	13 be       	out	0x33, r1	; 51
    TIMSK &=  ~BM(OCIE0) ;
    4c70:	87 b7       	in	r24, 0x37	; 55
    4c72:	8d 7f       	andi	r24, 0xFD	; 253
    4c74:	87 bf       	out	0x37, r24	; 55
    TIMSK &=  ~BM(TOIE0) ;
    4c76:	87 b7       	in	r24, 0x37	; 55
    4c78:	8e 7f       	andi	r24, 0xFE	; 254
    4c7a:	87 bf       	out	0x37, r24	; 55
    //ASSR = 0;
}
    4c7c:	08 95       	ret

00004c7e <_nrk_os_timer_start>:
//must also include timer3
void _nrk_os_timer_start()
{
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00); // set divider to 32
    4c7e:	8b e0       	ldi	r24, 0x0B	; 11
    4c80:	83 bf       	out	0x33, r24	; 51
    TIMSK =  TIMSK| BM(OCIE0) | BM(TOIE0) ;//| BM(TICIE1);    // Enable interrupt
    4c82:	87 b7       	in	r24, 0x37	; 55
    4c84:	83 60       	ori	r24, 0x03	; 3
    4c86:	87 bf       	out	0x37, r24	; 55
}
    4c88:	08 95       	ret

00004c8a <_nrk_os_timer_reset>:

inline void _nrk_os_timer_reset()
{

    SFIOR |= BM(PSR0);              // reset prescaler
    4c8a:	80 b5       	in	r24, 0x20	; 32
    4c8c:	82 60       	ori	r24, 0x02	; 2
    4c8e:	80 bd       	out	0x20, r24	; 32
    TCNT0 = 0;                  // reset counter
    4c90:	12 be       	out	0x32, r1	; 50
    _nrk_time_trigger=0;
    4c92:	10 92 9a 04 	sts	0x049A, r1
    _nrk_prev_timer_val=0;
    4c96:	10 92 68 05 	sts	0x0568, r1
}
    4c9a:	08 95       	ret

00004c9c <_nrk_setup_timer>:
}


void _nrk_setup_timer()
{
    _nrk_prev_timer_val=254;
    4c9c:	8e ef       	ldi	r24, 0xFE	; 254
    4c9e:	80 93 68 05 	sts	0x0568, r24

// Timer 0 Setup as Asynchronous timer running from 32Khz Clock
    ASSR = BM(AS0);
    4ca2:	98 e0       	ldi	r25, 0x08	; 8
    4ca4:	90 bf       	out	0x30, r25	; 48
    OCR0 = _nrk_prev_timer_val;
    4ca6:	81 bf       	out	0x31, r24	; 49
    TIFR =   BM(OCF0) | BM(TOV0);       // Clear interrupt flag
    4ca8:	83 e0       	ldi	r24, 0x03	; 3
    4caa:	86 bf       	out	0x36, r24	; 54
    // TOP = OCR0, OCR0 update immediate, Overflow is set on MAX (255), Prescaler 32, Clear timer on compare match
    TCCR0 = BM(WGM01) | BM(CS01) | BM(CS00);
    4cac:	8b e0       	ldi	r24, 0x0B	; 11
    4cae:	83 bf       	out	0x33, r24	; 51
    SFIOR |= TSM;              // reset prescaler
    4cb0:	80 b5       	in	r24, 0x20	; 32
    4cb2:	87 60       	ori	r24, 0x07	; 7
    4cb4:	80 bd       	out	0x20, r24	; 32
    // reset prescaler
//    SFIOR |= TSM;

// Timer 1 High Precision Timer
// No interrupt, prescaler 1, Normal Operation
    TCCR1A=0;
    4cb6:	1f bc       	out	0x2f, r1	; 47
    TCCR1B=BM(CS10);  // clk I/O no prescale
    4cb8:	81 e0       	ldi	r24, 0x01	; 1
    4cba:	8e bd       	out	0x2e, r24	; 46
    TCNT1=0;  // 16 bit
    4cbc:	1d bc       	out	0x2d, r1	; 45
    4cbe:	1c bc       	out	0x2c, r1	; 44
    SFIOR |= BM(PSR321);              // reset prescaler
    4cc0:	80 b5       	in	r24, 0x20	; 32
    4cc2:	81 60       	ori	r24, 0x01	; 1
    4cc4:	80 bd       	out	0x20, r24	; 32

    _nrk_os_timer_reset();
    4cc6:	0e 94 45 26 	call	0x4c8a	; 0x4c8a <_nrk_os_timer_reset>
    _nrk_os_timer_start();
    4cca:	0e 94 3f 26 	call	0x4c7e	; 0x4c7e <_nrk_os_timer_start>
    _nrk_time_trigger=0;
    4cce:	10 92 9a 04 	sts	0x049A, r1
}
    4cd2:	08 95       	ret

00004cd4 <_nrk_precision_os_timer_reset>:
}

void _nrk_precision_os_timer_reset()
{
//   _nrk_os_timer_reset();
}
    4cd4:	08 95       	ret

00004cd6 <_nrk_get_next_wakeup>:


uint8_t _nrk_get_next_wakeup()
{
    return OCR0+1;      // pdiener: what's this +1 ?
    4cd6:	81 b7       	in	r24, 0x31	; 49
}
    4cd8:	8f 5f       	subi	r24, 0xFF	; 255
    4cda:	08 95       	ret

00004cdc <_nrk_set_next_wakeup>:

void _nrk_set_next_wakeup(uint8_t nw)
{
    OCR0 = nw-1;        // pdiener: what's this -1 ?
    4cdc:	81 50       	subi	r24, 0x01	; 1
    4cde:	81 bf       	out	0x31, r24	; 49
}
    4ce0:	08 95       	ret

00004ce2 <_nrk_os_timer_get>:



inline uint8_t _nrk_os_timer_get()
{
    return TCNT0;
    4ce2:	82 b7       	in	r24, 0x32	; 50
}
    4ce4:	08 95       	ret

00004ce6 <__vector_default>:

//-------------------------------------------------------------------------------------------------------
//  Default ISR
//-------------------------------------------------------------------------------------------------------
SIGNAL(__vector_default)
{
    4ce6:	1f 92       	push	r1
    4ce8:	0f 92       	push	r0
    4cea:	0f b6       	in	r0, 0x3f	; 63
    4cec:	0f 92       	push	r0
    4cee:	0b b6       	in	r0, 0x3b	; 59
    4cf0:	0f 92       	push	r0
    4cf2:	11 24       	eor	r1, r1
    4cf4:	2f 93       	push	r18
    4cf6:	3f 93       	push	r19
    4cf8:	4f 93       	push	r20
    4cfa:	5f 93       	push	r21
    4cfc:	6f 93       	push	r22
    4cfe:	7f 93       	push	r23
    4d00:	8f 93       	push	r24
    4d02:	9f 93       	push	r25
    4d04:	af 93       	push	r26
    4d06:	bf 93       	push	r27
    4d08:	ef 93       	push	r30
    4d0a:	ff 93       	push	r31
    nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4d0c:	8a e0       	ldi	r24, 0x0A	; 10
    4d0e:	60 e0       	ldi	r22, 0x00	; 0
    4d10:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
}
    4d14:	ff 91       	pop	r31
    4d16:	ef 91       	pop	r30
    4d18:	bf 91       	pop	r27
    4d1a:	af 91       	pop	r26
    4d1c:	9f 91       	pop	r25
    4d1e:	8f 91       	pop	r24
    4d20:	7f 91       	pop	r23
    4d22:	6f 91       	pop	r22
    4d24:	5f 91       	pop	r21
    4d26:	4f 91       	pop	r20
    4d28:	3f 91       	pop	r19
    4d2a:	2f 91       	pop	r18
    4d2c:	0f 90       	pop	r0
    4d2e:	0b be       	out	0x3b, r0	; 59
    4d30:	0f 90       	pop	r0
    4d32:	0f be       	out	0x3f, r0	; 63
    4d34:	0f 90       	pop	r0
    4d36:	1f 90       	pop	r1
    4d38:	18 95       	reti

00004d3a <__vector_15>:
// This is the SUSPEND for the OS timer Tick
// pdiener: All registers are saved and control is transfered from a task to the kernel
void SIG_OUTPUT_COMPARE0( void ) __attribute__ ( ( signal,naked ));
void SIG_OUTPUT_COMPARE0(void)
{
    asm volatile (
    4d3a:	0f 92       	push	r0
    4d3c:	0f b6       	in	r0, 0x3f	; 63
    4d3e:	0f 92       	push	r0
    4d40:	1f 92       	push	r1
    4d42:	2f 92       	push	r2
    4d44:	3f 92       	push	r3
    4d46:	4f 92       	push	r4
    4d48:	5f 92       	push	r5
    4d4a:	6f 92       	push	r6
    4d4c:	7f 92       	push	r7
    4d4e:	8f 92       	push	r8
    4d50:	9f 92       	push	r9
    4d52:	af 92       	push	r10
    4d54:	bf 92       	push	r11
    4d56:	cf 92       	push	r12
    4d58:	df 92       	push	r13
    4d5a:	ef 92       	push	r14
    4d5c:	ff 92       	push	r15
    4d5e:	0f 93       	push	r16
    4d60:	1f 93       	push	r17
    4d62:	2f 93       	push	r18
    4d64:	3f 93       	push	r19
    4d66:	4f 93       	push	r20
    4d68:	5f 93       	push	r21
    4d6a:	6f 93       	push	r22
    4d6c:	7f 93       	push	r23
    4d6e:	8f 93       	push	r24
    4d70:	9f 93       	push	r25
    4d72:	af 93       	push	r26
    4d74:	bf 93       	push	r27
    4d76:	cf 93       	push	r28
    4d78:	df 93       	push	r29
    4d7a:	ef 93       	push	r30
    4d7c:	ff 93       	push	r31
    4d7e:	a0 91 f2 06 	lds	r26, 0x06F2
    4d82:	b0 91 f3 06 	lds	r27, 0x06F3
    4d86:	0d b6       	in	r0, 0x3d	; 61
    4d88:	0d 92       	st	X+, r0
    4d8a:	0e b6       	in	r0, 0x3e	; 62
    4d8c:	0d 92       	st	X+, r0
    4d8e:	1f 92       	push	r1
    4d90:	a0 91 42 05 	lds	r26, 0x0542
    4d94:	b0 91 43 05 	lds	r27, 0x0543
    4d98:	1e 90       	ld	r1, -X
    4d9a:	be bf       	out	0x3e, r27	; 62
    4d9c:	ad bf       	out	0x3d, r26	; 61
    4d9e:	08 95       	ret

00004da0 <nrk_timer_int_stop>:
*/


int8_t nrk_timer_int_stop(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4da0:	88 23       	and	r24, r24
    4da2:	19 f4       	brne	.+6      	; 0x4daa <nrk_timer_int_stop+0xa>
    {
        TIMSK &= ~(BM(OCIE2));
    4da4:	87 b7       	in	r24, 0x37	; 55
    4da6:	8f 77       	andi	r24, 0x7F	; 127
    4da8:	87 bf       	out	0x37, r24	; 55
    }
    return NRK_ERROR;
}
    4daa:	8f ef       	ldi	r24, 0xFF	; 255
    4dac:	08 95       	ret

00004dae <nrk_timer_int_reset>:

int8_t nrk_timer_int_reset(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4dae:	88 23       	and	r24, r24
    4db0:	19 f4       	brne	.+6      	; 0x4db8 <nrk_timer_int_reset+0xa>
    {
        TCNT2=0;
    4db2:	14 bc       	out	0x24, r1	; 36
        return NRK_OK;
    4db4:	81 e0       	ldi	r24, 0x01	; 1
    4db6:	08 95       	ret
    }
    return NRK_ERROR;
    4db8:	8f ef       	ldi	r24, 0xFF	; 255
}
    4dba:	08 95       	ret

00004dbc <nrk_timer_int_read>:

uint16_t nrk_timer_int_read(uint8_t timer )
{
    if(timer==NRK_APP_TIMER_0)
    4dbc:	88 23       	and	r24, r24
    4dbe:	19 f4       	brne	.+6      	; 0x4dc6 <nrk_timer_int_read+0xa>
    {
        return TCNT2;
    4dc0:	24 b5       	in	r18, 0x24	; 36
    4dc2:	30 e0       	ldi	r19, 0x00	; 0
    4dc4:	02 c0       	rjmp	.+4      	; 0x4dca <nrk_timer_int_read+0xe>
    }
    return 0;
    4dc6:	20 e0       	ldi	r18, 0x00	; 0
    4dc8:	30 e0       	ldi	r19, 0x00	; 0

}
    4dca:	c9 01       	movw	r24, r18
    4dcc:	08 95       	ret

00004dce <nrk_timer_int_start>:

int8_t  nrk_timer_int_start(uint8_t timer)
{
    if(timer==NRK_APP_TIMER_0)
    4dce:	88 23       	and	r24, r24
    4dd0:	29 f4       	brne	.+10     	; 0x4ddc <nrk_timer_int_start+0xe>
    {
        TIMSK |= BM(OCIE2);
    4dd2:	87 b7       	in	r24, 0x37	; 55
    4dd4:	80 68       	ori	r24, 0x80	; 128
    4dd6:	87 bf       	out	0x37, r24	; 55
        return NRK_OK;
    4dd8:	81 e0       	ldi	r24, 0x01	; 1
    4dda:	08 95       	ret
    }
    return NRK_ERROR;
    4ddc:	8f ef       	ldi	r24, 0xFF	; 255
}
    4dde:	08 95       	ret

00004de0 <nrk_timer_int_configure>:

int8_t  nrk_timer_int_configure(uint8_t timer, uint16_t prescaler, uint16_t compare_value, void *callback_func)
{
    if(timer==NRK_APP_TIMER_0)
    4de0:	88 23       	and	r24, r24
    4de2:	59 f5       	brne	.+86     	; 0x4e3a <nrk_timer_int_configure+0x5a>
    {
        if(prescaler>0 && prescaler<6 ) app_timer0_prescale=prescaler;
    4de4:	cb 01       	movw	r24, r22
    4de6:	01 97       	sbiw	r24, 0x01	; 1
    4de8:	85 30       	cpi	r24, 0x05	; 5
    4dea:	91 05       	cpc	r25, r1
    4dec:	10 f4       	brcc	.+4      	; 0x4df2 <nrk_timer_int_configure+0x12>
    4dee:	60 93 67 05 	sts	0x0567, r22
        TCCR2 = BM(WGM32);  // Automatic restart on compare, count up
    4df2:	88 e0       	ldi	r24, 0x08	; 8
    4df4:	85 bd       	out	0x25, r24	; 37
        OCR2 = (compare_value & 0xFF );
    4df6:	43 bd       	out	0x23, r20	; 35
        app_timer0_callback=callback_func;
    4df8:	30 93 96 03 	sts	0x0396, r19
    4dfc:	20 93 95 03 	sts	0x0395, r18
        if(app_timer0_prescale==1) TCCR2 |= BM(CS30);
    4e00:	80 91 67 05 	lds	r24, 0x0567
    4e04:	81 30       	cpi	r24, 0x01	; 1
    4e06:	19 f4       	brne	.+6      	; 0x4e0e <nrk_timer_int_configure+0x2e>
    4e08:	85 b5       	in	r24, 0x25	; 37
    4e0a:	81 60       	ori	r24, 0x01	; 1
    4e0c:	09 c0       	rjmp	.+18     	; 0x4e20 <nrk_timer_int_configure+0x40>
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
    4e0e:	82 30       	cpi	r24, 0x02	; 2
    4e10:	19 f4       	brne	.+6      	; 0x4e18 <nrk_timer_int_configure+0x38>
    4e12:	85 b5       	in	r24, 0x25	; 37
    4e14:	82 60       	ori	r24, 0x02	; 2
    4e16:	04 c0       	rjmp	.+8      	; 0x4e20 <nrk_timer_int_configure+0x40>
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
    4e18:	83 30       	cpi	r24, 0x03	; 3
    4e1a:	29 f4       	brne	.+10     	; 0x4e26 <nrk_timer_int_configure+0x46>
    4e1c:	85 b5       	in	r24, 0x25	; 37
    4e1e:	83 60       	ori	r24, 0x03	; 3
    4e20:	85 bd       	out	0x25, r24	; 37
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4e22:	81 e0       	ldi	r24, 0x01	; 1
    4e24:	08 95       	ret
        // Divide by 1
        else if(app_timer0_prescale==2) TCCR2 |= BM(CS31);
        // Divide by 8
        else if(app_timer0_prescale==3) TCCR2 |= BM(CS31) | BM(CS30);
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
    4e26:	84 30       	cpi	r24, 0x04	; 4
    4e28:	19 f4       	brne	.+6      	; 0x4e30 <nrk_timer_int_configure+0x50>
    4e2a:	85 b5       	in	r24, 0x25	; 37
    4e2c:	84 60       	ori	r24, 0x04	; 4
    4e2e:	f8 cf       	rjmp	.-16     	; 0x4e20 <nrk_timer_int_configure+0x40>
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
    4e30:	85 30       	cpi	r24, 0x05	; 5
    4e32:	29 f4       	brne	.+10     	; 0x4e3e <nrk_timer_int_configure+0x5e>
    4e34:	85 b5       	in	r24, 0x25	; 37
    4e36:	85 60       	ori	r24, 0x05	; 5
    4e38:	f3 cf       	rjmp	.-26     	; 0x4e20 <nrk_timer_int_configure+0x40>
        // Divide by 1024
        return NRK_OK;
    }

    return NRK_ERROR;
    4e3a:	8f ef       	ldi	r24, 0xFF	; 255
    4e3c:	08 95       	ret
        // Divide by 64
        else if(app_timer0_prescale==4) TCCR2 |= BM(CS32) ;
        // Divide by 256
        else if(app_timer0_prescale==5) TCCR2 |= BM(CS32) | BM(CS30);
        // Divide by 1024
        return NRK_OK;
    4e3e:	81 e0       	ldi	r24, 0x01	; 1
    }

    return NRK_ERROR;
}
    4e40:	08 95       	ret

00004e42 <__vector_9>:


SIGNAL(TIMER2_COMP_vect)
{
    4e42:	1f 92       	push	r1
    4e44:	0f 92       	push	r0
    4e46:	0f b6       	in	r0, 0x3f	; 63
    4e48:	0f 92       	push	r0
    4e4a:	0b b6       	in	r0, 0x3b	; 59
    4e4c:	0f 92       	push	r0
    4e4e:	11 24       	eor	r1, r1
    4e50:	2f 93       	push	r18
    4e52:	3f 93       	push	r19
    4e54:	4f 93       	push	r20
    4e56:	5f 93       	push	r21
    4e58:	6f 93       	push	r22
    4e5a:	7f 93       	push	r23
    4e5c:	8f 93       	push	r24
    4e5e:	9f 93       	push	r25
    4e60:	af 93       	push	r26
    4e62:	bf 93       	push	r27
    4e64:	ef 93       	push	r30
    4e66:	ff 93       	push	r31
    if(app_timer0_callback!=NULL) app_timer0_callback();
    4e68:	e0 91 95 03 	lds	r30, 0x0395
    4e6c:	f0 91 96 03 	lds	r31, 0x0396
    4e70:	30 97       	sbiw	r30, 0x00	; 0
    4e72:	11 f0       	breq	.+4      	; 0x4e78 <__vector_9+0x36>
    4e74:	09 95       	icall
    4e76:	04 c0       	rjmp	.+8      	; 0x4e80 <__vector_9+0x3e>
    else
        nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4e78:	8a e0       	ldi	r24, 0x0A	; 10
    4e7a:	60 e0       	ldi	r22, 0x00	; 0
    4e7c:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
    return;
}
    4e80:	ff 91       	pop	r31
    4e82:	ef 91       	pop	r30
    4e84:	bf 91       	pop	r27
    4e86:	af 91       	pop	r26
    4e88:	9f 91       	pop	r25
    4e8a:	8f 91       	pop	r24
    4e8c:	7f 91       	pop	r23
    4e8e:	6f 91       	pop	r22
    4e90:	5f 91       	pop	r21
    4e92:	4f 91       	pop	r20
    4e94:	3f 91       	pop	r19
    4e96:	2f 91       	pop	r18
    4e98:	0f 90       	pop	r0
    4e9a:	0b be       	out	0x3b, r0	; 59
    4e9c:	0f 90       	pop	r0
    4e9e:	0f be       	out	0x3f, r0	; 63
    4ea0:	0f 90       	pop	r0
    4ea2:	1f 90       	pop	r1
    4ea4:	18 95       	reti

00004ea6 <_nrk_startup_error>:
// Use the timer settings that are normally 0 on reset to detect
// if the OS has reboot by accident


// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
    4ea6:	04 b6       	in	r0, 0x34	; 52
    4ea8:	03 fc       	sbrc	r0, 3
    4eaa:	02 c0       	rjmp	.+4      	; 0x4eb0 <_nrk_startup_error+0xa>
#include <nrk_status.h>

uint8_t _nrk_startup_error()
{
uint8_t error;
error=0;
    4eac:	80 e0       	ldi	r24, 0x00	; 0
    4eae:	01 c0       	rjmp	.+2      	; 0x4eb2 <_nrk_startup_error+0xc>

// Check Watchdog timer
if( (MCUSR & (1<<WDRF)) != 0 )
	{
	// don't clear wdt
	error|=0x10;
    4eb0:	80 e1       	ldi	r24, 0x10	; 16
	}


// Check Brown Out 
if( (MCUSR & (1<<BORF)) != 0 )
    4eb2:	04 b6       	in	r0, 0x34	; 52
    4eb4:	02 fe       	sbrs	r0, 2
    4eb6:	06 c0       	rjmp	.+12     	; 0x4ec4 <_nrk_startup_error+0x1e>
	{
	MCUSR &= ~(1<<BORF);	
    4eb8:	94 b7       	in	r25, 0x34	; 52
    4eba:	9b 7f       	andi	r25, 0xFB	; 251
    4ebc:	94 bf       	out	0x34, r25	; 52
	// Only add brownout if it isn't the first bootup
	if( (MCUSR & (1<<PORF)) == 0 )
    4ebe:	04 b6       	in	r0, 0x34	; 52
    4ec0:	00 fe       	sbrs	r0, 0
		error|=0x04;
    4ec2:	84 60       	ori	r24, 0x04	; 4
	}

// Check External Reset 
if( (MCUSR & (1<<EXTRF)) != 0 )
    4ec4:	04 b6       	in	r0, 0x34	; 52
    4ec6:	01 fe       	sbrs	r0, 1
    4ec8:	05 c0       	rjmp	.+10     	; 0x4ed4 <_nrk_startup_error+0x2e>
	{
	MCUSR &= ~(1<<EXTRF);	
    4eca:	94 b7       	in	r25, 0x34	; 52
    4ecc:	9d 7f       	andi	r25, 0xFD	; 253
    4ece:	94 bf       	out	0x34, r25	; 52
	error|=0x02;
    4ed0:	82 60       	ori	r24, 0x02	; 2
    4ed2:	08 95       	ret
	}

// If any of the above errors went off, then the next errors will
// incorrectly be set!  So make sure to bail early!
if(error!=0) return error;
    4ed4:	88 23       	and	r24, r24
    4ed6:	59 f4       	brne	.+22     	; 0x4eee <_nrk_startup_error+0x48>

// Check if normal power up state is set and then clear it
if( (MCUSR & (1<<PORF)) != 0 )
    4ed8:	04 b6       	in	r0, 0x34	; 52
    4eda:	00 fe       	sbrs	r0, 0
    4edc:	04 c0       	rjmp	.+8      	; 0x4ee6 <_nrk_startup_error+0x40>
	{
	MCUSR &= ~(1<<PORF);
    4ede:	94 b7       	in	r25, 0x34	; 52
    4ee0:	9e 7f       	andi	r25, 0xFE	; 254
    4ee2:	94 bf       	out	0x34, r25	; 52
    4ee4:	01 c0       	rjmp	.+2      	; 0x4ee8 <_nrk_startup_error+0x42>
	}
	else {
	error|=0x01;
    4ee6:	81 e0       	ldi	r24, 0x01	; 1
	}

// check uart state 
if((volatile uint8_t)TCCR0!=0) error|=0x01;
    4ee8:	93 b7       	in	r25, 0x33	; 51
    4eea:	91 11       	cpse	r25, r1
    4eec:	81 60       	ori	r24, 0x01	; 1

return error;
}
    4eee:	08 95       	ret

00004ef0 <nrk_ext_int_enable>:

int8_t  nrk_ext_int_enable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK |= 1; return NRK_OK; }
return NRK_ERROR;
}
    4ef0:	8f ef       	ldi	r24, 0xFF	; 255
    4ef2:	08 95       	ret

00004ef4 <nrk_ext_int_disable>:

int8_t  nrk_ext_int_disable(uint8_t pin )
{
//if(pin==NRK_EXT_INT_0) { EIMSK &= ~1; return NRK_OK; }
return NRK_ERROR;
}
    4ef4:	8f ef       	ldi	r24, 0xFF	; 255
    4ef6:	08 95       	ret

00004ef8 <nrk_ext_int_configure>:
	if(mode==NRK_RISING_EDGE) EICRA |= BM(ISC01) | BM(ISC00);
	return NRK_OK;
	}
*/
return NRK_ERROR;
}
    4ef8:	8f ef       	ldi	r24, 0xFF	; 255
    4efa:	08 95       	ret

00004efc <__vector_1>:



SIGNAL(INT0_vect) {
    4efc:	1f 92       	push	r1
    4efe:	0f 92       	push	r0
    4f00:	0f b6       	in	r0, 0x3f	; 63
    4f02:	0f 92       	push	r0
    4f04:	0b b6       	in	r0, 0x3b	; 59
    4f06:	0f 92       	push	r0
    4f08:	11 24       	eor	r1, r1
    4f0a:	2f 93       	push	r18
    4f0c:	3f 93       	push	r19
    4f0e:	4f 93       	push	r20
    4f10:	5f 93       	push	r21
    4f12:	6f 93       	push	r22
    4f14:	7f 93       	push	r23
    4f16:	8f 93       	push	r24
    4f18:	9f 93       	push	r25
    4f1a:	af 93       	push	r26
    4f1c:	bf 93       	push	r27
    4f1e:	ef 93       	push	r30
    4f20:	ff 93       	push	r31
//	if(ext_int0_callback!=NULL) ext_int0_callback();
//	else
	nrk_kernel_error_add(NRK_SEG_FAULT,0);
    4f22:	8a e0       	ldi	r24, 0x0A	; 10
    4f24:	60 e0       	ldi	r22, 0x00	; 0
    4f26:	0e 94 6a 18 	call	0x30d4	; 0x30d4 <nrk_kernel_error_add>
	return;  	
}
    4f2a:	ff 91       	pop	r31
    4f2c:	ef 91       	pop	r30
    4f2e:	bf 91       	pop	r27
    4f30:	af 91       	pop	r26
    4f32:	9f 91       	pop	r25
    4f34:	8f 91       	pop	r24
    4f36:	7f 91       	pop	r23
    4f38:	6f 91       	pop	r22
    4f3a:	5f 91       	pop	r21
    4f3c:	4f 91       	pop	r20
    4f3e:	3f 91       	pop	r19
    4f40:	2f 91       	pop	r18
    4f42:	0f 90       	pop	r0
    4f44:	0b be       	out	0x3b, r0	; 59
    4f46:	0f 90       	pop	r0
    4f48:	0f be       	out	0x3f, r0	; 63
    4f4a:	0f 90       	pop	r0
    4f4c:	1f 90       	pop	r1
    4f4e:	18 95       	reti

00004f50 <nrk_watchdog_disable>:
#include <avr/wdt.h>
#include <nrk.h>

void nrk_watchdog_disable()
{
    nrk_int_disable();
    4f50:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f54:	a8 95       	wdr

void nrk_watchdog_disable()
{
    nrk_int_disable();
    nrk_watchdog_reset();
    MCUSR &= ~(1<<WDRF);
    4f56:	84 b7       	in	r24, 0x34	; 52
    4f58:	87 7f       	andi	r24, 0xF7	; 247
    4f5a:	84 bf       	out	0x34, r24	; 52
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4f5c:	81 b5       	in	r24, 0x21	; 33
    4f5e:	88 61       	ori	r24, 0x18	; 24
    4f60:	81 bd       	out	0x21, r24	; 33
    WDTCR = 0;
    4f62:	11 bc       	out	0x21, r1	; 33
    nrk_int_enable();
    4f64:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>
}
    4f68:	08 95       	ret

00004f6a <nrk_watchdog_enable>:

void nrk_watchdog_enable()
{
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    4f6a:	0e 94 93 14 	call	0x2926	; 0x2926 <nrk_int_disable>
    MCUSR &= ~(1<<WDRF);
    4f6e:	84 b7       	in	r24, 0x34	; 52
    4f70:	87 7f       	andi	r24, 0xF7	; 247
    4f72:	84 bf       	out	0x34, r24	; 52
    return NRK_ERROR;
}

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f74:	a8 95       	wdr
// Enable watchdog with 1024K cycle timeout
// No Interrupt Trigger
    nrk_int_disable();
    MCUSR &= ~(1<<WDRF);
    nrk_watchdog_reset();
    WDTCR |= (1<<WDCE) | (1<<WDE);
    4f76:	81 b5       	in	r24, 0x21	; 33
    4f78:	88 61       	ori	r24, 0x18	; 24
    4f7a:	81 bd       	out	0x21, r24	; 33
    WDTCR = (1<<WDE) | (1<<WDP2) | (1<<WDP1) | (1<<WDP0);
    4f7c:	8f e0       	ldi	r24, 0x0F	; 15
    4f7e:	81 bd       	out	0x21, r24	; 33
    nrk_int_enable();
    4f80:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

}
    4f84:	08 95       	ret

00004f86 <nrk_watchdog_check>:

int8_t nrk_watchdog_check()
{

    if((MCUSR & (1<<WDRF))==0) return NRK_OK;
    4f86:	04 b6       	in	r0, 0x34	; 52
    4f88:	03 fc       	sbrc	r0, 3
    4f8a:	02 c0       	rjmp	.+4      	; 0x4f90 <nrk_watchdog_check+0xa>
    4f8c:	81 e0       	ldi	r24, 0x01	; 1
    4f8e:	08 95       	ret
    return NRK_ERROR;
    4f90:	8f ef       	ldi	r24, 0xFF	; 255
}
    4f92:	08 95       	ret

00004f94 <nrk_watchdog_reset>:

inline void nrk_watchdog_reset()
{
    wdt_reset();
    4f94:	a8 95       	wdr

}
    4f96:	08 95       	ret

00004f98 <nrk_battery_save>:
    nrk_led_clr(2);
    nrk_led_clr(3);
    SET_VREG_INACTIVE();
    nrk_sleep();
#endif
}
    4f98:	08 95       	ret

00004f9a <nrk_task_set_entry_function>:

void nrk_task_set_entry_function( nrk_task_type *task, void *func )
{
    task->task=func;
    4f9a:	fc 01       	movw	r30, r24
    4f9c:	76 83       	std	Z+6, r23	; 0x06
    4f9e:	65 83       	std	Z+5, r22	; 0x05
}
    4fa0:	08 95       	ret

00004fa2 <nrk_sleep>:

void nrk_sleep()
{
// pdiener: Powersave stops main oscillator!
// This is in general no good idea if a fast wake up response time is needed
    set_sleep_mode (SLEEP_MODE_PWR_SAVE);
    4fa2:	85 b7       	in	r24, 0x35	; 53
    4fa4:	83 7e       	andi	r24, 0xE3	; 227
    4fa6:	88 61       	ori	r24, 0x18	; 24
    4fa8:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4faa:	85 b7       	in	r24, 0x35	; 53
    4fac:	80 62       	ori	r24, 0x20	; 32
    4fae:	85 bf       	out	0x35, r24	; 53
    4fb0:	88 95       	sleep
    4fb2:	85 b7       	in	r24, 0x35	; 53
    4fb4:	8f 7d       	andi	r24, 0xDF	; 223
    4fb6:	85 bf       	out	0x35, r24	; 53

}
    4fb8:	08 95       	ret

00004fba <nrk_idle>:

void nrk_idle()
{
// pdiener: This stops the CPU core clock and flash clock while peripheral clock is kept running
// Main and aux oscillator keep running
    set_sleep_mode( SLEEP_MODE_IDLE);
    4fba:	85 b7       	in	r24, 0x35	; 53
    4fbc:	83 7e       	andi	r24, 0xE3	; 227
    4fbe:	85 bf       	out	0x35, r24	; 53
    sleep_mode ();
    4fc0:	85 b7       	in	r24, 0x35	; 53
    4fc2:	80 62       	ori	r24, 0x20	; 32
    4fc4:	85 bf       	out	0x35, r24	; 53
    4fc6:	88 95       	sleep
    4fc8:	85 b7       	in	r24, 0x35	; 53
    4fca:	8f 7d       	andi	r24, 0xDF	; 223
    4fcc:	85 bf       	out	0x35, r24	; 53

}
    4fce:	08 95       	ret

00004fd0 <nrk_task_stk_init>:
    uint16_t *stk ;  // 2 bytes
    uint8_t *stkc; // 1 byte

    stk    = (unsigned int *)pbos;          /* Load stack pointer */
    stkc = (unsigned char*)stk;
    *stkc = STK_CANARY_VAL;  // Flag for Stack Overflow
    4fd0:	25 e5       	ldi	r18, 0x55	; 85
    4fd2:	fa 01       	movw	r30, r20
    4fd4:	20 83       	st	Z, r18
    stk    = (unsigned int *)ptos;          /* Load stack pointer */
    4fd6:	fb 01       	movw	r30, r22
     *(--stk) = 0x4748;   // G H
     *(--stk) = 0x4546;   // E F
     *(--stk) = 0x4344;   // C D
     *(--stk) = 0x4142;   // A B
    */
    --stk;
    4fd8:	32 97       	sbiw	r30, 0x02	; 2
    stkc = (unsigned char*)stk;
    *stkc++ = (unsigned char)((unsigned int)(task)/ 256);
    4fda:	90 83       	st	Z, r25
    *stkc = (unsigned char)((unsigned int)(task)%256);
    4fdc:	81 83       	std	Z+1, r24	; 0x01

    *(--stk) = 0;
    4fde:	12 92       	st	-Z, r1
    4fe0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fe2:	12 92       	st	-Z, r1
    4fe4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fe6:	12 92       	st	-Z, r1
    4fe8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fea:	12 92       	st	-Z, r1
    4fec:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4fee:	12 92       	st	-Z, r1
    4ff0:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ff2:	12 92       	st	-Z, r1
    4ff4:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ff6:	12 92       	st	-Z, r1
    4ff8:	12 92       	st	-Z, r1
    *(--stk) = 0;
    4ffa:	12 92       	st	-Z, r1
    4ffc:	12 92       	st	-Z, r1

    *(--stk) = 0;
    4ffe:	12 92       	st	-Z, r1
    5000:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5002:	12 92       	st	-Z, r1
    5004:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5006:	12 92       	st	-Z, r1
    5008:	12 92       	st	-Z, r1
    *(--stk) = 0;
    500a:	12 92       	st	-Z, r1
    500c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    500e:	12 92       	st	-Z, r1
    5010:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5012:	12 92       	st	-Z, r1
    5014:	12 92       	st	-Z, r1
    *(--stk) = 0;
    5016:	12 92       	st	-Z, r1
    5018:	12 92       	st	-Z, r1
    *(--stk) = 0;
    501a:	12 92       	st	-Z, r1
    501c:	12 92       	st	-Z, r1
    *(--stk) = 0;
    501e:	12 92       	st	-Z, r1
    5020:	12 92       	st	-Z, r1


    return ((void *)stk);
}
    5022:	cf 01       	movw	r24, r30
    5024:	08 95       	ret

00005026 <nrk_task_set_stk>:

void nrk_task_set_stk( nrk_task_type *task, NRK_STK stk_base[], uint16_t stk_size )
{
    5026:	ef 92       	push	r14
    5028:	ff 92       	push	r15
    502a:	0f 93       	push	r16
    502c:	1f 93       	push	r17
    502e:	cf 93       	push	r28
    5030:	df 93       	push	r29
    5032:	ec 01       	movw	r28, r24
    5034:	8b 01       	movw	r16, r22
    5036:	7a 01       	movw	r14, r20

    if(stk_size<32) nrk_error_add(NRK_STACK_TOO_SMALL);
    5038:	40 32       	cpi	r20, 0x20	; 32
    503a:	51 05       	cpc	r21, r1
    503c:	18 f4       	brcc	.+6      	; 0x5044 <nrk_task_set_stk+0x1e>
    503e:	81 e1       	ldi	r24, 0x11	; 17
    5040:	0e 94 ab 18 	call	0x3156	; 0x3156 <nrk_error_add>
    task->Ptos = (void *) &stk_base[stk_size-1];
    5044:	08 94       	sec
    5046:	e1 08       	sbc	r14, r1
    5048:	f1 08       	sbc	r15, r1
    504a:	e0 0e       	add	r14, r16
    504c:	f1 1e       	adc	r15, r17
    504e:	fa 82       	std	Y+2, r15	; 0x02
    5050:	e9 82       	std	Y+1, r14	; 0x01
    task->Pbos = (void *) &stk_base[0];
    5052:	1c 83       	std	Y+4, r17	; 0x04
    5054:	0b 83       	std	Y+3, r16	; 0x03

}
    5056:	df 91       	pop	r29
    5058:	cf 91       	pop	r28
    505a:	1f 91       	pop	r17
    505c:	0f 91       	pop	r16
    505e:	ff 90       	pop	r15
    5060:	ef 90       	pop	r14
    5062:	08 95       	ret

00005064 <nrk_stack_pointer_restore>:
#ifdef KERNEL_STK_ARRAY
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char*) NRK_KERNEL_STK_TOP;
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5064:	89 e8       	ldi	r24, 0x89	; 137
    5066:	96 e1       	ldi	r25, 0x16	; 22
    5068:	90 93 fe 10 	sts	0x10FE, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    506c:	80 93 ff 10 	sts	0x10FF, r24
}
    5070:	08 95       	ret

00005072 <nrk_stack_pointer_init>:
    stkc = (uint16_t*)&nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
    nrk_kernel_stk[0]=STK_CANARY_VAL;
    nrk_kernel_stk_ptr = &nrk_kernel_stk[NRK_KERNEL_STACKSIZE-1];
#else
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP-NRK_KERNEL_STACKSIZE;
    *stkc = STK_CANARY_VAL;
    5072:	85 e5       	ldi	r24, 0x55	; 85
    5074:	80 93 7e 10 	sts	0x107E, r24
    stkc = (unsigned char *)NRK_KERNEL_STK_TOP;
    nrk_kernel_stk_ptr = (unsigned char *)NRK_KERNEL_STK_TOP;
    5078:	ee ef       	ldi	r30, 0xFE	; 254
    507a:	f0 e1       	ldi	r31, 0x10	; 16
    507c:	f0 93 43 05 	sts	0x0543, r31
    5080:	e0 93 42 05 	sts	0x0542, r30
#endif
    *stkc++ = (uint16_t)((uint16_t)_nrk_timer_tick>>8);
    5084:	89 e8       	ldi	r24, 0x89	; 137
    5086:	96 e1       	ldi	r25, 0x16	; 22
    5088:	90 83       	st	Z, r25
    *stkc = (uint16_t)((uint16_t)_nrk_timer_tick&0xFF);
    508a:	80 93 ff 10 	sts	0x10FF, r24

}
    508e:	08 95       	ret

00005090 <nrk_target_start>:

/* start the target running */
void nrk_target_start(void)
{

    _nrk_setup_timer();
    5090:	0e 94 4e 26 	call	0x4c9c	; 0x4c9c <_nrk_setup_timer>
    nrk_int_enable();
    5094:	0e 94 95 14 	call	0x292a	; 0x292a <nrk_int_enable>

}
    5098:	08 95       	ret

0000509a <ad5242_init>:


// Initialize the interface
void ad5242_init()
{
	i2c_init();
    509a:	0e 94 a3 28 	call	0x5146	; 0x5146 <i2c_init>
}
    509e:	08 95       	ret

000050a0 <ad5242_set>:

// hwAddress is defined by the Pin settings [AD1 AD0]
// channel is 1 or 2
// value is the resistor divider value
void ad5242_set(unsigned char hwAddress, unsigned char channel, unsigned char value)
{
    50a0:	1f 93       	push	r17
    50a2:	df 93       	push	r29
    50a4:	cf 93       	push	r28
    50a6:	0f 92       	push	r0
    50a8:	cd b7       	in	r28, 0x3d	; 61
    50aa:	de b7       	in	r29, 0x3e	; 62
    50ac:	14 2f       	mov	r17, r20
	unsigned char address = 0b0101100 | (hwAddress & 0b11);
    50ae:	83 70       	andi	r24, 0x03	; 3
	
	i2c_controlByte_TX(address);
    50b0:	8c 62       	ori	r24, 0x2C	; 44
    50b2:	69 83       	std	Y+1, r22	; 0x01
    50b4:	0e 94 0e 29 	call	0x521c	; 0x521c <i2c_controlByte_TX>
	
	// Instruction byte
	if (channel == 1)
    50b8:	69 81       	ldd	r22, Y+1	; 0x01
    50ba:	61 30       	cpi	r22, 0x01	; 1
    50bc:	11 f4       	brne	.+4      	; 0x50c2 <ad5242_set+0x22>
		i2c_send(0x00);		// Channel A (1)
    50be:	80 e0       	ldi	r24, 0x00	; 0
    50c0:	01 c0       	rjmp	.+2      	; 0x50c4 <ad5242_set+0x24>
	else
		i2c_send(0x80);		// Channel B (2)
    50c2:	80 e8       	ldi	r24, 0x80	; 128
    50c4:	0e 94 d6 28 	call	0x51ac	; 0x51ac <i2c_send>
		
	// Resistor divider value
	i2c_send(value);
    50c8:	81 2f       	mov	r24, r17
    50ca:	0e 94 d6 28 	call	0x51ac	; 0x51ac <i2c_send>
		
	i2c_stop();
    50ce:	0e 94 ca 28 	call	0x5194	; 0x5194 <i2c_stop>
}
    50d2:	0f 90       	pop	r0
    50d4:	cf 91       	pop	r28
    50d6:	df 91       	pop	r29
    50d8:	1f 91       	pop	r17
    50da:	08 95       	ret

000050dc <adc_init>:
#include <util/delay.h>



void adc_init()
{
    50dc:	df 93       	push	r29
    50de:	cf 93       	push	r28
    50e0:	00 d0       	rcall	.+0      	; 0x50e2 <adc_init+0x6>
    50e2:	cd b7       	in	r28, 0x3d	; 61
    50e4:	de b7       	in	r29, 0x3e	; 62
  volatile unsigned int dummy;

  ADMUX = (0 << REFS1) | (1 << REFS0);      						// Vcc is reference
    50e6:	80 e4       	ldi	r24, 0x40	; 64
    50e8:	87 b9       	out	0x07, r24	; 7
  ADCSRA = (1 << ADPS2) | (1 << ADPS1) | (0 << ADPS0);       // Prescaler = 64
    50ea:	86 e0       	ldi	r24, 0x06	; 6
    50ec:	86 b9       	out	0x06, r24	; 6
  ADCSRA |= (1 << ADEN);                								// ADC on
    50ee:	37 9a       	sbi	0x06, 7	; 6

	// One dummy read after init
  ADCSRA |= (1<<ADSC);
    50f0:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1<<ADSC));
    50f2:	36 99       	sbic	0x06, 6	; 6
    50f4:	fe cf       	rjmp	.-4      	; 0x50f2 <adc_init+0x16>
  dummy = ADCW;
    50f6:	84 b1       	in	r24, 0x04	; 4
    50f8:	95 b1       	in	r25, 0x05	; 5
    50fa:	9a 83       	std	Y+2, r25	; 0x02
    50fc:	89 83       	std	Y+1, r24	; 0x01
}
    50fe:	0f 90       	pop	r0
    5100:	0f 90       	pop	r0
    5102:	cf 91       	pop	r28
    5104:	df 91       	pop	r29
    5106:	08 95       	ret

00005108 <adc_Powersave>:


// If ADC should be used after a powersave period, call init again before starting a conversion
void adc_Powersave()
{
	ADCSRA &= ~(1 << ADEN);
    5108:	37 98       	cbi	0x06, 7	; 6
}
    510a:	08 95       	ret

0000510c <adc_GetChannel>:



unsigned int adc_GetChannel(unsigned char ch)
{
  ADMUX = (ADMUX & 0b11100000) | (ch & 0b00011111);	// Select channel
    510c:	97 b1       	in	r25, 0x07	; 7
    510e:	8f 71       	andi	r24, 0x1F	; 31
    5110:	90 7e       	andi	r25, 0xE0	; 224
    5112:	89 2b       	or	r24, r25
    5114:	87 b9       	out	0x07, r24	; 7
  ADCSRA |= (1 << ADSC);										// Start a single conversion
    5116:	36 9a       	sbi	0x06, 6	; 6
  while (ADCSRA & (1 << ADSC));  							// wait until conversion result is available
    5118:	36 99       	sbic	0x06, 6	; 6
    511a:	fe cf       	rjmp	.-4      	; 0x5118 <adc_GetChannel+0xc>
  return ADCW;
    511c:	24 b1       	in	r18, 0x04	; 4
    511e:	35 b1       	in	r19, 0x05	; 5
}
    5120:	c9 01       	movw	r24, r18
    5122:	08 95       	ret

00005124 <adc_GetBatteryVoltage>:
float adc_GetBatteryVoltage()
{
// adc channel 30 is connected to the internal 1.23 V reference
	unsigned int adValue;

	adValue = adc_GetChannel(30);
    5124:	8e e1       	ldi	r24, 0x1E	; 30
    5126:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>

	return (1.23 * 1024.0 / (float)adValue);
    512a:	bc 01       	movw	r22, r24
    512c:	80 e0       	ldi	r24, 0x00	; 0
    512e:	90 e0       	ldi	r25, 0x00	; 0
    5130:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <__floatunsisf>
    5134:	9b 01       	movw	r18, r22
    5136:	ac 01       	movw	r20, r24
    5138:	64 ea       	ldi	r22, 0xA4	; 164
    513a:	70 e7       	ldi	r23, 0x70	; 112
    513c:	8d e9       	ldi	r24, 0x9D	; 157
    513e:	94 e4       	ldi	r25, 0x44	; 68
    5140:	0e 94 2a 3e 	call	0x7c54	; 0x7c54 <__divsf3>
}
    5144:	08 95       	ret

00005146 <i2c_init>:

// inits to ~300 kHz bus frequency
void i2c_init()
{
	// Set up clock prescaler
	TWSR |= (0 << TWPS1) | (0 << TWPS0);	// Prescaler = 1
    5146:	e1 e7       	ldi	r30, 0x71	; 113
    5148:	f0 e0       	ldi	r31, 0x00	; 0
    514a:	80 81       	ld	r24, Z
    514c:	80 83       	st	Z, r24
	// Set up clock divider
	TWBR = 1;
    514e:	81 e0       	ldi	r24, 0x01	; 1
    5150:	80 93 70 00 	sts	0x0070, r24
	// Set up module
	TWCR = (1 << TWEN);	// I2C on, no interrupts
    5154:	84 e0       	ldi	r24, 0x04	; 4
    5156:	80 93 74 00 	sts	0x0074, r24
}
    515a:	08 95       	ret

0000515c <i2c_waitForInterruptFlag>:



void i2c_waitForInterruptFlag()
{
	while (! (TWCR & (1 << TWINT)));
    515c:	80 91 74 00 	lds	r24, 0x0074
    5160:	87 ff       	sbrs	r24, 7
    5162:	fc cf       	rjmp	.-8      	; 0x515c <i2c_waitForInterruptFlag>
}
    5164:	08 95       	ret

00005166 <i2c_actionStart>:



void i2c_actionStart()
{
	TWCR |= (1 << TWINT);		// clearing the interrupt flag will start the next action
    5166:	e4 e7       	ldi	r30, 0x74	; 116
    5168:	f0 e0       	ldi	r31, 0x00	; 0
    516a:	80 81       	ld	r24, Z
    516c:	80 68       	ori	r24, 0x80	; 128
    516e:	80 83       	st	Z, r24
}
    5170:	08 95       	ret

00005172 <i2c_start>:



void i2c_start()
{
    5172:	cf 93       	push	r28
    5174:	df 93       	push	r29
	TWCR |= (1 << TWSTA);			// Set start condition flag
    5176:	c4 e7       	ldi	r28, 0x74	; 116
    5178:	d0 e0       	ldi	r29, 0x00	; 0
    517a:	88 81       	ld	r24, Y
    517c:	80 62       	ori	r24, 0x20	; 32
    517e:	88 83       	st	Y, r24
	i2c_actionStart();				// Send START
    5180:	0e 94 b3 28 	call	0x5166	; 0x5166 <i2c_actionStart>
	i2c_waitForInterruptFlag();	// Wait until START is sent
    5184:	0e 94 ae 28 	call	0x515c	; 0x515c <i2c_waitForInterruptFlag>
	TWCR &= ~(1 << TWSTA);			// Clear start condition flag
    5188:	88 81       	ld	r24, Y
    518a:	8f 7d       	andi	r24, 0xDF	; 223
    518c:	88 83       	st	Y, r24
}
    518e:	df 91       	pop	r29
    5190:	cf 91       	pop	r28
    5192:	08 95       	ret

00005194 <i2c_stop>:



void i2c_stop()
{
	TWCR |= (1 << TWSTO);			// Set stop condition flag - this will be cleared automatically
    5194:	80 91 74 00 	lds	r24, 0x0074
    5198:	80 61       	ori	r24, 0x10	; 16
    519a:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();				// Send STOP
    519e:	0e 94 b3 28 	call	0x5166	; 0x5166 <i2c_actionStart>
	while (TWCR & (1 << TWSTO));	// Wait until STOP is sent
    51a2:	80 91 74 00 	lds	r24, 0x0074
    51a6:	84 fd       	sbrc	r24, 4
    51a8:	fc cf       	rjmp	.-8      	; 0x51a2 <i2c_stop+0xe>
}
    51aa:	08 95       	ret

000051ac <i2c_send>:


// Returns 0 if ACK has been received, else 1
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
    51ac:	80 93 73 00 	sts	0x0073, r24
	i2c_actionStart();
    51b0:	0e 94 b3 28 	call	0x5166	; 0x5166 <i2c_actionStart>
	i2c_waitForInterruptFlag();
    51b4:	0e 94 ae 28 	call	0x515c	; 0x515c <i2c_waitForInterruptFlag>
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    51b8:	80 91 71 00 	lds	r24, 0x0071
    51bc:	88 7f       	andi	r24, 0xF8	; 248
    51be:	88 32       	cpi	r24, 0x28	; 40
    51c0:	41 f0       	breq	.+16     	; 0x51d2 <i2c_send+0x26>
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
    51c2:	90 91 71 00 	lds	r25, 0x0071
    51c6:	98 7f       	andi	r25, 0xF8	; 248
unsigned char i2c_send(unsigned char data)
{
	TWDR = data;
	i2c_actionStart();
	i2c_waitForInterruptFlag();
	if ((TWSR & 0xF8) == TW_MT_DATA_ACK) return 0;			// Data byte ACK
    51c8:	81 e0       	ldi	r24, 0x01	; 1
    51ca:	98 31       	cpi	r25, 0x18	; 24
    51cc:	19 f4       	brne	.+6      	; 0x51d4 <i2c_send+0x28>
    51ce:	80 e0       	ldi	r24, 0x00	; 0
    51d0:	08 95       	ret
    51d2:	80 e0       	ldi	r24, 0x00	; 0
	else if ((TWSR & 0xF8) == TW_MT_SLA_ACK) return 0;	// Address byte ACK
	else return 1;
}
    51d4:	08 95       	ret

000051d6 <i2c_receive>:


// if ack == 0, no-ACK will be sent
unsigned char i2c_receive(unsigned int ack)
{
	if (ack) TWCR |= (1 << TWEA);	// ACK
    51d6:	00 97       	sbiw	r24, 0x00	; 0
    51d8:	21 f0       	breq	.+8      	; 0x51e2 <i2c_receive+0xc>
    51da:	80 91 74 00 	lds	r24, 0x0074
    51de:	80 64       	ori	r24, 0x40	; 64
    51e0:	03 c0       	rjmp	.+6      	; 0x51e8 <i2c_receive+0x12>
	else 		TWCR &= ~(1 << TWEA);	// no ACK
    51e2:	80 91 74 00 	lds	r24, 0x0074
    51e6:	8f 7b       	andi	r24, 0xBF	; 191
    51e8:	80 93 74 00 	sts	0x0074, r24
	i2c_actionStart();					// Start receiving
    51ec:	0e 94 b3 28 	call	0x5166	; 0x5166 <i2c_actionStart>
	i2c_waitForInterruptFlag();		// Wait until byte is received
    51f0:	0e 94 ae 28 	call	0x515c	; 0x515c <i2c_waitForInterruptFlag>
	return TWDR;
    51f4:	80 91 73 00 	lds	r24, 0x0073
}
    51f8:	08 95       	ret

000051fa <i2c_controlByte_RX>:



// This initiates an rx transfer with START + SLA + R
void i2c_controlByte_RX(unsigned char address)
{
    51fa:	df 93       	push	r29
    51fc:	cf 93       	push	r28
    51fe:	0f 92       	push	r0
    5200:	cd b7       	in	r28, 0x3d	; 61
    5202:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5204:	89 83       	std	Y+1, r24	; 0x01
    5206:	0e 94 b9 28 	call	0x5172	; 0x5172 <i2c_start>
	i2c_send((address << 1) | 0x01);
    520a:	89 81       	ldd	r24, Y+1	; 0x01
    520c:	88 0f       	add	r24, r24
    520e:	81 60       	ori	r24, 0x01	; 1
    5210:	0e 94 d6 28 	call	0x51ac	; 0x51ac <i2c_send>
}
    5214:	0f 90       	pop	r0
    5216:	cf 91       	pop	r28
    5218:	df 91       	pop	r29
    521a:	08 95       	ret

0000521c <i2c_controlByte_TX>:



// This initiates an tx transfer with START + SLA
void i2c_controlByte_TX(unsigned char address)
{
    521c:	df 93       	push	r29
    521e:	cf 93       	push	r28
    5220:	0f 92       	push	r0
    5222:	cd b7       	in	r28, 0x3d	; 61
    5224:	de b7       	in	r29, 0x3e	; 62
	i2c_start();
    5226:	89 83       	std	Y+1, r24	; 0x01
    5228:	0e 94 b9 28 	call	0x5172	; 0x5172 <i2c_start>
	i2c_send(address << 1);
    522c:	89 81       	ldd	r24, Y+1	; 0x01
    522e:	88 0f       	add	r24, r24
    5230:	0e 94 d6 28 	call	0x51ac	; 0x51ac <i2c_send>
}
    5234:	0f 90       	pop	r0
    5236:	cf 91       	pop	r28
    5238:	df 91       	pop	r29
    523a:	08 95       	ret

0000523c <mda100_init>:


// Do not forget to init everything before using it
void mda100_init()
{
	adc_init();
    523c:	0e 94 6e 28 	call	0x50dc	; 0x50dc <adc_init>
	mda100_initDone = 1;
    5240:	81 e0       	ldi	r24, 0x01	; 1
    5242:	80 93 86 03 	sts	0x0386, r24
}
    5246:	08 95       	ret

00005248 <mda100_Powersave>:



void mda100_Powersave()
{
	CheckIfInitDone();
    5248:	80 91 86 03 	lds	r24, 0x0386
    524c:	88 23       	and	r24, r24
    524e:	11 f4       	brne	.+4      	; 0x5254 <mda100_Powersave+0xc>
    5250:	0e 94 1e 29 	call	0x523c	; 0x523c <mda100_init>
	adc_Powersave();
    5254:	0e 94 84 28 	call	0x5108	; 0x5108 <adc_Powersave>
}
    5258:	08 95       	ret

0000525a <mda100_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mda100_LightSensor_Power(T_Power powerstatus)
{
    525a:	df 93       	push	r29
    525c:	cf 93       	push	r28
    525e:	0f 92       	push	r0
    5260:	cd b7       	in	r28, 0x3d	; 61
    5262:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5264:	90 91 86 03 	lds	r25, 0x0386
    5268:	99 23       	and	r25, r25
    526a:	21 f4       	brne	.+8      	; 0x5274 <mda100_LightSensor_Power+0x1a>
    526c:	89 83       	std	Y+1, r24	; 0x01
    526e:	0e 94 1e 29 	call	0x523c	; 0x523c <mda100_init>
    5272:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off temperature sensor power first; Only one of these may be active at a time
	PORTC &= ~(1 << 0);
    5274:	a8 98       	cbi	0x15, 0	; 21
    DDRC  &= ~(1 << 0);
    5276:	a0 98       	cbi	0x14, 0	; 20

	if (powerstatus == POWER_ON)
    5278:	81 30       	cpi	r24, 0x01	; 1
    527a:	19 f4       	brne	.+6      	; 0x5282 <mda100_LightSensor_Power+0x28>
	{
		PORTE |= (1 << 5);
    527c:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    527e:	15 9a       	sbi	0x02, 5	; 2
    5280:	02 c0       	rjmp	.+4      	; 0x5286 <mda100_LightSensor_Power+0x2c>
	}
	else
	{
		PORTE &= ~(1 << 5);
    5282:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    5284:	15 98       	cbi	0x02, 5	; 2
	}
}
    5286:	0f 90       	pop	r0
    5288:	cf 91       	pop	r28
    528a:	df 91       	pop	r29
    528c:	08 95       	ret

0000528e <mda100_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mda100_TemperatureSensor_Power(T_Power powerstatus)
{
    528e:	df 93       	push	r29
    5290:	cf 93       	push	r28
    5292:	0f 92       	push	r0
    5294:	cd b7       	in	r28, 0x3d	; 61
    5296:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5298:	90 91 86 03 	lds	r25, 0x0386
    529c:	99 23       	and	r25, r25
    529e:	21 f4       	brne	.+8      	; 0x52a8 <mda100_TemperatureSensor_Power+0x1a>
    52a0:	89 83       	std	Y+1, r24	; 0x01
    52a2:	0e 94 1e 29 	call	0x523c	; 0x523c <mda100_init>
    52a6:	89 81       	ldd	r24, Y+1	; 0x01
	// Switch off light sensor power first; Only one of these may be active at a time
    PORTE &= ~(1 << 5);
    52a8:	1d 98       	cbi	0x03, 5	; 3
    DDRE  &= ~(1 << 5);
    52aa:	15 98       	cbi	0x02, 5	; 2

	if (powerstatus == POWER_ON)
    52ac:	81 30       	cpi	r24, 0x01	; 1
    52ae:	19 f4       	brne	.+6      	; 0x52b6 <mda100_TemperatureSensor_Power+0x28>
	{
		PORTC |= (1 << 0);
    52b0:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    52b2:	a0 9a       	sbi	0x14, 0	; 20
    52b4:	02 c0       	rjmp	.+4      	; 0x52ba <mda100_TemperatureSensor_Power+0x2c>
	}
	else
	{
		PORTC &= ~(1 << 0);
    52b6:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    52b8:	a0 98       	cbi	0x14, 0	; 20
	}
}
    52ba:	0f 90       	pop	r0
    52bc:	cf 91       	pop	r28
    52be:	df 91       	pop	r29
    52c0:	08 95       	ret

000052c2 <mda100_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_LightSensor_GetCounts()
{
	CheckIfInitDone();
    52c2:	80 91 86 03 	lds	r24, 0x0386
    52c6:	88 23       	and	r24, r24
    52c8:	11 f4       	brne	.+4      	; 0x52ce <mda100_LightSensor_GetCounts+0xc>
    52ca:	0e 94 1e 29 	call	0x523c	; 0x523c <mda100_init>
	mda100_LightSensor_Power(POWER_ON);
    52ce:	81 e0       	ldi	r24, 0x01	; 1
    52d0:	0e 94 2d 29 	call	0x525a	; 0x525a <mda100_LightSensor_Power>
	return adc_GetChannel(1);
    52d4:	81 e0       	ldi	r24, 0x01	; 1
    52d6:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    52da:	08 95       	ret

000052dc <mda100_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mda100_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    52dc:	80 91 86 03 	lds	r24, 0x0386
    52e0:	88 23       	and	r24, r24
    52e2:	11 f4       	brne	.+4      	; 0x52e8 <mda100_TemperatureSensor_GetCounts+0xc>
    52e4:	0e 94 1e 29 	call	0x523c	; 0x523c <mda100_init>
	mda100_TemperatureSensor_Power(POWER_ON);
    52e8:	81 e0       	ldi	r24, 0x01	; 1
    52ea:	0e 94 47 29 	call	0x528e	; 0x528e <mda100_TemperatureSensor_Power>
	return adc_GetChannel(1);
    52ee:	81 e0       	ldi	r24, 0x01	; 1
    52f0:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    52f4:	08 95       	ret

000052f6 <mda100_TemperatureSensor_GetKelvin>:



float mda100_TemperatureSensor_GetKelvin()
{
    52f6:	af 92       	push	r10
    52f8:	bf 92       	push	r11
    52fa:	cf 92       	push	r12
    52fc:	df 92       	push	r13
    52fe:	ef 92       	push	r14
    5300:	ff 92       	push	r15
    5302:	0f 93       	push	r16
    5304:	1f 93       	push	r17
	float counts = mda100_TemperatureSensor_GetCounts();
    5306:	0e 94 6e 29 	call	0x52dc	; 0x52dc <mda100_TemperatureSensor_GetCounts>
    530a:	bc 01       	movw	r22, r24
    530c:	80 e0       	ldi	r24, 0x00	; 0
    530e:	90 e0       	ldi	r25, 0x00	; 0
    5310:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <__floatunsisf>
    5314:	8b 01       	movw	r16, r22
    5316:	7c 01       	movw	r14, r24
	float lnRthr = log( 10e3 * (1023.0 - counts) / counts);
    5318:	60 e0       	ldi	r22, 0x00	; 0
    531a:	70 ec       	ldi	r23, 0xC0	; 192
    531c:	8f e7       	ldi	r24, 0x7F	; 127
    531e:	94 e4       	ldi	r25, 0x44	; 68
    5320:	20 2f       	mov	r18, r16
    5322:	31 2f       	mov	r19, r17
    5324:	4e 2d       	mov	r20, r14
    5326:	5f 2d       	mov	r21, r15
    5328:	0e 94 c5 3d 	call	0x7b8a	; 0x7b8a <__subsf3>
    532c:	20 e0       	ldi	r18, 0x00	; 0
    532e:	30 e4       	ldi	r19, 0x40	; 64
    5330:	4c e1       	ldi	r20, 0x1C	; 28
    5332:	56 e4       	ldi	r21, 0x46	; 70
    5334:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    5338:	20 2f       	mov	r18, r16
    533a:	31 2f       	mov	r19, r17
    533c:	4e 2d       	mov	r20, r14
    533e:	5f 2d       	mov	r21, r15
    5340:	0e 94 2a 3e 	call	0x7c54	; 0x7c54 <__divsf3>
    5344:	0e 94 55 3f 	call	0x7eaa	; 0x7eaa <log>
    5348:	7b 01       	movw	r14, r22
    534a:	8c 01       	movw	r16, r24
	float lnRthr3 = pow(lnRthr, 3);	// lnRthr
    534c:	20 e0       	ldi	r18, 0x00	; 0
    534e:	30 e0       	ldi	r19, 0x00	; 0
    5350:	40 e4       	ldi	r20, 0x40	; 64
    5352:	50 e4       	ldi	r21, 0x40	; 64
    5354:	0e 94 f8 3f 	call	0x7ff0	; 0x7ff0 <pow>
    5358:	d6 2e       	mov	r13, r22
    535a:	c7 2e       	mov	r12, r23
    535c:	b8 2e       	mov	r11, r24
    535e:	a9 2e       	mov	r10, r25
	
	float a = 0.001010024;
	float b = 0.000242127;
	float c = 0.000000146;
	
	return ( 1 / ( a + b * lnRthr + c * lnRthr3) );
    5360:	c8 01       	movw	r24, r16
    5362:	b7 01       	movw	r22, r14
    5364:	29 e7       	ldi	r18, 0x79	; 121
    5366:	33 ee       	ldi	r19, 0xE3	; 227
    5368:	4d e7       	ldi	r20, 0x7D	; 125
    536a:	59 e3       	ldi	r21, 0x39	; 57
    536c:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    5370:	28 ec       	ldi	r18, 0xC8	; 200
    5372:	32 e6       	ldi	r19, 0x62	; 98
    5374:	44 e8       	ldi	r20, 0x84	; 132
    5376:	5a e3       	ldi	r21, 0x3A	; 58
    5378:	0e 94 c6 3d 	call	0x7b8c	; 0x7b8c <__addsf3>
    537c:	7b 01       	movw	r14, r22
    537e:	8c 01       	movw	r16, r24
    5380:	a6 01       	movw	r20, r12
    5382:	95 01       	movw	r18, r10
    5384:	65 2f       	mov	r22, r21
    5386:	74 2f       	mov	r23, r20
    5388:	83 2f       	mov	r24, r19
    538a:	92 2f       	mov	r25, r18
    538c:	2d e2       	ldi	r18, 0x2D	; 45
    538e:	34 ec       	ldi	r19, 0xC4	; 196
    5390:	4c e1       	ldi	r20, 0x1C	; 28
    5392:	54 e3       	ldi	r21, 0x34	; 52
    5394:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    5398:	9b 01       	movw	r18, r22
    539a:	ac 01       	movw	r20, r24
    539c:	c8 01       	movw	r24, r16
    539e:	b7 01       	movw	r22, r14
    53a0:	0e 94 c6 3d 	call	0x7b8c	; 0x7b8c <__addsf3>
    53a4:	9b 01       	movw	r18, r22
    53a6:	ac 01       	movw	r20, r24
    53a8:	60 e0       	ldi	r22, 0x00	; 0
    53aa:	70 e0       	ldi	r23, 0x00	; 0
    53ac:	80 e8       	ldi	r24, 0x80	; 128
    53ae:	9f e3       	ldi	r25, 0x3F	; 63
    53b0:	0e 94 2a 3e 	call	0x7c54	; 0x7c54 <__divsf3>
}
    53b4:	1f 91       	pop	r17
    53b6:	0f 91       	pop	r16
    53b8:	ff 90       	pop	r15
    53ba:	ef 90       	pop	r14
    53bc:	df 90       	pop	r13
    53be:	cf 90       	pop	r12
    53c0:	bf 90       	pop	r11
    53c2:	af 90       	pop	r10
    53c4:	08 95       	ret

000053c6 <mda100_TemperatureSensor_GetDegreeCelsius>:



float mda100_TemperatureSensor_GetDegreeCelsius()
{
	return (mda100_TemperatureSensor_GetKelvin() - 273.15);
    53c6:	0e 94 7b 29 	call	0x52f6	; 0x52f6 <mda100_TemperatureSensor_GetKelvin>
    53ca:	23 e3       	ldi	r18, 0x33	; 51
    53cc:	33 e9       	ldi	r19, 0x93	; 147
    53ce:	48 e8       	ldi	r20, 0x88	; 136
    53d0:	53 e4       	ldi	r21, 0x43	; 67
    53d2:	0e 94 c5 3d 	call	0x7b8a	; 0x7b8a <__subsf3>
}
    53d6:	08 95       	ret

000053d8 <mts310cb_init>:


// Do not forget to init everything before using it
void mts310cb_init()
{
	adc_init();
    53d8:	0e 94 6e 28 	call	0x50dc	; 0x50dc <adc_init>
	ad5242_init();
    53dc:	0e 94 4d 28 	call	0x509a	; 0x509a <ad5242_init>
	mts310cb_initDone = 1;
    53e0:	81 e0       	ldi	r24, 0x01	; 1
    53e2:	80 93 87 03 	sts	0x0387, r24
}
    53e6:	08 95       	ret

000053e8 <mts310cb_Powersave>:



void mts310cb_Powersave()
{
	CheckIfInitDone();
    53e8:	80 91 87 03 	lds	r24, 0x0387
    53ec:	88 23       	and	r24, r24
    53ee:	11 f4       	brne	.+4      	; 0x53f4 <mts310cb_Powersave+0xc>
    53f0:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	adc_Powersave();
    53f4:	0e 94 84 28 	call	0x5108	; 0x5108 <adc_Powersave>
}
    53f8:	08 95       	ret

000053fa <mts310cb_Accelerometer_Power>:



// Power control line PW4
void mts310cb_Accelerometer_Power(T_Power powerstatus)
{
    53fa:	df 93       	push	r29
    53fc:	cf 93       	push	r28
    53fe:	0f 92       	push	r0
    5400:	cd b7       	in	r28, 0x3d	; 61
    5402:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5404:	90 91 87 03 	lds	r25, 0x0387
    5408:	99 23       	and	r25, r25
    540a:	21 f4       	brne	.+8      	; 0x5414 <mts310cb_Accelerometer_Power+0x1a>
    540c:	89 83       	std	Y+1, r24	; 0x01
    540e:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    5412:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 4);
    5414:	81 30       	cpi	r24, 0x01	; 1
    5416:	11 f4       	brne	.+4      	; 0x541c <mts310cb_Accelerometer_Power+0x22>
    5418:	ac 9a       	sbi	0x15, 4	; 21
    541a:	01 c0       	rjmp	.+2      	; 0x541e <mts310cb_Accelerometer_Power+0x24>
	else									PORTC &= ~(1 << 4);
    541c:	ac 98       	cbi	0x15, 4	; 21
}
    541e:	0f 90       	pop	r0
    5420:	cf 91       	pop	r28
    5422:	df 91       	pop	r29
    5424:	08 95       	ret

00005426 <mts310cb_Magnetometer_Power>:



// Power control line PW5
void mts310cb_Magnetometer_Power(T_Power powerstatus)
{
    5426:	df 93       	push	r29
    5428:	cf 93       	push	r28
    542a:	0f 92       	push	r0
    542c:	cd b7       	in	r28, 0x3d	; 61
    542e:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5430:	90 91 87 03 	lds	r25, 0x0387
    5434:	99 23       	and	r25, r25
    5436:	21 f4       	brne	.+8      	; 0x5440 <mts310cb_Magnetometer_Power+0x1a>
    5438:	89 83       	std	Y+1, r24	; 0x01
    543a:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    543e:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 5);
    5440:	81 30       	cpi	r24, 0x01	; 1
    5442:	11 f4       	brne	.+4      	; 0x5448 <mts310cb_Magnetometer_Power+0x22>
    5444:	ad 9a       	sbi	0x15, 5	; 21
    5446:	01 c0       	rjmp	.+2      	; 0x544a <mts310cb_Magnetometer_Power+0x24>
	else									PORTC &= ~(1 << 5);
    5448:	ad 98       	cbi	0x15, 5	; 21
}
    544a:	0f 90       	pop	r0
    544c:	cf 91       	pop	r28
    544e:	df 91       	pop	r29
    5450:	08 95       	ret

00005452 <mts310cb_TemperatureSensor_Power>:


// Power control via PW0
// This must be tristate if not in use, otherwise light sensor will be incorrect
void mts310cb_TemperatureSensor_Power(T_Power powerstatus)
{
    5452:	1f 93       	push	r17
    5454:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    5456:	80 91 87 03 	lds	r24, 0x0387
    545a:	88 23       	and	r24, r24
    545c:	11 f4       	brne	.+4      	; 0x5462 <mts310cb_TemperatureSensor_Power+0x10>
    545e:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_OFF);				// Only one of these may be active at a time
    5462:	80 e0       	ldi	r24, 0x00	; 0
    5464:	0e 94 3d 2a 	call	0x547a	; 0x547a <mts310cb_LightSensor_Power>
	if (powerstatus == POWER_ON)
    5468:	11 30       	cpi	r17, 0x01	; 1
    546a:	19 f4       	brne	.+6      	; 0x5472 <mts310cb_TemperatureSensor_Power+0x20>
	{
		PORTC |= (1 << 0);
    546c:	a8 9a       	sbi	0x15, 0	; 21
		DDRC  |= (1 << 0);
    546e:	a0 9a       	sbi	0x14, 0	; 20
    5470:	02 c0       	rjmp	.+4      	; 0x5476 <mts310cb_TemperatureSensor_Power+0x24>
	}
	else
	{
		PORTC &= ~(1 << 0);
    5472:	a8 98       	cbi	0x15, 0	; 21
		DDRC  &= ~(1 << 0);
    5474:	a0 98       	cbi	0x14, 0	; 20
	}
}
    5476:	1f 91       	pop	r17
    5478:	08 95       	ret

0000547a <mts310cb_LightSensor_Power>:


// Power control via int1 (PE5)
// This must be tristate if not in use, otherwise temperature sensor will be incorrect
void mts310cb_LightSensor_Power(T_Power powerstatus)
{
    547a:	1f 93       	push	r17
    547c:	18 2f       	mov	r17, r24
	CheckIfInitDone();
    547e:	80 91 87 03 	lds	r24, 0x0387
    5482:	88 23       	and	r24, r24
    5484:	11 f4       	brne	.+4      	; 0x548a <mts310cb_LightSensor_Power+0x10>
    5486:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_OFF);		// Only one of these may be active at a time
    548a:	80 e0       	ldi	r24, 0x00	; 0
    548c:	0e 94 29 2a 	call	0x5452	; 0x5452 <mts310cb_TemperatureSensor_Power>
	if (powerstatus == POWER_ON)
    5490:	11 30       	cpi	r17, 0x01	; 1
    5492:	19 f4       	brne	.+6      	; 0x549a <mts310cb_LightSensor_Power+0x20>
	{
		PORTE |= (1 << 5);
    5494:	1d 9a       	sbi	0x03, 5	; 3
		DDRE  |= (1 << 5);
    5496:	15 9a       	sbi	0x02, 5	; 2
    5498:	02 c0       	rjmp	.+4      	; 0x549e <mts310cb_LightSensor_Power+0x24>
	}
	else
	{
		PORTE &= ~(1 << 5);
    549a:	1d 98       	cbi	0x03, 5	; 3
		DDRE  &= ~(1 << 5);
    549c:	15 98       	cbi	0x02, 5	; 2
	}
}
    549e:	1f 91       	pop	r17
    54a0:	08 95       	ret

000054a2 <mts310cb_Sounder_Power>:



// Power control line PW2
void mts310cb_Sounder_Power(T_Power powerstatus)
{
    54a2:	df 93       	push	r29
    54a4:	cf 93       	push	r28
    54a6:	0f 92       	push	r0
    54a8:	cd b7       	in	r28, 0x3d	; 61
    54aa:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    54ac:	90 91 87 03 	lds	r25, 0x0387
    54b0:	99 23       	and	r25, r25
    54b2:	21 f4       	brne	.+8      	; 0x54bc <mts310cb_Sounder_Power+0x1a>
    54b4:	89 83       	std	Y+1, r24	; 0x01
    54b6:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    54ba:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 2);
    54bc:	81 30       	cpi	r24, 0x01	; 1
    54be:	11 f4       	brne	.+4      	; 0x54c4 <mts310cb_Sounder_Power+0x22>
    54c0:	aa 9a       	sbi	0x15, 2	; 21
    54c2:	01 c0       	rjmp	.+2      	; 0x54c6 <mts310cb_Sounder_Power+0x24>
	else									PORTC &= ~(1 << 2);
    54c4:	aa 98       	cbi	0x15, 2	; 21
}
    54c6:	0f 90       	pop	r0
    54c8:	cf 91       	pop	r28
    54ca:	df 91       	pop	r29
    54cc:	08 95       	ret

000054ce <mts310cb_Microphone_Power>:



// Power control line PW3
void mts310cb_Microphone_Power(T_Power powerstatus)
{
    54ce:	df 93       	push	r29
    54d0:	cf 93       	push	r28
    54d2:	0f 92       	push	r0
    54d4:	cd b7       	in	r28, 0x3d	; 61
    54d6:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    54d8:	90 91 87 03 	lds	r25, 0x0387
    54dc:	99 23       	and	r25, r25
    54de:	21 f4       	brne	.+8      	; 0x54e8 <mts310cb_Microphone_Power+0x1a>
    54e0:	89 83       	std	Y+1, r24	; 0x01
    54e2:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    54e6:	89 81       	ldd	r24, Y+1	; 0x01
	if (powerstatus == POWER_ON)	PORTC |=  (1 << 3);
    54e8:	81 30       	cpi	r24, 0x01	; 1
    54ea:	11 f4       	brne	.+4      	; 0x54f0 <mts310cb_Microphone_Power+0x22>
    54ec:	ab 9a       	sbi	0x15, 3	; 21
    54ee:	01 c0       	rjmp	.+2      	; 0x54f2 <mts310cb_Microphone_Power+0x24>
	else									PORTC &= ~(1 << 3);
    54f0:	ab 98       	cbi	0x15, 3	; 21
}
    54f2:	0f 90       	pop	r0
    54f4:	cf 91       	pop	r28
    54f6:	df 91       	pop	r29
    54f8:	08 95       	ret

000054fa <mts310cb_Magnetometer_x_SetOffset>:



// Adjust offset voltage at Opamp U6 in 256 steps
void mts310cb_Magnetometer_x_SetOffset(unsigned char value)
{
    54fa:	df 93       	push	r29
    54fc:	cf 93       	push	r28
    54fe:	0f 92       	push	r0
    5500:	cd b7       	in	r28, 0x3d	; 61
    5502:	de b7       	in	r29, 0x3e	; 62
    5504:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5506:	80 91 87 03 	lds	r24, 0x0387
    550a:	88 23       	and	r24, r24
    550c:	21 f4       	brne	.+8      	; 0x5516 <mts310cb_Magnetometer_x_SetOffset+0x1c>
    550e:	49 83       	std	Y+1, r20	; 0x01
    5510:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    5514:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MagnetometerAddress 0
	ad5242_set(ad5242_MagnetometerAddress, 1, value);	// Channel 1
    5516:	80 e0       	ldi	r24, 0x00	; 0
    5518:	61 e0       	ldi	r22, 0x01	; 1
    551a:	0e 94 50 28 	call	0x50a0	; 0x50a0 <ad5242_set>
}
    551e:	0f 90       	pop	r0
    5520:	cf 91       	pop	r28
    5522:	df 91       	pop	r29
    5524:	08 95       	ret

00005526 <mts310cb_Magnetometer_y_SetOffset>:



// Adjust offset voltage at Opamp U7 in 256 steps
void mts310cb_Magnetometer_y_SetOffset(unsigned char value)
{
    5526:	df 93       	push	r29
    5528:	cf 93       	push	r28
    552a:	0f 92       	push	r0
    552c:	cd b7       	in	r28, 0x3d	; 61
    552e:	de b7       	in	r29, 0x3e	; 62
    5530:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    5532:	80 91 87 03 	lds	r24, 0x0387
    5536:	88 23       	and	r24, r24
    5538:	21 f4       	brne	.+8      	; 0x5542 <mts310cb_Magnetometer_y_SetOffset+0x1c>
    553a:	49 83       	std	Y+1, r20	; 0x01
    553c:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    5540:	49 81       	ldd	r20, Y+1	; 0x01
	ad5242_set(ad5242_MagnetometerAddress, 2, value);	// Channel 2
    5542:	80 e0       	ldi	r24, 0x00	; 0
    5544:	62 e0       	ldi	r22, 0x02	; 2
    5546:	0e 94 50 28 	call	0x50a0	; 0x50a0 <ad5242_set>
}
    554a:	0f 90       	pop	r0
    554c:	cf 91       	pop	r28
    554e:	df 91       	pop	r29
    5550:	08 95       	ret

00005552 <mts310cb_Microphone_SetGain>:



// Adjust gain of Mic preamp in 256 steps
void mts310cb_Microphone_SetGain(unsigned char value)
{
    5552:	df 93       	push	r29
    5554:	cf 93       	push	r28
    5556:	0f 92       	push	r0
    5558:	cd b7       	in	r28, 0x3d	; 61
    555a:	de b7       	in	r29, 0x3e	; 62
    555c:	48 2f       	mov	r20, r24
	CheckIfInitDone();
    555e:	80 91 87 03 	lds	r24, 0x0387
    5562:	88 23       	and	r24, r24
    5564:	21 f4       	brne	.+8      	; 0x556e <mts310cb_Microphone_SetGain+0x1c>
    5566:	49 83       	std	Y+1, r20	; 0x01
    5568:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    556c:	49 81       	ldd	r20, Y+1	; 0x01
	#define ad5242_MicrophoneAddress 1
	ad5242_set(ad5242_MicrophoneAddress, 1, value);		// Channel 1
    556e:	81 e0       	ldi	r24, 0x01	; 1
    5570:	61 e0       	ldi	r22, 0x01	; 1
    5572:	0e 94 50 28 	call	0x50a0	; 0x50a0 <ad5242_set>
}
    5576:	0f 90       	pop	r0
    5578:	cf 91       	pop	r28
    557a:	df 91       	pop	r29
    557c:	08 95       	ret

0000557e <mts310cb_Microphone_SetMode>:



// This is set with PW6
void mts310cb_Microphone_SetMode(T_MicMode mode)
{
    557e:	df 93       	push	r29
    5580:	cf 93       	push	r28
    5582:	0f 92       	push	r0
    5584:	cd b7       	in	r28, 0x3d	; 61
    5586:	de b7       	in	r29, 0x3e	; 62
	CheckIfInitDone();
    5588:	90 91 87 03 	lds	r25, 0x0387
    558c:	99 23       	and	r25, r25
    558e:	21 f4       	brne	.+8      	; 0x5598 <mts310cb_Microphone_SetMode+0x1a>
    5590:	89 83       	std	Y+1, r24	; 0x01
    5592:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
    5596:	89 81       	ldd	r24, Y+1	; 0x01
	if (mode == MIC_RAW)                PORTC |=  (1 << 6); // tbd: is this the right logic or is it inverted?
    5598:	88 23       	and	r24, r24
    559a:	11 f4       	brne	.+4      	; 0x55a0 <mts310cb_Microphone_SetMode+0x22>
    559c:	ae 9a       	sbi	0x15, 6	; 21
    559e:	03 c0       	rjmp	.+6      	; 0x55a6 <mts310cb_Microphone_SetMode+0x28>
	else if (mode == MIC_TONEDETECT)    PORTC &= ~(1 << 6);
    55a0:	81 30       	cpi	r24, 0x01	; 1
    55a2:	09 f4       	brne	.+2      	; 0x55a6 <mts310cb_Microphone_SetMode+0x28>
    55a4:	ae 98       	cbi	0x15, 6	; 21
}
    55a6:	0f 90       	pop	r0
    55a8:	cf 91       	pop	r28
    55aa:	df 91       	pop	r29
    55ac:	08 95       	ret

000055ae <mts310cb_LightSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_LightSensor_GetCounts()
{
	CheckIfInitDone();
    55ae:	80 91 87 03 	lds	r24, 0x0387
    55b2:	88 23       	and	r24, r24
    55b4:	11 f4       	brne	.+4      	; 0x55ba <mts310cb_LightSensor_GetCounts+0xc>
    55b6:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	mts310cb_LightSensor_Power(POWER_ON);
    55ba:	81 e0       	ldi	r24, 0x01	; 1
    55bc:	0e 94 3d 2a 	call	0x547a	; 0x547a <mts310cb_LightSensor_Power>
	return adc_GetChannel(1);
    55c0:	81 e0       	ldi	r24, 0x01	; 1
    55c2:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    55c6:	08 95       	ret

000055c8 <mts310cb_TemperatureSensor_GetCounts>:


// This is a ratiometric value, so use Vcc as reference
unsigned int mts310cb_TemperatureSensor_GetCounts()
{
	CheckIfInitDone();
    55c8:	80 91 87 03 	lds	r24, 0x0387
    55cc:	88 23       	and	r24, r24
    55ce:	11 f4       	brne	.+4      	; 0x55d4 <mts310cb_TemperatureSensor_GetCounts+0xc>
    55d0:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	mts310cb_TemperatureSensor_Power(POWER_ON);
    55d4:	81 e0       	ldi	r24, 0x01	; 1
    55d6:	0e 94 29 2a 	call	0x5452	; 0x5452 <mts310cb_TemperatureSensor_Power>
	return adc_GetChannel(1);
    55da:	81 e0       	ldi	r24, 0x01	; 1
    55dc:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    55e0:	08 95       	ret

000055e2 <mts310cb_Microphone_GetCounts>:



unsigned int mts310cb_Microphone_GetCounts()
{
	CheckIfInitDone();
    55e2:	80 91 87 03 	lds	r24, 0x0387
    55e6:	88 23       	and	r24, r24
    55e8:	11 f4       	brne	.+4      	; 0x55ee <mts310cb_Microphone_GetCounts+0xc>
    55ea:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	return adc_GetChannel(2);
    55ee:	82 e0       	ldi	r24, 0x02	; 2
    55f0:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    55f4:	08 95       	ret

000055f6 <mts310cb_Accelerometer_x_GetCounts>:



unsigned int mts310cb_Accelerometer_x_GetCounts()
{
	CheckIfInitDone();
    55f6:	80 91 87 03 	lds	r24, 0x0387
    55fa:	88 23       	and	r24, r24
    55fc:	11 f4       	brne	.+4      	; 0x5602 <mts310cb_Accelerometer_x_GetCounts+0xc>
    55fe:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	return adc_GetChannel(3);
    5602:	83 e0       	ldi	r24, 0x03	; 3
    5604:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    5608:	08 95       	ret

0000560a <mts310cb_Accelerometer_y_GetCounts>:



unsigned int mts310cb_Accelerometer_y_GetCounts()
{
	CheckIfInitDone();
    560a:	80 91 87 03 	lds	r24, 0x0387
    560e:	88 23       	and	r24, r24
    5610:	11 f4       	brne	.+4      	; 0x5616 <mts310cb_Accelerometer_y_GetCounts+0xc>
    5612:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	return adc_GetChannel(4);
    5616:	84 e0       	ldi	r24, 0x04	; 4
    5618:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    561c:	08 95       	ret

0000561e <mts310cb_Magnetometer_x_GetCounts>:



unsigned int mts310cb_Magnetometer_x_GetCounts()
{
	CheckIfInitDone();
    561e:	80 91 87 03 	lds	r24, 0x0387
    5622:	88 23       	and	r24, r24
    5624:	11 f4       	brne	.+4      	; 0x562a <mts310cb_Magnetometer_x_GetCounts+0xc>
    5626:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	return adc_GetChannel(5);
    562a:	85 e0       	ldi	r24, 0x05	; 5
    562c:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    5630:	08 95       	ret

00005632 <mts310cb_Magnetometer_y_GetCounts>:



unsigned int mts310cb_Magnetometer_y_GetCounts()
{
	CheckIfInitDone();
    5632:	80 91 87 03 	lds	r24, 0x0387
    5636:	88 23       	and	r24, r24
    5638:	11 f4       	brne	.+4      	; 0x563e <mts310cb_Magnetometer_y_GetCounts+0xc>
    563a:	0e 94 ec 29 	call	0x53d8	; 0x53d8 <mts310cb_init>
	return adc_GetChannel(6);
    563e:	86 e0       	ldi	r24, 0x06	; 6
    5640:	0e 94 86 28 	call	0x510c	; 0x510c <adc_GetChannel>
}
    5644:	08 95       	ret

00005646 <Maxim_1Wire_ResetPulse>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5646:	89 e9       	ldi	r24, 0x99	; 153
    5648:	93 e0       	ldi	r25, 0x03	; 3
    564a:	01 97       	sbiw	r24, 0x01	; 1
    564c:	f1 f7       	brne	.-4      	; 0x564a <Maxim_1Wire_ResetPulse+0x4>
    564e:	00 c0       	rjmp	.+0      	; 0x5650 <Maxim_1Wire_ResetPulse+0xa>
// Returns 0 if slave is present, else -1
inline signed char Maxim_1Wire_ResetPulse(void)
{
    unsigned char delaytime = 0;
    _delay_us(500);
    DataPin_DriveLow;
    5650:	dc 98       	cbi	0x1b, 4	; 27
    5652:	d4 9a       	sbi	0x1a, 4	; 26
    5654:	89 e9       	ldi	r24, 0x99	; 153
    5656:	93 e0       	ldi	r25, 0x03	; 3
    5658:	01 97       	sbiw	r24, 0x01	; 1
    565a:	f1 f7       	brne	.-4      	; 0x5658 <Maxim_1Wire_ResetPulse+0x12>
    565c:	00 c0       	rjmp	.+0      	; 0x565e <Maxim_1Wire_ResetPulse+0x18>
    _delay_us(500);   // datasheet value: 480 s
    DataPin_PullUp;
    565e:	d4 98       	cbi	0x1a, 4	; 26
    5660:	dc 9a       	sbi	0x1b, 4	; 27

    // Wait for data line to go high
    while (DataPin_State == 0);
    5662:	cc 9b       	sbis	0x19, 4	; 25
    5664:	fe cf       	rjmp	.-4      	; 0x5662 <Maxim_1Wire_ResetPulse+0x1c>
    5666:	80 e0       	ldi	r24, 0x00	; 0
    5668:	07 c0       	rjmp	.+14     	; 0x5678 <Maxim_1Wire_ResetPulse+0x32>
    566a:	91 e3       	ldi	r25, 0x31	; 49
    566c:	9a 95       	dec	r25
    566e:	f1 f7       	brne	.-4      	; 0x566c <Maxim_1Wire_ResetPulse+0x26>
    5670:	00 00       	nop

    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
    5672:	8f 5f       	subi	r24, 0xFF	; 255
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    5674:	8f 31       	cpi	r24, 0x1F	; 31
    5676:	49 f0       	breq	.+18     	; 0x568a <Maxim_1Wire_ResetPulse+0x44>

    // Wait for data line to go high
    while (DataPin_State == 0);

    // Wait for presence pulse
    while (DataPin_State == 1)
    5678:	cc 99       	sbic	0x19, 4	; 25
    567a:	f7 cf       	rjmp	.-18     	; 0x566a <Maxim_1Wire_ResetPulse+0x24>
    567c:	89 e9       	ldi	r24, 0x99	; 153
    567e:	93 e0       	ldi	r25, 0x03	; 3
    5680:	01 97       	sbiw	r24, 0x01	; 1
    5682:	f1 f7       	brne	.-4      	; 0x5680 <Maxim_1Wire_ResetPulse+0x3a>
    5684:	00 c0       	rjmp	.+0      	; 0x5686 <Maxim_1Wire_ResetPulse+0x40>
    }

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
    5686:	80 e0       	ldi	r24, 0x00	; 0
    5688:	08 95       	ret
    // Wait for presence pulse
    while (DataPin_State == 1)
    {
        _delay_us(20);
        delaytime ++;
        if (delaytime > 30) return -1;  // Timeout 600 s: no presence pulse detected
    568a:	8f ef       	ldi	r24, 0xFF	; 255

    // Presence pulse detected, wait until bus is free
    _delay_us(500);   // Datasheet: Trsth

    return 0;
}
    568c:	08 95       	ret

0000568e <Maxim_1Wire_WriteBit>:
// Write will take a 100 s time slot and write one or zero
// Wrtie One will pull low for 10 s
// Write Zero will pull down for 80 s
inline void Maxim_1Wire_WriteBit(unsigned char databit)
{
   if (databit == 0) // Write Zero
    568e:	88 23       	and	r24, r24
    5690:	61 f4       	brne	.+24     	; 0x56aa <Maxim_1Wire_WriteBit+0x1c>
   {
      DataPin_DriveLow;
    5692:	dc 98       	cbi	0x1b, 4	; 27
    5694:	d4 9a       	sbi	0x1a, 4	; 26
    5696:	84 ec       	ldi	r24, 0xC4	; 196
    5698:	8a 95       	dec	r24
    569a:	f1 f7       	brne	.-4      	; 0x5698 <Maxim_1Wire_WriteBit+0xa>
    569c:	00 c0       	rjmp	.+0      	; 0x569e <Maxim_1Wire_WriteBit+0x10>
      _delay_us(80);    //80
      DataPin_PullUp;
    569e:	d4 98       	cbi	0x1a, 4	; 26
    56a0:	dc 9a       	sbi	0x1b, 4	; 27
    56a2:	81 e3       	ldi	r24, 0x31	; 49
    56a4:	8a 95       	dec	r24
    56a6:	f1 f7       	brne	.-4      	; 0x56a4 <Maxim_1Wire_WriteBit+0x16>
    56a8:	0b c0       	rjmp	.+22     	; 0x56c0 <Maxim_1Wire_WriteBit+0x32>
      _delay_us(20);    //20
   }
   else              // Write One
   {
      DataPin_DriveLow;
    56aa:	dc 98       	cbi	0x1b, 4	; 27
    56ac:	d4 9a       	sbi	0x1a, 4	; 26
    56ae:	88 e1       	ldi	r24, 0x18	; 24
    56b0:	8a 95       	dec	r24
    56b2:	f1 f7       	brne	.-4      	; 0x56b0 <Maxim_1Wire_WriteBit+0x22>
    56b4:	00 c0       	rjmp	.+0      	; 0x56b6 <Maxim_1Wire_WriteBit+0x28>
      _delay_us(10);    //10
      DataPin_PullUp;
    56b6:	d4 98       	cbi	0x1a, 4	; 26
    56b8:	dc 9a       	sbi	0x1b, 4	; 27
    56ba:	8d ed       	ldi	r24, 0xDD	; 221
    56bc:	8a 95       	dec	r24
    56be:	f1 f7       	brne	.-4      	; 0x56bc <Maxim_1Wire_WriteBit+0x2e>
    56c0:	00 00       	nop
    56c2:	08 95       	ret

000056c4 <Maxim_1Wire_ReadBit>:
// Reads a bit
inline unsigned char Maxim_1Wire_ReadBit(void)
{
   unsigned char bit;

   DataPin_DriveLow;
    56c4:	dc 98       	cbi	0x1b, 4	; 27
    56c6:	d4 9a       	sbi	0x1a, 4	; 26
    56c8:	82 e0       	ldi	r24, 0x02	; 2
    56ca:	8a 95       	dec	r24
    56cc:	f1 f7       	brne	.-4      	; 0x56ca <Maxim_1Wire_ReadBit+0x6>
    56ce:	00 c0       	rjmp	.+0      	; 0x56d0 <Maxim_1Wire_ReadBit+0xc>
   _delay_us(1);    //1
   DataPin_PullUp;
    56d0:	d4 98       	cbi	0x1a, 4	; 26
    56d2:	dc 9a       	sbi	0x1b, 4	; 27
    56d4:	96 e1       	ldi	r25, 0x16	; 22
    56d6:	9a 95       	dec	r25
    56d8:	f1 f7       	brne	.-4      	; 0x56d6 <Maxim_1Wire_ReadBit+0x12>
    56da:	00 00       	nop
   _delay_us(9);   //9
   bit = DataPin_State;
    56dc:	89 b3       	in	r24, 0x19	; 25
    56de:	94 ec       	ldi	r25, 0xC4	; 196
    56e0:	9a 95       	dec	r25
    56e2:	f1 f7       	brne	.-4      	; 0x56e0 <Maxim_1Wire_ReadBit+0x1c>
    56e4:	00 c0       	rjmp	.+0      	; 0x56e6 <Maxim_1Wire_ReadBit+0x22>
    56e6:	90 e0       	ldi	r25, 0x00	; 0
    56e8:	80 71       	andi	r24, 0x10	; 16
    56ea:	90 70       	andi	r25, 0x00	; 0
    56ec:	24 e0       	ldi	r18, 0x04	; 4
    56ee:	95 95       	asr	r25
    56f0:	87 95       	ror	r24
    56f2:	2a 95       	dec	r18
    56f4:	e1 f7       	brne	.-8      	; 0x56ee <Maxim_1Wire_ReadBit+0x2a>
   _delay_us(80);   //80

   return bit;
}
    56f6:	08 95       	ret

000056f8 <Maxim_1Wire_WriteByte>:


inline void Maxim_1Wire_WriteByte(unsigned char data)
{
    56f8:	ff 92       	push	r15
    56fa:	0f 93       	push	r16
    56fc:	1f 93       	push	r17
    56fe:	cf 93       	push	r28
    5700:	df 93       	push	r29
    5702:	f8 2e       	mov	r15, r24
    5704:	c0 e0       	ldi	r28, 0x00	; 0
    5706:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
    5708:	01 e0       	ldi	r16, 0x01	; 1
    570a:	10 e0       	ldi	r17, 0x00	; 0
    570c:	98 01       	movw	r18, r16
    570e:	0c 2e       	mov	r0, r28
    5710:	02 c0       	rjmp	.+4      	; 0x5716 <Maxim_1Wire_WriteByte+0x1e>
    5712:	22 0f       	add	r18, r18
    5714:	33 1f       	adc	r19, r19
    5716:	0a 94       	dec	r0
    5718:	e2 f7       	brpl	.-8      	; 0x5712 <Maxim_1Wire_WriteByte+0x1a>
    571a:	8f 2d       	mov	r24, r15
    571c:	82 23       	and	r24, r18
    571e:	0e 94 47 2b 	call	0x568e	; 0x568e <Maxim_1Wire_WriteBit>
    5722:	21 96       	adiw	r28, 0x01	; 1
inline void Maxim_1Wire_WriteByte(unsigned char data)
{
   // Data order is lsb first
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    5724:	c8 30       	cpi	r28, 0x08	; 8
    5726:	d1 05       	cpc	r29, r1
    5728:	89 f7       	brne	.-30     	; 0x570c <Maxim_1Wire_WriteByte+0x14>
   {
      Maxim_1Wire_WriteBit(data & (1 << currentBit));
   }
}
    572a:	df 91       	pop	r29
    572c:	cf 91       	pop	r28
    572e:	1f 91       	pop	r17
    5730:	0f 91       	pop	r16
    5732:	ff 90       	pop	r15
    5734:	08 95       	ret

00005736 <Maxim_1Wire_ReadByte>:


inline unsigned char Maxim_1Wire_ReadByte(void)
{
    5736:	1f 93       	push	r17
    5738:	cf 93       	push	r28
    573a:	df 93       	push	r29
    573c:	c0 e0       	ldi	r28, 0x00	; 0
    573e:	d0 e0       	ldi	r29, 0x00	; 0
   // Data order is lsb first
   unsigned char data = 0;
    5740:	10 e0       	ldi	r17, 0x00	; 0
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
    5742:	0e 94 62 2b 	call	0x56c4	; 0x56c4 <Maxim_1Wire_ReadBit>
    5746:	28 2f       	mov	r18, r24
    5748:	30 e0       	ldi	r19, 0x00	; 0
    574a:	0c 2e       	mov	r0, r28
    574c:	02 c0       	rjmp	.+4      	; 0x5752 <Maxim_1Wire_ReadByte+0x1c>
    574e:	22 0f       	add	r18, r18
    5750:	33 1f       	adc	r19, r19
    5752:	0a 94       	dec	r0
    5754:	e2 f7       	brpl	.-8      	; 0x574e <Maxim_1Wire_ReadByte+0x18>
    5756:	12 2b       	or	r17, r18
    5758:	21 96       	adiw	r28, 0x01	; 1
{
   // Data order is lsb first
   unsigned char data = 0;
   unsigned char currentBit;

   for (currentBit = 0; currentBit < 8; currentBit++)
    575a:	c8 30       	cpi	r28, 0x08	; 8
    575c:	d1 05       	cpc	r29, r1
    575e:	89 f7       	brne	.-30     	; 0x5742 <Maxim_1Wire_ReadByte+0xc>
   {
      data |= (Maxim_1Wire_ReadBit() << currentBit);
   }

   return data;
}
    5760:	81 2f       	mov	r24, r17
    5762:	df 91       	pop	r29
    5764:	cf 91       	pop	r28
    5766:	1f 91       	pop	r17
    5768:	08 95       	ret

0000576a <Maxim_1Wire_CommandReadRom>:



inline void Maxim_1Wire_CommandReadRom(void)
{
   Maxim_1Wire_WriteByte(0x0f);
    576a:	8f e0       	ldi	r24, 0x0F	; 15
    576c:	0e 94 7c 2b 	call	0x56f8	; 0x56f8 <Maxim_1Wire_WriteByte>
}
    5770:	08 95       	ret

00005772 <DS2401_init>:



inline void DS2401_init(void)
{
    SFIOR &= ~(1 << PUD);
    5772:	80 b5       	in	r24, 0x20	; 32
    5774:	8b 7f       	andi	r24, 0xFB	; 251
    5776:	80 bd       	out	0x20, r24	; 32
    DataPin_PullUp;
    5778:	d4 98       	cbi	0x1a, 4	; 26
    577a:	dc 9a       	sbi	0x1b, 4	; 27
    577c:	86 ef       	ldi	r24, 0xF6	; 246
    577e:	8a 95       	dec	r24
    5780:	f1 f7       	brne	.-4      	; 0x577e <DS2401_init+0xc>
    _delay_us(100);   // One time slot for powerup
}
    5782:	08 95       	ret

00005784 <DS2401_getSerialNumber>:


// Reads the 32 bit world wide unique serial number
// valid is set to 0 in case of success, -2 in case of family code mismatch, -1 in case of CRC error (tdb)
inline uint32_t DS2401_getSerialNumber(int8_t *valid) {
    5784:	ef 92       	push	r14
    5786:	ff 92       	push	r15
    5788:	0f 93       	push	r16
    578a:	1f 93       	push	r17
    578c:	df 93       	push	r29
    578e:	cf 93       	push	r28
    5790:	00 d0       	rcall	.+0      	; 0x5792 <DS2401_getSerialNumber+0xe>
    5792:	00 d0       	rcall	.+0      	; 0x5794 <DS2401_getSerialNumber+0x10>
    5794:	cd b7       	in	r28, 0x3d	; 61
    5796:	de b7       	in	r29, 0x3e	; 62
    5798:	7c 01       	movw	r14, r24
    uint32_t serialNumber = 0;
    579a:	19 82       	std	Y+1, r1	; 0x01
    579c:	1a 82       	std	Y+2, r1	; 0x02
    579e:	1b 82       	std	Y+3, r1	; 0x03
    57a0:	1c 82       	std	Y+4, r1	; 0x04
    uint8_t byte;
    signed char returnVal;
    returnVal = Maxim_1Wire_ResetPulse();
    57a2:	0e 94 23 2b 	call	0x5646	; 0x5646 <Maxim_1Wire_ResetPulse>
    if (returnVal != 0) return returnVal;
    57a6:	88 23       	and	r24, r24
    57a8:	39 f0       	breq	.+14     	; 0x57b8 <DS2401_getSerialNumber+0x34>
    57aa:	28 2f       	mov	r18, r24
    57ac:	33 27       	eor	r19, r19
    57ae:	27 fd       	sbrc	r18, 7
    57b0:	30 95       	com	r19
    57b2:	43 2f       	mov	r20, r19
    57b4:	53 2f       	mov	r21, r19
    57b6:	27 c0       	rjmp	.+78     	; 0x5806 <DS2401_getSerialNumber+0x82>
    Maxim_1Wire_CommandReadRom();
    57b8:	0e 94 b5 2b 	call	0x576a	; 0x576a <Maxim_1Wire_CommandReadRom>
    if (Maxim_1Wire_ReadByte() != 0x01) *valid = -2;      //  Read device code
    57bc:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    57c0:	81 30       	cpi	r24, 0x01	; 1
    57c2:	19 f0       	breq	.+6      	; 0x57ca <DS2401_getSerialNumber+0x46>
    57c4:	8e ef       	ldi	r24, 0xFE	; 254
    57c6:	f7 01       	movw	r30, r14
    57c8:	80 83       	st	Z, r24

    *(uint8_t*)&serialNumber = Maxim_1Wire_ReadByte();          //  Read ID Byte 0 - last significant
    57ca:	8e 01       	movw	r16, r28
    57cc:	0f 5f       	subi	r16, 0xFF	; 255
    57ce:	1f 4f       	sbci	r17, 0xFF	; 255
    57d0:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    57d4:	89 83       	std	Y+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 1) = Maxim_1Wire_ReadByte();    //  Read ID Byte 1
    57d6:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    57da:	f8 01       	movw	r30, r16
    57dc:	81 83       	std	Z+1, r24	; 0x01

    *((uint8_t*)&serialNumber + 2) = Maxim_1Wire_ReadByte();    //  Read ID Byte 2
    57de:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    57e2:	f8 01       	movw	r30, r16
    57e4:	82 83       	std	Z+2, r24	; 0x02

    *((uint8_t*)&serialNumber + 3) = Maxim_1Wire_ReadByte();    //  Read ID Byte 3
    57e6:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    57ea:	f8 01       	movw	r30, r16
    57ec:	83 83       	std	Z+3, r24	; 0x03

    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 4 = 0
    57ee:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read ID Byte 5 = 0 - most significant
    57f2:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    Maxim_1Wire_ReadByte();                                     //  Read CRC, tbd.
    57f6:	0e 94 9b 2b 	call	0x5736	; 0x5736 <Maxim_1Wire_ReadByte>
    *valid = 0;
    57fa:	f7 01       	movw	r30, r14
    57fc:	10 82       	st	Z, r1
    return serialNumber;
    57fe:	29 81       	ldd	r18, Y+1	; 0x01
    5800:	3a 81       	ldd	r19, Y+2	; 0x02
    5802:	4b 81       	ldd	r20, Y+3	; 0x03
    5804:	5c 81       	ldd	r21, Y+4	; 0x04
}
    5806:	b9 01       	movw	r22, r18
    5808:	ca 01       	movw	r24, r20
    580a:	0f 90       	pop	r0
    580c:	0f 90       	pop	r0
    580e:	0f 90       	pop	r0
    5810:	0f 90       	pop	r0
    5812:	cf 91       	pop	r28
    5814:	df 91       	pop	r29
    5816:	1f 91       	pop	r17
    5818:	0f 91       	pop	r16
    581a:	ff 90       	pop	r15
    581c:	ef 90       	pop	r14
    581e:	08 95       	ret

00005820 <DOGM128_6_usart1_sendByte>:
	garb = UDR1;
	DisCShigh;
*/


	DisCSlow;
    5820:	aa 98       	cbi	0x15, 2	; 21
	DisSCLlow;
    5822:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x80) DisSOhigh; else DisSOlow;
    5824:	87 ff       	sbrs	r24, 7
    5826:	02 c0       	rjmp	.+4      	; 0x582c <DOGM128_6_usart1_sendByte+0xc>
    5828:	93 9a       	sbi	0x12, 3	; 18
    582a:	01 c0       	rjmp	.+2      	; 0x582e <DOGM128_6_usart1_sendByte+0xe>
    582c:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    582e:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5830:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x40) DisSOhigh; else DisSOlow;
    5832:	86 ff       	sbrs	r24, 6
    5834:	02 c0       	rjmp	.+4      	; 0x583a <DOGM128_6_usart1_sendByte+0x1a>
    5836:	93 9a       	sbi	0x12, 3	; 18
    5838:	01 c0       	rjmp	.+2      	; 0x583c <DOGM128_6_usart1_sendByte+0x1c>
    583a:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    583c:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    583e:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x20) DisSOhigh; else DisSOlow;
    5840:	85 ff       	sbrs	r24, 5
    5842:	02 c0       	rjmp	.+4      	; 0x5848 <DOGM128_6_usart1_sendByte+0x28>
    5844:	93 9a       	sbi	0x12, 3	; 18
    5846:	01 c0       	rjmp	.+2      	; 0x584a <DOGM128_6_usart1_sendByte+0x2a>
    5848:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    584a:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    584c:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x10) DisSOhigh; else DisSOlow;
    584e:	84 ff       	sbrs	r24, 4
    5850:	02 c0       	rjmp	.+4      	; 0x5856 <DOGM128_6_usart1_sendByte+0x36>
    5852:	93 9a       	sbi	0x12, 3	; 18
    5854:	01 c0       	rjmp	.+2      	; 0x5858 <DOGM128_6_usart1_sendByte+0x38>
    5856:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5858:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    585a:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x08) DisSOhigh; else DisSOlow;
    585c:	83 ff       	sbrs	r24, 3
    585e:	02 c0       	rjmp	.+4      	; 0x5864 <DOGM128_6_usart1_sendByte+0x44>
    5860:	93 9a       	sbi	0x12, 3	; 18
    5862:	01 c0       	rjmp	.+2      	; 0x5866 <DOGM128_6_usart1_sendByte+0x46>
    5864:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5866:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5868:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x04) DisSOhigh; else DisSOlow;
    586a:	82 ff       	sbrs	r24, 2
    586c:	02 c0       	rjmp	.+4      	; 0x5872 <DOGM128_6_usart1_sendByte+0x52>
    586e:	93 9a       	sbi	0x12, 3	; 18
    5870:	01 c0       	rjmp	.+2      	; 0x5874 <DOGM128_6_usart1_sendByte+0x54>
    5872:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5874:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5876:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x02) DisSOhigh; else DisSOlow;
    5878:	81 ff       	sbrs	r24, 1
    587a:	02 c0       	rjmp	.+4      	; 0x5880 <DOGM128_6_usart1_sendByte+0x60>
    587c:	93 9a       	sbi	0x12, 3	; 18
    587e:	01 c0       	rjmp	.+2      	; 0x5882 <DOGM128_6_usart1_sendByte+0x62>
    5880:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5882:	95 9a       	sbi	0x12, 5	; 18
	DisSCLlow;
    5884:	95 98       	cbi	0x12, 5	; 18
	if (ch & 0x01) DisSOhigh; else DisSOlow;
    5886:	80 ff       	sbrs	r24, 0
    5888:	02 c0       	rjmp	.+4      	; 0x588e <DOGM128_6_usart1_sendByte+0x6e>
    588a:	93 9a       	sbi	0x12, 3	; 18
    588c:	01 c0       	rjmp	.+2      	; 0x5890 <DOGM128_6_usart1_sendByte+0x70>
    588e:	93 98       	cbi	0x12, 3	; 18
	DisSCLhigh;
    5890:	95 9a       	sbi	0x12, 5	; 18
	DisSCLhigh;	//short delay (repeating the last command)
    5892:	95 9a       	sbi	0x12, 5	; 18

	DisCShigh;
    5894:	aa 9a       	sbi	0x15, 2	; 21
}
    5896:	08 95       	ret

00005898 <DOGM128_6_clear_display>:



void DOGM128_6_clear_display(void)
{
    5898:	df 93       	push	r29
    589a:	cf 93       	push	r28
    589c:	00 d0       	rcall	.+0      	; 0x589e <DOGM128_6_clear_display+0x6>
    589e:	0f 92       	push	r0
    58a0:	cd b7       	in	r28, 0x3d	; 61
    58a2:	de b7       	in	r29, 0x3e	; 62
  volatile int i;
  volatile char j;

  DisA0high;
    58a4:	a8 9a       	sbi	0x15, 0	; 21

  for(j=0; j<8; j++)
    58a6:	19 82       	std	Y+1, r1	; 0x01
    58a8:	1f c0       	rjmp	.+62     	; 0x58e8 <DOGM128_6_clear_display+0x50>
  {
	DisA0low;
    58aa:	a8 98       	cbi	0x15, 0	; 21
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    58ac:	89 81       	ldd	r24, Y+1	; 0x01
    58ae:	80 55       	subi	r24, 0x50	; 80
    58b0:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    58b4:	80 e1       	ldi	r24, 0x10	; 16
    58b6:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    58ba:	80 e0       	ldi	r24, 0x00	; 0
    58bc:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
    DisA0high;
    58c0:	a8 9a       	sbi	0x15, 0	; 21

    for(i=0; i<128; i++)
    58c2:	1b 82       	std	Y+3, r1	; 0x03
    58c4:	1a 82       	std	Y+2, r1	; 0x02
    58c6:	08 c0       	rjmp	.+16     	; 0x58d8 <DOGM128_6_clear_display+0x40>
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    58c8:	80 e0       	ldi	r24, 0x00	; 0
    58ca:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
    DOGM128_6_usart1_sendByte(0xB0 + j);						//Set Page Address
    DOGM128_6_usart1_sendByte(0x10);							//Set Column Address upper nibble to 0
    DOGM128_6_usart1_sendByte(0x00);							//Set Column Address lower nibble to 0
    DisA0high;

    for(i=0; i<128; i++)
    58ce:	8a 81       	ldd	r24, Y+2	; 0x02
    58d0:	9b 81       	ldd	r25, Y+3	; 0x03
    58d2:	01 96       	adiw	r24, 0x01	; 1
    58d4:	9b 83       	std	Y+3, r25	; 0x03
    58d6:	8a 83       	std	Y+2, r24	; 0x02
    58d8:	8a 81       	ldd	r24, Y+2	; 0x02
    58da:	9b 81       	ldd	r25, Y+3	; 0x03
    58dc:	80 38       	cpi	r24, 0x80	; 128
    58de:	91 05       	cpc	r25, r1
    58e0:	9c f3       	brlt	.-26     	; 0x58c8 <DOGM128_6_clear_display+0x30>
  volatile int i;
  volatile char j;

  DisA0high;

  for(j=0; j<8; j++)
    58e2:	89 81       	ldd	r24, Y+1	; 0x01
    58e4:	8f 5f       	subi	r24, 0xFF	; 255
    58e6:	89 83       	std	Y+1, r24	; 0x01
    58e8:	89 81       	ldd	r24, Y+1	; 0x01
    58ea:	88 30       	cpi	r24, 0x08	; 8
    58ec:	f0 f2       	brcs	.-68     	; 0x58aa <DOGM128_6_clear_display+0x12>
    for(i=0; i<128; i++)
    {
      DOGM128_6_usart1_sendByte(0x00);							//Write white bytes to the display
    }
  }
}
    58ee:	0f 90       	pop	r0
    58f0:	0f 90       	pop	r0
    58f2:	0f 90       	pop	r0
    58f4:	cf 91       	pop	r28
    58f6:	df 91       	pop	r29
    58f8:	08 95       	ret

000058fa <DOGM128_6_display_init>:


void DOGM128_6_display_init(void)
{

  	PORTB &= b11101111;		//LED backlight at Port B4
    58fa:	c4 98       	cbi	0x18, 4	; 24
  	DDRB  |= b00010000;
    58fc:	bc 9a       	sbi	0x17, 4	; 23

  	PORTC |= b00000111;		//A0, Chip select and Reset at Port C0..C2
    58fe:	85 b3       	in	r24, 0x15	; 21
    5900:	87 60       	ori	r24, 0x07	; 7
    5902:	85 bb       	out	0x15, r24	; 21
  	DDRC  |= b00000111;
    5904:	84 b3       	in	r24, 0x14	; 20
    5906:	87 60       	ori	r24, 0x07	; 7
    5908:	84 bb       	out	0x14, r24	; 20

  	DDRD  |= b00101000;		//PD5 is XCK output, PD3 is serial data output
    590a:	81 b3       	in	r24, 0x11	; 17
    590c:	88 62       	ori	r24, 0x28	; 40
    590e:	81 bb       	out	0x11, r24	; 17
  	PORTD |= b00001000;
    5910:	93 9a       	sbi	0x12, 3	; 18

	PORTC = b01111000;		//enable pullups for push-buttons
    5912:	88 e7       	ldi	r24, 0x78	; 120
    5914:	85 bb       	out	0x15, r24	; 21
	DDRC &= b10000111;		//pins to push-buttons are inputs
    5916:	84 b3       	in	r24, 0x14	; 20
    5918:	87 78       	andi	r24, 0x87	; 135
    591a:	84 bb       	out	0x14, r24	; 20

//usart doesn't work, so we use an SPI in software
//	usart1_init();

  	DisA0low;
    591c:	a8 98       	cbi	0x15, 0	; 21

  	DisRESETlow;
    591e:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    5920:	8f ef       	ldi	r24, 0xFF	; 255
    5922:	9f e3       	ldi	r25, 0x3F	; 63
    5924:	a2 e0       	ldi	r26, 0x02	; 2
    5926:	81 50       	subi	r24, 0x01	; 1
    5928:	90 40       	sbci	r25, 0x00	; 0
    592a:	a0 40       	sbci	r26, 0x00	; 0
    592c:	e1 f7       	brne	.-8      	; 0x5926 <DOGM128_6_display_init+0x2c>
    592e:	00 c0       	rjmp	.+0      	; 0x5930 <DOGM128_6_display_init+0x36>
    5930:	00 00       	nop
  	_delay_ms(100);
  	DisRESEThigh;
    5932:	a9 9a       	sbi	0x15, 1	; 21
    5934:	8f ef       	ldi	r24, 0xFF	; 255
    5936:	9f e3       	ldi	r25, 0x3F	; 63
    5938:	a2 e0       	ldi	r26, 0x02	; 2
    593a:	81 50       	subi	r24, 0x01	; 1
    593c:	90 40       	sbci	r25, 0x00	; 0
    593e:	a0 40       	sbci	r26, 0x00	; 0
    5940:	e1 f7       	brne	.-8      	; 0x593a <DOGM128_6_display_init+0x40>
    5942:	00 c0       	rjmp	.+0      	; 0x5944 <DOGM128_6_display_init+0x4a>
    5944:	00 00       	nop
  	_delay_ms(100);

  	DOGM128_6_usart1_sendByte (0x40);
    5946:	80 e4       	ldi	r24, 0x40	; 64
    5948:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA1);
    594c:	81 ea       	ldi	r24, 0xA1	; 161
    594e:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xC0);
    5952:	80 ec       	ldi	r24, 0xC0	; 192
    5954:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA6);
    5958:	86 ea       	ldi	r24, 0xA6	; 166
    595a:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0xA2);
    595e:	82 ea       	ldi	r24, 0xA2	; 162
    5960:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
  	DOGM128_6_usart1_sendByte (0x2F);
    5964:	8f e2       	ldi	r24, 0x2F	; 47
    5966:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xF8);
    596a:	88 ef       	ldi	r24, 0xF8	; 248
    596c:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    5970:	80 e0       	ldi	r24, 0x00	; 0
    5972:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x27);
    5976:	87 e2       	ldi	r24, 0x27	; 39
    5978:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x81);							//Display contrast
    597c:	81 e8       	ldi	r24, 0x81	; 129
    597e:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10);//was 16
    5982:	80 e1       	ldi	r24, 0x10	; 16
    5984:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAC);
    5988:	8c ea       	ldi	r24, 0xAC	; 172
    598a:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x00);
    598e:	80 e0       	ldi	r24, 0x00	; 0
    5990:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0xAF);
    5994:	8f ea       	ldi	r24, 0xAF	; 175
    5996:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>

	DOGM128_6_clear_display();
    599a:	0e 94 4c 2c 	call	0x5898	; 0x5898 <DOGM128_6_clear_display>
}
    599e:	08 95       	ret

000059a0 <DOGM128_6_display_backlight>:



void DOGM128_6_display_backlight(type_ON_OFF backlight)
{
	if (backlight == ON) DisBLIGHTon;
    59a0:	81 30       	cpi	r24, 0x01	; 1
    59a2:	11 f4       	brne	.+4      	; 0x59a8 <DOGM128_6_display_backlight+0x8>
    59a4:	c4 9a       	sbi	0x18, 4	; 24
    59a6:	08 95       	ret
	else DisBLIGHToff;
    59a8:	c4 98       	cbi	0x18, 4	; 24
    59aa:	08 95       	ret

000059ac <DOGM128_6_LCD_print>:
}



void DOGM128_6_LCD_print(char text[], unsigned char x, unsigned char y)
{
    59ac:	ef 92       	push	r14
    59ae:	ff 92       	push	r15
    59b0:	0f 93       	push	r16
    59b2:	1f 93       	push	r17
    59b4:	df 93       	push	r29
    59b6:	cf 93       	push	r28
    59b8:	0f 92       	push	r0
    59ba:	cd b7       	in	r28, 0x3d	; 61
    59bc:	de b7       	in	r29, 0x3e	; 62
    59be:	08 2f       	mov	r16, r24
    59c0:	16 2f       	mov	r17, r22
	int charnumber = 0, pixelcolumn;

	DisA0low;
    59c2:	a8 98       	cbi	0x15, 0	; 21

	DOGM128_6_usart1_sendByte (0xB0 + y);					//Set Page Address
    59c4:	84 2f       	mov	r24, r20
    59c6:	80 55       	subi	r24, 0x50	; 80
    59c8:	99 83       	std	Y+1, r25	; 0x01
    59ca:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
    59ce:	81 2f       	mov	r24, r17
    59d0:	82 95       	swap	r24
    59d2:	8f 70       	andi	r24, 0x0F	; 15
    59d4:	80 61       	ori	r24, 0x10	; 16
    59d6:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0
    59da:	81 2f       	mov	r24, r17
    59dc:	8f 70       	andi	r24, 0x0F	; 15
    59de:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>

	DisA0high;
    59e2:	a8 9a       	sbi	0x15, 0	; 21
    59e4:	99 81       	ldd	r25, Y+1	; 0x01
    59e6:	60 2f       	mov	r22, r16
    59e8:	79 2f       	mov	r23, r25
    59ea:	7b 01       	movw	r14, r22

  	while (text[charnumber])
    59ec:	1a c0       	rjmp	.+52     	; 0x5a22 <DOGM128_6_LCD_print+0x76>
    59ee:	00 e0       	ldi	r16, 0x00	; 0
    59f0:	10 e0       	ldi	r17, 0x00	; 0
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
    59f2:	d7 01       	movw	r26, r14
    59f4:	ec 91       	ld	r30, X
    59f6:	b5 e0       	ldi	r27, 0x05	; 5
    59f8:	eb 9f       	mul	r30, r27
    59fa:	f0 01       	movw	r30, r0
    59fc:	11 24       	eor	r1, r1
    59fe:	e0 0f       	add	r30, r16
    5a00:	f1 1f       	adc	r31, r17
    5a02:	eb 55       	subi	r30, 0x5B	; 91
    5a04:	fc 4f       	sbci	r31, 0xFC	; 252
    5a06:	84 91       	lpm	r24, Z+
    5a08:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>

	DisA0high;

  	while (text[charnumber])
  	{
    	for (pixelcolumn = 0; pixelcolumn < 5 ; pixelcolumn++)
    5a0c:	0f 5f       	subi	r16, 0xFF	; 255
    5a0e:	1f 4f       	sbci	r17, 0xFF	; 255
    5a10:	05 30       	cpi	r16, 0x05	; 5
    5a12:	11 05       	cpc	r17, r1
    5a14:	71 f7       	brne	.-36     	; 0x59f2 <DOGM128_6_LCD_print+0x46>
	  	{
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
    5a16:	80 e0       	ldi	r24, 0x00	; 0
    5a18:	0e 94 10 2c 	call	0x5820	; 0x5820 <DOGM128_6_usart1_sendByte>
    5a1c:	08 94       	sec
    5a1e:	e1 1c       	adc	r14, r1
    5a20:	f1 1c       	adc	r15, r1
	DOGM128_6_usart1_sendByte (0x10 | (x >> 4));		//Set Column Address upper nibble to 0
	DOGM128_6_usart1_sendByte (x & 0x0F);					//Set Column Address lower nibble to 0

	DisA0high;

  	while (text[charnumber])
    5a22:	f7 01       	movw	r30, r14
    5a24:	80 81       	ld	r24, Z
    5a26:	88 23       	and	r24, r24
    5a28:	11 f7       	brne	.-60     	; 0x59ee <DOGM128_6_LCD_print+0x42>
      		DOGM128_6_usart1_sendByte ( pgm_read_byte(&(font5x7 [(unsigned char)text[charnumber]] [pixelcolumn] )) );	//Write to the display
	  	}
    	DOGM128_6_usart1_sendByte (0x00);														//Write white space pixels between chars to the display
		charnumber++;
  	}
}
    5a2a:	0f 90       	pop	r0
    5a2c:	cf 91       	pop	r28
    5a2e:	df 91       	pop	r29
    5a30:	1f 91       	pop	r17
    5a32:	0f 91       	pop	r16
    5a34:	ff 90       	pop	r15
    5a36:	ef 90       	pop	r14
    5a38:	08 95       	ret

00005a3a <USART0_putchar>:
#include <hal.h>

// Interface functions
void USART0_putchar(char data)
{
	putchar(data);
    5a3a:	60 91 23 07 	lds	r22, 0x0723
    5a3e:	70 91 24 07 	lds	r23, 0x0724
    5a42:	90 e0       	ldi	r25, 0x00	; 0
    5a44:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
}
    5a48:	08 95       	ret

00005a4a <USART0_getchar>:



signed int USART0_getchar()
{
	if (nrk_uart_data_ready(NRK_DEFAULT_UART)!=0)
    5a4a:	80 e0       	ldi	r24, 0x00	; 0
    5a4c:	0e 94 6d 11 	call	0x22da	; 0x22da <nrk_uart_data_ready>
    5a50:	88 23       	and	r24, r24
    5a52:	49 f0       	breq	.+18     	; 0x5a66 <USART0_getchar+0x1c>
		return (signed int)(unsigned char)getchar();
    5a54:	80 91 21 07 	lds	r24, 0x0721
    5a58:	90 91 22 07 	lds	r25, 0x0722
    5a5c:	0e 94 01 43 	call	0x8602	; 0x8602 <fgetc>
    5a60:	28 2f       	mov	r18, r24
    5a62:	30 e0       	ldi	r19, 0x00	; 0
    5a64:	02 c0       	rjmp	.+4      	; 0x5a6a <USART0_getchar+0x20>
	else return -1;
    5a66:	2f ef       	ldi	r18, 0xFF	; 255
    5a68:	3f ef       	ldi	r19, 0xFF	; 255
}
    5a6a:	c9 01       	movw	r24, r18
    5a6c:	08 95       	ret

00005a6e <eDIP240_7_Display_send_packet>:
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
{
    5a6e:	bf 92       	push	r11
    5a70:	cf 92       	push	r12
    5a72:	df 92       	push	r13
    5a74:	ef 92       	push	r14
    5a76:	ff 92       	push	r15
    5a78:	0f 93       	push	r16
    5a7a:	1f 93       	push	r17
    5a7c:	df 93       	push	r29
    5a7e:	cf 93       	push	r28
    5a80:	00 d0       	rcall	.+0      	; 0x5a82 <eDIP240_7_Display_send_packet+0x14>
    5a82:	00 d0       	rcall	.+0      	; 0x5a84 <eDIP240_7_Display_send_packet+0x16>
    5a84:	0f 92       	push	r0
    5a86:	cd b7       	in	r28, 0x3d	; 61
    5a88:	de b7       	in	r29, 0x3e	; 62
    5a8a:	d8 2e       	mov	r13, r24
    5a8c:	b6 2e       	mov	r11, r22
 unsigned char i=0, checksum=0, ack=0;
 volatile unsigned long ack_timeout=100000;
    5a8e:	20 ea       	ldi	r18, 0xA0	; 160
    5a90:	36 e8       	ldi	r19, 0x86	; 134
    5a92:	41 e0       	ldi	r20, 0x01	; 1
    5a94:	50 e0       	ldi	r21, 0x00	; 0
    5a96:	29 83       	std	Y+1, r18	; 0x01
    5a98:	3a 83       	std	Y+2, r19	; 0x02
    5a9a:	4b 83       	std	Y+3, r20	; 0x03
    5a9c:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x11);       // Send command (sending packet) to the display
    5a9e:	81 e1       	ldi	r24, 0x11	; 17
    5aa0:	9d 83       	std	Y+5, r25	; 0x05
    5aa2:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(length);     // Send payload size to the display
    5aa6:	8b 2d       	mov	r24, r11
    5aa8:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 checksum = 0x11 + length;
    5aac:	81 e1       	ldi	r24, 0x11	; 17
    5aae:	c8 2e       	mov	r12, r24
    5ab0:	cb 0c       	add	r12, r11
 while(i < length)
    5ab2:	9d 81       	ldd	r25, Y+5	; 0x05
    5ab4:	0d 2d       	mov	r16, r13
    5ab6:	19 2f       	mov	r17, r25
    5ab8:	09 c0       	rjmp	.+18     	; 0x5acc <eDIP240_7_Display_send_packet+0x5e>
// Electronic Assembly SMALLPROTOKOLL driver by P. Diener
// Befehle/Daten zum Display senden
// Display_send_packet sends a packet to the display.
// The user has to provide a block of memory with the payload and the length of the payload
// In case of success 0 is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_send_packet(char * data, unsigned char length)
    5aba:	78 01       	movw	r14, r16
 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
 {
	USART0_putchar(data[i]);  // Send payload to the display
    5abc:	f8 01       	movw	r30, r16
    5abe:	81 91       	ld	r24, Z+
    5ac0:	8f 01       	movw	r16, r30
    5ac2:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
	checksum += data[i];
    5ac6:	f7 01       	movw	r30, r14
    5ac8:	80 81       	ld	r24, Z
    5aca:	c8 0e       	add	r12, r24
 volatile unsigned long ack_timeout=100000;

 USART0_putchar(0x11);       // Send command (sending packet) to the display
 USART0_putchar(length);     // Send payload size to the display
 checksum = 0x11 + length;
 while(i < length)
    5acc:	80 2f       	mov	r24, r16
    5ace:	8d 19       	sub	r24, r13
    5ad0:	8b 15       	cp	r24, r11
    5ad2:	98 f3       	brcs	.-26     	; 0x5aba <eDIP240_7_Display_send_packet+0x4c>
 {
	USART0_putchar(data[i]);  // Send payload to the display
	checksum += data[i];
	i++;
 }
 USART0_putchar(checksum);   // Send checksum to the display
    5ad4:	8c 2d       	mov	r24, r12
    5ad6:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
// while (Tx0Empty == 0) {}    // Wait for complete transmission of the packet
 do                          // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ada:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5ade:	29 81       	ldd	r18, Y+1	; 0x01
    5ae0:	3a 81       	ldd	r19, Y+2	; 0x02
    5ae2:	4b 81       	ldd	r20, Y+3	; 0x03
    5ae4:	5c 81       	ldd	r21, Y+4	; 0x04
    5ae6:	21 50       	subi	r18, 0x01	; 1
    5ae8:	30 40       	sbci	r19, 0x00	; 0
    5aea:	40 40       	sbci	r20, 0x00	; 0
    5aec:	50 40       	sbci	r21, 0x00	; 0
    5aee:	29 83       	std	Y+1, r18	; 0x01
    5af0:	3a 83       	std	Y+2, r19	; 0x02
    5af2:	4b 83       	std	Y+3, r20	; 0x03
    5af4:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5af6:	86 30       	cpi	r24, 0x06	; 6
    5af8:	51 f0       	breq	.+20     	; 0x5b0e <eDIP240_7_Display_send_packet+0xa0>
    5afa:	89 81       	ldd	r24, Y+1	; 0x01
    5afc:	9a 81       	ldd	r25, Y+2	; 0x02
    5afe:	ab 81       	ldd	r26, Y+3	; 0x03
    5b00:	bc 81       	ldd	r27, Y+4	; 0x04
    5b02:	00 97       	sbiw	r24, 0x00	; 0
    5b04:	a1 05       	cpc	r26, r1
    5b06:	b1 05       	cpc	r27, r1
    5b08:	41 f7       	brne	.-48     	; 0x5ada <eDIP240_7_Display_send_packet+0x6c>

 if (ack == 0x06) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5b0a:	8f ef       	ldi	r24, 0xFF	; 255
    5b0c:	01 c0       	rjmp	.+2      	; 0x5b10 <eDIP240_7_Display_send_packet+0xa2>
 {
	ack = USART0_getchar();
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));

 if (ack == 0x06) return 0;  // Success!
    5b0e:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5b10:	0f 90       	pop	r0
    5b12:	0f 90       	pop	r0
    5b14:	0f 90       	pop	r0
    5b16:	0f 90       	pop	r0
    5b18:	0f 90       	pop	r0
    5b1a:	cf 91       	pop	r28
    5b1c:	df 91       	pop	r29
    5b1e:	1f 91       	pop	r17
    5b20:	0f 91       	pop	r16
    5b22:	ff 90       	pop	r15
    5b24:	ef 90       	pop	r14
    5b26:	df 90       	pop	r13
    5b28:	cf 90       	pop	r12
    5b2a:	bf 90       	pop	r11
    5b2c:	08 95       	ret

00005b2e <eDIP240_7_Display_get_buffer>:

// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
    5b2e:	cf 92       	push	r12
    5b30:	df 92       	push	r13
    5b32:	ef 92       	push	r14
    5b34:	ff 92       	push	r15
    5b36:	0f 93       	push	r16
    5b38:	1f 93       	push	r17
    5b3a:	df 93       	push	r29
    5b3c:	cf 93       	push	r28
    5b3e:	00 d0       	rcall	.+0      	; 0x5b40 <eDIP240_7_Display_get_buffer+0x12>
    5b40:	00 d0       	rcall	.+0      	; 0x5b42 <eDIP240_7_Display_get_buffer+0x14>
    5b42:	cd b7       	in	r28, 0x3d	; 61
    5b44:	de b7       	in	r29, 0x3e	; 62
    5b46:	f8 2e       	mov	r15, r24
    5b48:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
 signed int ch;
 volatile unsigned long ack_timeout=100000;
    5b4a:	20 ea       	ldi	r18, 0xA0	; 160
    5b4c:	36 e8       	ldi	r19, 0x86	; 134
    5b4e:	41 e0       	ldi	r20, 0x01	; 1
    5b50:	50 e0       	ldi	r21, 0x00	; 0
    5b52:	29 83       	std	Y+1, r18	; 0x01
    5b54:	3a 83       	std	Y+2, r19	; 0x02
    5b56:	4b 83       	std	Y+3, r20	; 0x03
    5b58:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5b5a:	82 e1       	ldi	r24, 0x12	; 18
    5b5c:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5b60:	81 e0       	ldi	r24, 0x01	; 1
    5b62:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x53);                 // Payload
    5b66:	83 e5       	ldi	r24, 0x53	; 83
    5b68:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x53);   // Send checksum to the display
    5b6c:	86 e6       	ldi	r24, 0x66	; 102
    5b6e:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
// while (Tx0Empty == 0) {}              // Wait for complete transmission of the packet
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5b72:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5b76:	29 81       	ldd	r18, Y+1	; 0x01
    5b78:	3a 81       	ldd	r19, Y+2	; 0x02
    5b7a:	4b 81       	ldd	r20, Y+3	; 0x03
    5b7c:	5c 81       	ldd	r21, Y+4	; 0x04
    5b7e:	21 50       	subi	r18, 0x01	; 1
    5b80:	30 40       	sbci	r19, 0x00	; 0
    5b82:	40 40       	sbci	r20, 0x00	; 0
    5b84:	50 40       	sbci	r21, 0x00	; 0
    5b86:	29 83       	std	Y+1, r18	; 0x01
    5b88:	3a 83       	std	Y+2, r19	; 0x02
    5b8a:	4b 83       	std	Y+3, r20	; 0x03
    5b8c:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5b8e:	86 30       	cpi	r24, 0x06	; 6
    5b90:	61 f0       	breq	.+24     	; 0x5baa <eDIP240_7_Display_get_buffer+0x7c>
    5b92:	29 81       	ldd	r18, Y+1	; 0x01
    5b94:	3a 81       	ldd	r19, Y+2	; 0x02
    5b96:	4b 81       	ldd	r20, Y+3	; 0x03
    5b98:	5c 81       	ldd	r21, Y+4	; 0x04
    5b9a:	21 15       	cp	r18, r1
    5b9c:	31 05       	cpc	r19, r1
    5b9e:	41 05       	cpc	r20, r1
    5ba0:	51 05       	cpc	r21, r1
    5ba2:	39 f7       	brne	.-50     	; 0x5b72 <eDIP240_7_Display_get_buffer+0x44>
 if (ack != 0x06) error = 1;
    5ba4:	ee 24       	eor	r14, r14
    5ba6:	e3 94       	inc	r14
    5ba8:	01 c0       	rjmp	.+2      	; 0x5bac <eDIP240_7_Display_get_buffer+0x7e>
// Inhalt des Sendepuffers anfordern
// Display_get_buffer reads a payload packet from the display to a memory block provided by the user
// In case of success the length of data is returned, in case of an error -1 is returned
signed char eDIP240_7_Display_get_buffer(unsigned char * data)
{
 unsigned char i=0, checksum=0, ack=0, error=0, length = 0;
    5baa:	ee 24       	eor	r14, r14
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5bac:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5bb0:	2f ef       	ldi	r18, 0xFF	; 255
    5bb2:	8f 3f       	cpi	r24, 0xFF	; 255
    5bb4:	92 07       	cpc	r25, r18
    5bb6:	d1 f3       	breq	.-12     	; 0x5bac <eDIP240_7_Display_get_buffer+0x7e>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5bb8:	81 31       	cpi	r24, 0x11	; 17
    5bba:	91 05       	cpc	r25, r1
    5bbc:	59 f5       	brne	.+86     	; 0x5c14 <eDIP240_7_Display_get_buffer+0xe6>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5bbe:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5bc2:	ef ef       	ldi	r30, 0xFF	; 255
    5bc4:	8f 3f       	cpi	r24, 0xFF	; 255
    5bc6:	9e 07       	cpc	r25, r30
    5bc8:	d1 f3       	breq	.-12     	; 0x5bbe <eDIP240_7_Display_get_buffer+0x90>
	length = ch;
    5bca:	d8 2e       	mov	r13, r24
	checksum = 0x11 + length;                         // Start checksum calculation
    5bcc:	91 e1       	ldi	r25, 0x11	; 17
    5bce:	c9 2e       	mov	r12, r25
    5bd0:	cd 0c       	add	r12, r13
	while (i < length)
    5bd2:	80 2f       	mov	r24, r16
    5bd4:	0f 2d       	mov	r16, r15
    5bd6:	18 2f       	mov	r17, r24
    5bd8:	0a c0       	rjmp	.+20     	; 0x5bee <eDIP240_7_Display_get_buffer+0xc0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5bda:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5bde:	ff ef       	ldi	r31, 0xFF	; 255
    5be0:	8f 3f       	cpi	r24, 0xFF	; 255
    5be2:	9f 07       	cpc	r25, r31
    5be4:	d1 f3       	breq	.-12     	; 0x5bda <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
    5be6:	f8 01       	movw	r30, r16
    5be8:	81 93       	st	Z+, r24
    5bea:	8f 01       	movw	r16, r30
	  checksum += ch;                                 // Calculate checksum
    5bec:	c8 0e       	add	r12, r24
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5bee:	80 2f       	mov	r24, r16
    5bf0:	8f 19       	sub	r24, r15
    5bf2:	8d 15       	cp	r24, r13
    5bf4:	90 f3       	brcs	.-28     	; 0x5bda <eDIP240_7_Display_get_buffer+0xac>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5bf6:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5bfa:	ff ef       	ldi	r31, 0xFF	; 255
    5bfc:	8f 3f       	cpi	r24, 0xFF	; 255
    5bfe:	9f 07       	cpc	r25, r31
    5c00:	d1 f3       	breq	.-12     	; 0x5bf6 <eDIP240_7_Display_get_buffer+0xc8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
    5c02:	2c 2d       	mov	r18, r12
    5c04:	30 e0       	ldi	r19, 0x00	; 0
    5c06:	82 17       	cp	r24, r18
    5c08:	93 07       	cpc	r25, r19
    5c0a:	21 f4       	brne	.+8      	; 0x5c14 <eDIP240_7_Display_get_buffer+0xe6>
 }
 else error = 1;

 if (error == 0) return length;   // Success!
    5c0c:	ee 20       	and	r14, r14
    5c0e:	11 f4       	brne	.+4      	; 0x5c14 <eDIP240_7_Display_get_buffer+0xe6>
    5c10:	8d 2d       	mov	r24, r13
    5c12:	01 c0       	rjmp	.+2      	; 0x5c16 <eDIP240_7_Display_get_buffer+0xe8>
 else return -1;                   // No success! User has to repeat the packet
    5c14:	8f ef       	ldi	r24, 0xFF	; 255
}
    5c16:	0f 90       	pop	r0
    5c18:	0f 90       	pop	r0
    5c1a:	0f 90       	pop	r0
    5c1c:	0f 90       	pop	r0
    5c1e:	cf 91       	pop	r28
    5c20:	df 91       	pop	r29
    5c22:	1f 91       	pop	r17
    5c24:	0f 91       	pop	r16
    5c26:	ff 90       	pop	r15
    5c28:	ef 90       	pop	r14
    5c2a:	df 90       	pop	r13
    5c2c:	cf 90       	pop	r12
    5c2e:	08 95       	ret

00005c30 <eDIP240_7_Display_request_buffer_info>:
// Pufferinformationen anfordern
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
    5c30:	cf 92       	push	r12
    5c32:	df 92       	push	r13
    5c34:	ef 92       	push	r14
    5c36:	ff 92       	push	r15
    5c38:	0f 93       	push	r16
    5c3a:	1f 93       	push	r17
    5c3c:	df 93       	push	r29
    5c3e:	cf 93       	push	r28
    5c40:	00 d0       	rcall	.+0      	; 0x5c42 <eDIP240_7_Display_request_buffer_info+0x12>
    5c42:	00 d0       	rcall	.+0      	; 0x5c44 <eDIP240_7_Display_request_buffer_info+0x14>
    5c44:	cd b7       	in	r28, 0x3d	; 61
    5c46:	de b7       	in	r29, 0x3e	; 62
    5c48:	8c 01       	movw	r16, r24
    5c4a:	7b 01       	movw	r14, r22
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5c4c:	80 e4       	ldi	r24, 0x40	; 64
    5c4e:	92 e4       	ldi	r25, 0x42	; 66
    5c50:	af e0       	ldi	r26, 0x0F	; 15
    5c52:	b0 e0       	ldi	r27, 0x00	; 0
    5c54:	89 83       	std	Y+1, r24	; 0x01
    5c56:	9a 83       	std	Y+2, r25	; 0x02
    5c58:	ab 83       	std	Y+3, r26	; 0x03
    5c5a:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command (sending packet) to the display
    5c5c:	82 e1       	ldi	r24, 0x12	; 18
    5c5e:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x01);                 // Send payload size to the display
    5c62:	81 e0       	ldi	r24, 0x01	; 1
    5c64:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x49);                 // Payload
    5c68:	89 e4       	ldi	r24, 0x49	; 73
    5c6a:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(0x12 + 0x01 + 0x49);   // Send checksum to the display
    5c6e:	8c e5       	ldi	r24, 0x5C	; 92
    5c70:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5c74:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5c78:	29 81       	ldd	r18, Y+1	; 0x01
    5c7a:	3a 81       	ldd	r19, Y+2	; 0x02
    5c7c:	4b 81       	ldd	r20, Y+3	; 0x03
    5c7e:	5c 81       	ldd	r21, Y+4	; 0x04
    5c80:	21 50       	subi	r18, 0x01	; 1
    5c82:	30 40       	sbci	r19, 0x00	; 0
    5c84:	40 40       	sbci	r20, 0x00	; 0
    5c86:	50 40       	sbci	r21, 0x00	; 0
    5c88:	29 83       	std	Y+1, r18	; 0x01
    5c8a:	3a 83       	std	Y+2, r19	; 0x02
    5c8c:	4b 83       	std	Y+3, r20	; 0x03
    5c8e:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5c90:	86 30       	cpi	r24, 0x06	; 6
    5c92:	59 f0       	breq	.+22     	; 0x5caa <eDIP240_7_Display_request_buffer_info+0x7a>
    5c94:	89 81       	ldd	r24, Y+1	; 0x01
    5c96:	9a 81       	ldd	r25, Y+2	; 0x02
    5c98:	ab 81       	ldd	r26, Y+3	; 0x03
    5c9a:	bc 81       	ldd	r27, Y+4	; 0x04
    5c9c:	00 97       	sbiw	r24, 0x00	; 0
    5c9e:	a1 05       	cpc	r26, r1
    5ca0:	b1 05       	cpc	r27, r1
    5ca2:	41 f7       	brne	.-48     	; 0x5c74 <eDIP240_7_Display_request_buffer_info+0x44>
 if (ack != 0x06) error = 1;
    5ca4:	dd 24       	eor	r13, r13
    5ca6:	d3 94       	inc	r13
    5ca8:	01 c0       	rjmp	.+2      	; 0x5cac <eDIP240_7_Display_request_buffer_info+0x7c>
// Display_request_buffer_info checks if there is any payload stored in the display that can be transmitted.
// The data is provided by a call by reference method.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_request_buffer_info(char * bytes_ready, char * bytes_free)   //TBD
{
 unsigned char checksum=0, ack=0, error=0, length;
    5caa:	dd 24       	eor	r13, r13
	ack_timeout--;
 }while((ack != 0x06) && (ack_timeout > 0));
 if (ack != 0x06) error = 1;

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5cac:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5cb0:	2f ef       	ldi	r18, 0xFF	; 255
    5cb2:	8f 3f       	cpi	r24, 0xFF	; 255
    5cb4:	92 07       	cpc	r25, r18
    5cb6:	d1 f3       	breq	.-12     	; 0x5cac <eDIP240_7_Display_request_buffer_info+0x7c>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5cb8:	82 31       	cpi	r24, 0x12	; 18
    5cba:	91 05       	cpc	r25, r1
    5cbc:	51 f5       	brne	.+84     	; 0x5d12 <eDIP240_7_Display_request_buffer_info+0xe2>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5cbe:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5cc2:	ef ef       	ldi	r30, 0xFF	; 255
    5cc4:	8f 3f       	cpi	r24, 0xFF	; 255
    5cc6:	9e 07       	cpc	r25, r30
    5cc8:	d1 f3       	breq	.-12     	; 0x5cbe <eDIP240_7_Display_request_buffer_info+0x8e>
	length = ch;
	if (length == 2)                                  // Abort if length is incorrect
    5cca:	82 30       	cpi	r24, 0x02	; 2
    5ccc:	11 f5       	brne	.+68     	; 0x5d12 <eDIP240_7_Display_request_buffer_info+0xe2>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5cce:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5cd2:	ff ef       	ldi	r31, 0xFF	; 255
    5cd4:	8f 3f       	cpi	r24, 0xFF	; 255
    5cd6:	9f 07       	cpc	r25, r31
    5cd8:	d1 f3       	breq	.-12     	; 0x5cce <eDIP240_7_Display_request_buffer_info+0x9e>
	  checksum += ch;                                 // Calculate checksum
    5cda:	24 e1       	ldi	r18, 0x14	; 20
    5cdc:	c2 2e       	mov	r12, r18
    5cde:	c8 0e       	add	r12, r24
	  *bytes_ready = ch;
    5ce0:	f8 01       	movw	r30, r16
    5ce2:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5ce4:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5ce8:	ff ef       	ldi	r31, 0xFF	; 255
    5cea:	8f 3f       	cpi	r24, 0xFF	; 255
    5cec:	9f 07       	cpc	r25, r31
    5cee:	d1 f3       	breq	.-12     	; 0x5ce4 <eDIP240_7_Display_request_buffer_info+0xb4>
	  checksum += ch;                                 // Calculate checksum
    5cf0:	0c 2d       	mov	r16, r12
    5cf2:	08 0f       	add	r16, r24
	  *bytes_free = ch;
    5cf4:	f7 01       	movw	r30, r14
    5cf6:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5cf8:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5cfc:	ff ef       	ldi	r31, 0xFF	; 255
    5cfe:	8f 3f       	cpi	r24, 0xFF	; 255
    5d00:	9f 07       	cpc	r25, r31
    5d02:	d1 f3       	breq	.-12     	; 0x5cf8 <eDIP240_7_Display_request_buffer_info+0xc8>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5d04:	20 2f       	mov	r18, r16
    5d06:	30 e0       	ldi	r19, 0x00	; 0
    5d08:	82 17       	cp	r24, r18
    5d0a:	93 07       	cpc	r25, r19
    5d0c:	11 f4       	brne	.+4      	; 0x5d12 <eDIP240_7_Display_request_buffer_info+0xe2>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5d0e:	dd 20       	and	r13, r13
    5d10:	11 f0       	breq	.+4      	; 0x5d16 <eDIP240_7_Display_request_buffer_info+0xe6>
 else return -1;             // No success! User has to repeat the packet
    5d12:	8f ef       	ldi	r24, 0xFF	; 255
    5d14:	01 c0       	rjmp	.+2      	; 0x5d18 <eDIP240_7_Display_request_buffer_info+0xe8>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5d16:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5d18:	0f 90       	pop	r0
    5d1a:	0f 90       	pop	r0
    5d1c:	0f 90       	pop	r0
    5d1e:	0f 90       	pop	r0
    5d20:	cf 91       	pop	r28
    5d22:	df 91       	pop	r29
    5d24:	1f 91       	pop	r17
    5d26:	0f 91       	pop	r16
    5d28:	ff 90       	pop	r15
    5d2a:	ef 90       	pop	r14
    5d2c:	df 90       	pop	r13
    5d2e:	cf 90       	pop	r12
    5d30:	08 95       	ret

00005d32 <eDIP240_7_Display_set_protocol>:
// Display_set_protocol can set the maximum transmission block size and the serial interface data block timeout.
// sendbuffer_size is set in bytes (1 .. 64)
// timeout is set in 1/100 seconds (0 .. 255)
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_set_protocol(unsigned char sendbuffer_size, unsigned char timeout)
{
    5d32:	0f 93       	push	r16
    5d34:	1f 93       	push	r17
    5d36:	df 93       	push	r29
    5d38:	cf 93       	push	r28
    5d3a:	00 d0       	rcall	.+0      	; 0x5d3c <eDIP240_7_Display_set_protocol+0xa>
    5d3c:	00 d0       	rcall	.+0      	; 0x5d3e <eDIP240_7_Display_set_protocol+0xc>
    5d3e:	cd b7       	in	r28, 0x3d	; 61
    5d40:	de b7       	in	r29, 0x3e	; 62
    5d42:	18 2f       	mov	r17, r24
    5d44:	06 2f       	mov	r16, r22
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5d46:	20 e4       	ldi	r18, 0x40	; 64
    5d48:	32 e4       	ldi	r19, 0x42	; 66
    5d4a:	4f e0       	ldi	r20, 0x0F	; 15
    5d4c:	50 e0       	ldi	r21, 0x00	; 0
    5d4e:	29 83       	std	Y+1, r18	; 0x01
    5d50:	3a 83       	std	Y+2, r19	; 0x02
    5d52:	4b 83       	std	Y+3, r20	; 0x03
    5d54:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5d56:	82 e1       	ldi	r24, 0x12	; 18
    5d58:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(3);
    5d5c:	83 e0       	ldi	r24, 0x03	; 3
    5d5e:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('D');
    5d62:	84 e4       	ldi	r24, 0x44	; 68
    5d64:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(sendbuffer_size);
    5d68:	81 2f       	mov	r24, r17
    5d6a:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(timeout);
    5d6e:	80 2f       	mov	r24, r16
    5d70:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'D' + sendbuffer_size + timeout) );                     // Checksum
    5d74:	81 2f       	mov	r24, r17
    5d76:	87 5a       	subi	r24, 0xA7	; 167
    5d78:	80 0f       	add	r24, r16
    5d7a:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5d7e:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5d82:	29 81       	ldd	r18, Y+1	; 0x01
    5d84:	3a 81       	ldd	r19, Y+2	; 0x02
    5d86:	4b 81       	ldd	r20, Y+3	; 0x03
    5d88:	5c 81       	ldd	r21, Y+4	; 0x04
    5d8a:	21 50       	subi	r18, 0x01	; 1
    5d8c:	30 40       	sbci	r19, 0x00	; 0
    5d8e:	40 40       	sbci	r20, 0x00	; 0
    5d90:	50 40       	sbci	r21, 0x00	; 0
    5d92:	29 83       	std	Y+1, r18	; 0x01
    5d94:	3a 83       	std	Y+2, r19	; 0x02
    5d96:	4b 83       	std	Y+3, r20	; 0x03
    5d98:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5d9a:	86 30       	cpi	r24, 0x06	; 6
    5d9c:	51 f0       	breq	.+20     	; 0x5db2 <eDIP240_7_Display_set_protocol+0x80>
    5d9e:	89 81       	ldd	r24, Y+1	; 0x01
    5da0:	9a 81       	ldd	r25, Y+2	; 0x02
    5da2:	ab 81       	ldd	r26, Y+3	; 0x03
    5da4:	bc 81       	ldd	r27, Y+4	; 0x04
    5da6:	00 97       	sbiw	r24, 0x00	; 0
    5da8:	a1 05       	cpc	r26, r1
    5daa:	b1 05       	cpc	r27, r1
    5dac:	41 f7       	brne	.-48     	; 0x5d7e <eDIP240_7_Display_set_protocol+0x4c>
 if (ack != 0x06) return (-1);
    5dae:	8f ef       	ldi	r24, 0xFF	; 255
    5db0:	01 c0       	rjmp	.+2      	; 0x5db4 <eDIP240_7_Display_set_protocol+0x82>
 return 0;
    5db2:	80 e0       	ldi	r24, 0x00	; 0
}
    5db4:	0f 90       	pop	r0
    5db6:	0f 90       	pop	r0
    5db8:	0f 90       	pop	r0
    5dba:	0f 90       	pop	r0
    5dbc:	cf 91       	pop	r28
    5dbe:	df 91       	pop	r29
    5dc0:	1f 91       	pop	r17
    5dc2:	0f 91       	pop	r16
    5dc4:	08 95       	ret

00005dc6 <eDIP240_7_Display_get_protocoll_info>:
// Display_get_protocoll_info requests the current sendbuffer_size and timeout settings and the sendbuffer_level.
// sendbuffer_size: current setting of the maimum number of bytes that can be stored in the display-sendbuffer.
// sendbuffer_level: current number of bytes that are stored in the display-sendbuffer.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_get_protocoll_info(unsigned char * sendbuffer_size, unsigned char * sendbuffer_level, unsigned char * timeout)
{
    5dc6:	bf 92       	push	r11
    5dc8:	cf 92       	push	r12
    5dca:	df 92       	push	r13
    5dcc:	ef 92       	push	r14
    5dce:	ff 92       	push	r15
    5dd0:	0f 93       	push	r16
    5dd2:	1f 93       	push	r17
    5dd4:	df 93       	push	r29
    5dd6:	cf 93       	push	r28
    5dd8:	00 d0       	rcall	.+0      	; 0x5dda <eDIP240_7_Display_get_protocoll_info+0x14>
    5dda:	00 d0       	rcall	.+0      	; 0x5ddc <eDIP240_7_Display_get_protocoll_info+0x16>
    5ddc:	cd b7       	in	r28, 0x3d	; 61
    5dde:	de b7       	in	r29, 0x3e	; 62
    5de0:	6c 01       	movw	r12, r24
    5de2:	8b 01       	movw	r16, r22
    5de4:	7a 01       	movw	r14, r20
 unsigned char checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5de6:	80 e4       	ldi	r24, 0x40	; 64
    5de8:	92 e4       	ldi	r25, 0x42	; 66
    5dea:	af e0       	ldi	r26, 0x0F	; 15
    5dec:	b0 e0       	ldi	r27, 0x00	; 0
    5dee:	89 83       	std	Y+1, r24	; 0x01
    5df0:	9a 83       	std	Y+2, r25	; 0x02
    5df2:	ab 83       	std	Y+3, r26	; 0x03
    5df4:	bc 83       	std	Y+4, r27	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5df6:	82 e1       	ldi	r24, 0x12	; 18
    5df8:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(1);
    5dfc:	81 e0       	ldi	r24, 0x01	; 1
    5dfe:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('P');
    5e02:	80 e5       	ldi	r24, 0x50	; 80
    5e04:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'P') );
    5e08:	83 e6       	ldi	r24, 0x63	; 99
    5e0a:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5e0e:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5e12:	29 81       	ldd	r18, Y+1	; 0x01
    5e14:	3a 81       	ldd	r19, Y+2	; 0x02
    5e16:	4b 81       	ldd	r20, Y+3	; 0x03
    5e18:	5c 81       	ldd	r21, Y+4	; 0x04
    5e1a:	21 50       	subi	r18, 0x01	; 1
    5e1c:	30 40       	sbci	r19, 0x00	; 0
    5e1e:	40 40       	sbci	r20, 0x00	; 0
    5e20:	50 40       	sbci	r21, 0x00	; 0
    5e22:	29 83       	std	Y+1, r18	; 0x01
    5e24:	3a 83       	std	Y+2, r19	; 0x02
    5e26:	4b 83       	std	Y+3, r20	; 0x03
    5e28:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5e2a:	86 30       	cpi	r24, 0x06	; 6
    5e2c:	49 f0       	breq	.+18     	; 0x5e40 <eDIP240_7_Display_get_protocoll_info+0x7a>
    5e2e:	89 81       	ldd	r24, Y+1	; 0x01
    5e30:	9a 81       	ldd	r25, Y+2	; 0x02
    5e32:	ab 81       	ldd	r26, Y+3	; 0x03
    5e34:	bc 81       	ldd	r27, Y+4	; 0x04
    5e36:	00 97       	sbiw	r24, 0x00	; 0
    5e38:	a1 05       	cpc	r26, r1
    5e3a:	b1 05       	cpc	r27, r1
    5e3c:	41 f7       	brne	.-48     	; 0x5e0e <eDIP240_7_Display_get_protocoll_info+0x48>
    5e3e:	3b c0       	rjmp	.+118    	; 0x5eb6 <eDIP240_7_Display_get_protocoll_info+0xf0>
 if (ack != 0x06) return (-1);

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5e40:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5e44:	2f ef       	ldi	r18, 0xFF	; 255
    5e46:	8f 3f       	cpi	r24, 0xFF	; 255
    5e48:	92 07       	cpc	r25, r18
    5e4a:	d1 f3       	breq	.-12     	; 0x5e40 <eDIP240_7_Display_get_protocoll_info+0x7a>
 if (ch == 0x12)                                     // Abort if command byte is incorrect
    5e4c:	82 31       	cpi	r24, 0x12	; 18
    5e4e:	91 05       	cpc	r25, r1
    5e50:	91 f5       	brne	.+100    	; 0x5eb6 <eDIP240_7_Display_get_protocoll_info+0xf0>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5e52:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5e56:	ef ef       	ldi	r30, 0xFF	; 255
    5e58:	8f 3f       	cpi	r24, 0xFF	; 255
    5e5a:	9e 07       	cpc	r25, r30
    5e5c:	d1 f3       	breq	.-12     	; 0x5e52 <eDIP240_7_Display_get_protocoll_info+0x8c>
	length = ch;
	if (length == 3)                                  // Abort if length is incorrect
    5e5e:	83 30       	cpi	r24, 0x03	; 3
    5e60:	51 f5       	brne	.+84     	; 0x5eb6 <eDIP240_7_Display_get_protocoll_info+0xf0>
	{
	  checksum = 0x12 + length;                         // Start checksum calculation

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e62:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5e66:	ff ef       	ldi	r31, 0xFF	; 255
    5e68:	8f 3f       	cpi	r24, 0xFF	; 255
    5e6a:	9f 07       	cpc	r25, r31
    5e6c:	d1 f3       	breq	.-12     	; 0x5e62 <eDIP240_7_Display_get_protocoll_info+0x9c>
	  checksum += ch;                                 // Calculate checksum
    5e6e:	35 e1       	ldi	r19, 0x15	; 21
    5e70:	b3 2e       	mov	r11, r19
    5e72:	b8 0e       	add	r11, r24
	  *sendbuffer_size = ch;
    5e74:	f6 01       	movw	r30, r12
    5e76:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e78:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5e7c:	ff ef       	ldi	r31, 0xFF	; 255
    5e7e:	8f 3f       	cpi	r24, 0xFF	; 255
    5e80:	9f 07       	cpc	r25, r31
    5e82:	d1 f3       	breq	.-12     	; 0x5e78 <eDIP240_7_Display_get_protocoll_info+0xb2>
	  checksum += ch;                                 // Calculate checksum
    5e84:	cb 2c       	mov	r12, r11
    5e86:	c8 0e       	add	r12, r24
	  *sendbuffer_level = ch;
    5e88:	f8 01       	movw	r30, r16
    5e8a:	80 83       	st	Z, r24

	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5e8c:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5e90:	ff ef       	ldi	r31, 0xFF	; 255
    5e92:	8f 3f       	cpi	r24, 0xFF	; 255
    5e94:	9f 07       	cpc	r25, r31
    5e96:	d1 f3       	breq	.-12     	; 0x5e8c <eDIP240_7_Display_get_protocoll_info+0xc6>
	  checksum += ch;                                 // Calculate checksum
    5e98:	0c 2d       	mov	r16, r12
    5e9a:	08 0f       	add	r16, r24
	  *timeout = ch;
    5e9c:	f7 01       	movw	r30, r14
    5e9e:	80 83       	st	Z, r24

	  // Now we have received all the payload bytes.
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5ea0:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5ea4:	ff ef       	ldi	r31, 0xFF	; 255
    5ea6:	8f 3f       	cpi	r24, 0xFF	; 255
    5ea8:	9f 07       	cpc	r25, r31
    5eaa:	d1 f3       	breq	.-12     	; 0x5ea0 <eDIP240_7_Display_get_protocoll_info+0xda>
	  // If received checksum and calculated checksum do not match, we have an error!
	  if (ch != checksum) error = 1;
    5eac:	20 2f       	mov	r18, r16
    5eae:	30 e0       	ldi	r19, 0x00	; 0
    5eb0:	82 17       	cp	r24, r18
    5eb2:	93 07       	cpc	r25, r19
    5eb4:	11 f0       	breq	.+4      	; 0x5eba <eDIP240_7_Display_get_protocoll_info+0xf4>
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
 else return -1;             // No success! User has to repeat the packet
    5eb6:	8f ef       	ldi	r24, 0xFF	; 255
    5eb8:	01 c0       	rjmp	.+2      	; 0x5ebc <eDIP240_7_Display_get_protocoll_info+0xf6>
	}
	else error = 1;
 }
 else error = 1;

 if (error == 0) return 0;  // Success!
    5eba:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet

 return 0;

}
    5ebc:	0f 90       	pop	r0
    5ebe:	0f 90       	pop	r0
    5ec0:	0f 90       	pop	r0
    5ec2:	0f 90       	pop	r0
    5ec4:	cf 91       	pop	r28
    5ec6:	df 91       	pop	r29
    5ec8:	1f 91       	pop	r17
    5eca:	0f 91       	pop	r16
    5ecc:	ff 90       	pop	r15
    5ece:	ef 90       	pop	r14
    5ed0:	df 90       	pop	r13
    5ed2:	cf 90       	pop	r12
    5ed4:	bf 90       	pop	r11
    5ed6:	08 95       	ret

00005ed8 <eDIP240_7_Display_repeat_last_packet>:
// Letztes Datenpaket wiederholen
// Display_repeat_last_packet will cause the display to repeat the last packet.
// The user has to provide a block of memory (data) where the received packet payload will be stored.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_repeat_last_packet(unsigned char * data)
{
    5ed8:	ef 92       	push	r14
    5eda:	ff 92       	push	r15
    5edc:	0f 93       	push	r16
    5ede:	1f 93       	push	r17
    5ee0:	df 93       	push	r29
    5ee2:	cf 93       	push	r28
    5ee4:	00 d0       	rcall	.+0      	; 0x5ee6 <eDIP240_7_Display_repeat_last_packet+0xe>
    5ee6:	00 d0       	rcall	.+0      	; 0x5ee8 <eDIP240_7_Display_repeat_last_packet+0x10>
    5ee8:	cd b7       	in	r28, 0x3d	; 61
    5eea:	de b7       	in	r29, 0x3e	; 62
    5eec:	f8 2e       	mov	r15, r24
    5eee:	09 2f       	mov	r16, r25
 unsigned char i=0, checksum=0, ack=0, error=0, length;
 signed int ch;
 volatile unsigned long ack_timeout=1000000;
    5ef0:	20 e4       	ldi	r18, 0x40	; 64
    5ef2:	32 e4       	ldi	r19, 0x42	; 66
    5ef4:	4f e0       	ldi	r20, 0x0F	; 15
    5ef6:	50 e0       	ldi	r21, 0x00	; 0
    5ef8:	29 83       	std	Y+1, r18	; 0x01
    5efa:	3a 83       	std	Y+2, r19	; 0x02
    5efc:	4b 83       	std	Y+3, r20	; 0x03
    5efe:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5f00:	82 e1       	ldi	r24, 0x12	; 18
    5f02:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(1);
    5f06:	81 e0       	ldi	r24, 0x01	; 1
    5f08:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('R');
    5f0c:	82 e5       	ldi	r24, 0x52	; 82
    5f0e:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 1 + 'R') );                     // Checksum
    5f12:	85 e6       	ldi	r24, 0x65	; 101
    5f14:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5f18:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5f1c:	29 81       	ldd	r18, Y+1	; 0x01
    5f1e:	3a 81       	ldd	r19, Y+2	; 0x02
    5f20:	4b 81       	ldd	r20, Y+3	; 0x03
    5f22:	5c 81       	ldd	r21, Y+4	; 0x04
    5f24:	21 50       	subi	r18, 0x01	; 1
    5f26:	30 40       	sbci	r19, 0x00	; 0
    5f28:	40 40       	sbci	r20, 0x00	; 0
    5f2a:	50 40       	sbci	r21, 0x00	; 0
    5f2c:	29 83       	std	Y+1, r18	; 0x01
    5f2e:	3a 83       	std	Y+2, r19	; 0x02
    5f30:	4b 83       	std	Y+3, r20	; 0x03
    5f32:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    5f34:	86 30       	cpi	r24, 0x06	; 6
    5f36:	59 f0       	breq	.+22     	; 0x5f4e <eDIP240_7_Display_repeat_last_packet+0x76>
    5f38:	29 81       	ldd	r18, Y+1	; 0x01
    5f3a:	3a 81       	ldd	r19, Y+2	; 0x02
    5f3c:	4b 81       	ldd	r20, Y+3	; 0x03
    5f3e:	5c 81       	ldd	r21, Y+4	; 0x04
    5f40:	21 15       	cp	r18, r1
    5f42:	31 05       	cpc	r19, r1
    5f44:	41 05       	cpc	r20, r1
    5f46:	51 05       	cpc	r21, r1
    5f48:	39 f7       	brne	.-50     	; 0x5f18 <eDIP240_7_Display_repeat_last_packet+0x40>
 if (ack != 0x06) return (-1);
    5f4a:	8f ef       	ldi	r24, 0xFF	; 255
    5f4c:	28 c0       	rjmp	.+80     	; 0x5f9e <eDIP240_7_Display_repeat_last_packet+0xc6>

 // Now we have to receive and parse the answer from the display
 do{ ch = USART0_getchar(); }while (ch == -1);       // Get the command byte
    5f4e:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5f52:	2f ef       	ldi	r18, 0xFF	; 255
    5f54:	8f 3f       	cpi	r24, 0xFF	; 255
    5f56:	92 07       	cpc	r25, r18
    5f58:	d1 f3       	breq	.-12     	; 0x5f4e <eDIP240_7_Display_repeat_last_packet+0x76>
 if (ch == 0x11)                                     // Abort if command byte is incorrect
    5f5a:	81 31       	cpi	r24, 0x11	; 17
    5f5c:	91 05       	cpc	r25, r1
    5f5e:	f1 f4       	brne	.+60     	; 0x5f9c <eDIP240_7_Display_repeat_last_packet+0xc4>
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
    5f60:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5f64:	ef ef       	ldi	r30, 0xFF	; 255
    5f66:	8f 3f       	cpi	r24, 0xFF	; 255
    5f68:	9e 07       	cpc	r25, r30
    5f6a:	d1 f3       	breq	.-12     	; 0x5f60 <eDIP240_7_Display_repeat_last_packet+0x88>
	length = ch;
    5f6c:	e8 2e       	mov	r14, r24
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5f6e:	80 2f       	mov	r24, r16
    5f70:	0f 2d       	mov	r16, r15
    5f72:	18 2f       	mov	r17, r24
    5f74:	09 c0       	rjmp	.+18     	; 0x5f88 <eDIP240_7_Display_repeat_last_packet+0xb0>
	{
	  do{ ch = USART0_getchar(); }while (ch == -1);   // Get payload data
    5f76:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5f7a:	ff ef       	ldi	r31, 0xFF	; 255
    5f7c:	8f 3f       	cpi	r24, 0xFF	; 255
    5f7e:	9f 07       	cpc	r25, r31
    5f80:	d1 f3       	breq	.-12     	; 0x5f76 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
    5f82:	f8 01       	movw	r30, r16
    5f84:	81 93       	st	Z+, r24
    5f86:	8f 01       	movw	r16, r30
 if (ch == 0x11)                                     // Abort if command byte is incorrect
 {
	do{ ch = USART0_getchar(); }while (ch == -1);     // Get payload length
	length = ch;
	checksum = 0x11 + length;                         // Start checksum calculation
	while (i < length)
    5f88:	80 2f       	mov	r24, r16
    5f8a:	8f 19       	sub	r24, r15
    5f8c:	8e 15       	cp	r24, r14
    5f8e:	98 f3       	brcs	.-26     	; 0x5f76 <eDIP240_7_Display_repeat_last_packet+0x9e>
	  data[i] = ch;
	  checksum += ch;                                 // Calculate checksum
	  i++;
	}
	// Now we have received all the payload bytes.
	do{ ch = USART0_getchar(); }while (ch == -1);   // Get checksum
    5f90:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
    5f94:	ff ef       	ldi	r31, 0xFF	; 255
    5f96:	8f 3f       	cpi	r24, 0xFF	; 255
    5f98:	9f 07       	cpc	r25, r31
    5f9a:	d1 f3       	breq	.-12     	; 0x5f90 <eDIP240_7_Display_repeat_last_packet+0xb8>
	// If received checksum and calculated checksum do not match, we have an error!
	if (ch != checksum) error = 1;
 }
 else error = 1;

 if (ack == 0x06) return 0;  // Success!
    5f9c:	80 e0       	ldi	r24, 0x00	; 0
 else return -1;             // No success! User has to repeat the packet
}
    5f9e:	0f 90       	pop	r0
    5fa0:	0f 90       	pop	r0
    5fa2:	0f 90       	pop	r0
    5fa4:	0f 90       	pop	r0
    5fa6:	cf 91       	pop	r28
    5fa8:	df 91       	pop	r29
    5faa:	1f 91       	pop	r17
    5fac:	0f 91       	pop	r16
    5fae:	ff 90       	pop	r15
    5fb0:	ef 90       	pop	r14
    5fb2:	08 95       	ret

00005fb4 <eDIP240_7_Display_select>:

// Adressierung nur bei RS232/RS485 Betrieb
// Display_select will select the display with the provided address as bus receiver.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_select(unsigned char address)
{
    5fb4:	1f 93       	push	r17
    5fb6:	df 93       	push	r29
    5fb8:	cf 93       	push	r28
    5fba:	00 d0       	rcall	.+0      	; 0x5fbc <eDIP240_7_Display_select+0x8>
    5fbc:	00 d0       	rcall	.+0      	; 0x5fbe <eDIP240_7_Display_select+0xa>
    5fbe:	cd b7       	in	r28, 0x3d	; 61
    5fc0:	de b7       	in	r29, 0x3e	; 62
    5fc2:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    5fc4:	20 e4       	ldi	r18, 0x40	; 64
    5fc6:	32 e4       	ldi	r19, 0x42	; 66
    5fc8:	4f e0       	ldi	r20, 0x0F	; 15
    5fca:	50 e0       	ldi	r21, 0x00	; 0
    5fcc:	29 83       	std	Y+1, r18	; 0x01
    5fce:	3a 83       	std	Y+2, r19	; 0x02
    5fd0:	4b 83       	std	Y+3, r20	; 0x03
    5fd2:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    5fd4:	82 e1       	ldi	r24, 0x12	; 18
    5fd6:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(3);
    5fda:	83 e0       	ldi	r24, 0x03	; 3
    5fdc:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('A');
    5fe0:	81 e4       	ldi	r24, 0x41	; 65
    5fe2:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('S');
    5fe6:	83 e5       	ldi	r24, 0x53	; 83
    5fe8:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(address);
    5fec:	81 2f       	mov	r24, r17
    5fee:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'S' + address) );                     // Checksum
    5ff2:	81 2f       	mov	r24, r17
    5ff4:	87 55       	subi	r24, 0x57	; 87
    5ff6:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    5ffa:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    5ffe:	29 81       	ldd	r18, Y+1	; 0x01
    6000:	3a 81       	ldd	r19, Y+2	; 0x02
    6002:	4b 81       	ldd	r20, Y+3	; 0x03
    6004:	5c 81       	ldd	r21, Y+4	; 0x04
    6006:	21 50       	subi	r18, 0x01	; 1
    6008:	30 40       	sbci	r19, 0x00	; 0
    600a:	40 40       	sbci	r20, 0x00	; 0
    600c:	50 40       	sbci	r21, 0x00	; 0
    600e:	29 83       	std	Y+1, r18	; 0x01
    6010:	3a 83       	std	Y+2, r19	; 0x02
    6012:	4b 83       	std	Y+3, r20	; 0x03
    6014:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    6016:	86 30       	cpi	r24, 0x06	; 6
    6018:	51 f0       	breq	.+20     	; 0x602e <eDIP240_7_Display_select+0x7a>
    601a:	89 81       	ldd	r24, Y+1	; 0x01
    601c:	9a 81       	ldd	r25, Y+2	; 0x02
    601e:	ab 81       	ldd	r26, Y+3	; 0x03
    6020:	bc 81       	ldd	r27, Y+4	; 0x04
    6022:	00 97       	sbiw	r24, 0x00	; 0
    6024:	a1 05       	cpc	r26, r1
    6026:	b1 05       	cpc	r27, r1
    6028:	41 f7       	brne	.-48     	; 0x5ffa <eDIP240_7_Display_select+0x46>
 if (ack != 0x06) return (-1);
    602a:	8f ef       	ldi	r24, 0xFF	; 255
    602c:	01 c0       	rjmp	.+2      	; 0x6030 <eDIP240_7_Display_select+0x7c>
 return 0;
    602e:	80 e0       	ldi	r24, 0x00	; 0
}
    6030:	0f 90       	pop	r0
    6032:	0f 90       	pop	r0
    6034:	0f 90       	pop	r0
    6036:	0f 90       	pop	r0
    6038:	cf 91       	pop	r28
    603a:	df 91       	pop	r29
    603c:	1f 91       	pop	r17
    603e:	08 95       	ret

00006040 <eDIP240_7_Display_deselect>:
// Adressierung nur bei RS232/RS485 Betrieb
// Display_deselect will deselect the display with the provided address.
// A deselected display will not listen to data sent over the serial line and will not transmit to the line.
// Return value: 0 -> ok;  -1 -> error
signed char eDIP240_7_Display_deselect(unsigned char address)
{
    6040:	1f 93       	push	r17
    6042:	df 93       	push	r29
    6044:	cf 93       	push	r28
    6046:	00 d0       	rcall	.+0      	; 0x6048 <eDIP240_7_Display_deselect+0x8>
    6048:	00 d0       	rcall	.+0      	; 0x604a <eDIP240_7_Display_deselect+0xa>
    604a:	cd b7       	in	r28, 0x3d	; 61
    604c:	de b7       	in	r29, 0x3e	; 62
    604e:	18 2f       	mov	r17, r24
 unsigned char ack=0;
 volatile unsigned long ack_timeout=1000000;
    6050:	20 e4       	ldi	r18, 0x40	; 64
    6052:	32 e4       	ldi	r19, 0x42	; 66
    6054:	4f e0       	ldi	r20, 0x0F	; 15
    6056:	50 e0       	ldi	r21, 0x00	; 0
    6058:	29 83       	std	Y+1, r18	; 0x01
    605a:	3a 83       	std	Y+2, r19	; 0x02
    605c:	4b 83       	std	Y+3, r20	; 0x03
    605e:	5c 83       	std	Y+4, r21	; 0x04

 USART0_putchar(0x12);                 // Send command DC2 (sending packet) to the display
    6060:	82 e1       	ldi	r24, 0x12	; 18
    6062:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(3);
    6066:	83 e0       	ldi	r24, 0x03	; 3
    6068:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('A');
    606c:	81 e4       	ldi	r24, 0x41	; 65
    606e:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar('D');
    6072:	84 e4       	ldi	r24, 0x44	; 68
    6074:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar(address);
    6078:	81 2f       	mov	r24, r17
    607a:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 USART0_putchar( (unsigned char) (0x12 + 3 + 'A' + 'D' + address) );                     // Checksum
    607e:	81 2f       	mov	r24, r17
    6080:	86 56       	subi	r24, 0x66	; 102
    6082:	0e 94 1d 2d 	call	0x5a3a	; 0x5a3a <USART0_putchar>
 do                                    // Wait for receiving ack from the display
 {
	ack = USART0_getchar();
    6086:	0e 94 25 2d 	call	0x5a4a	; 0x5a4a <USART0_getchar>
	ack_timeout--;
    608a:	29 81       	ldd	r18, Y+1	; 0x01
    608c:	3a 81       	ldd	r19, Y+2	; 0x02
    608e:	4b 81       	ldd	r20, Y+3	; 0x03
    6090:	5c 81       	ldd	r21, Y+4	; 0x04
    6092:	21 50       	subi	r18, 0x01	; 1
    6094:	30 40       	sbci	r19, 0x00	; 0
    6096:	40 40       	sbci	r20, 0x00	; 0
    6098:	50 40       	sbci	r21, 0x00	; 0
    609a:	29 83       	std	Y+1, r18	; 0x01
    609c:	3a 83       	std	Y+2, r19	; 0x02
    609e:	4b 83       	std	Y+3, r20	; 0x03
    60a0:	5c 83       	std	Y+4, r21	; 0x04
 }while((ack != 0x06) && (ack_timeout > 0));
    60a2:	86 30       	cpi	r24, 0x06	; 6
    60a4:	51 f0       	breq	.+20     	; 0x60ba <eDIP240_7_Display_deselect+0x7a>
    60a6:	89 81       	ldd	r24, Y+1	; 0x01
    60a8:	9a 81       	ldd	r25, Y+2	; 0x02
    60aa:	ab 81       	ldd	r26, Y+3	; 0x03
    60ac:	bc 81       	ldd	r27, Y+4	; 0x04
    60ae:	00 97       	sbiw	r24, 0x00	; 0
    60b0:	a1 05       	cpc	r26, r1
    60b2:	b1 05       	cpc	r27, r1
    60b4:	41 f7       	brne	.-48     	; 0x6086 <eDIP240_7_Display_deselect+0x46>
 if (ack != 0x06) return (-1);
    60b6:	8f ef       	ldi	r24, 0xFF	; 255
    60b8:	01 c0       	rjmp	.+2      	; 0x60bc <eDIP240_7_Display_deselect+0x7c>
 return 0;
    60ba:	80 e0       	ldi	r24, 0x00	; 0
}
    60bc:	0f 90       	pop	r0
    60be:	0f 90       	pop	r0
    60c0:	0f 90       	pop	r0
    60c2:	0f 90       	pop	r0
    60c4:	cf 91       	pop	r28
    60c6:	df 91       	pop	r29
    60c8:	1f 91       	pop	r17
    60ca:	08 95       	ret

000060cc <eDIP240_7_Display_send_string>:


// Use this for sending ascii commands to the Display
void eDIP240_7_Display_send_string(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str));
    60cc:	dc 01       	movw	r26, r24
    60ce:	0d 90       	ld	r0, X+
    60d0:	00 20       	and	r0, r0
    60d2:	e9 f7       	brne	.-6      	; 0x60ce <eDIP240_7_Display_send_string+0x2>
    60d4:	bd 01       	movw	r22, r26
    60d6:	61 50       	subi	r22, 0x01	; 1
    60d8:	70 40       	sbci	r23, 0x00	; 0
    60da:	68 1b       	sub	r22, r24
    60dc:	79 0b       	sbc	r23, r25
    60de:	0e 94 37 2d 	call	0x5a6e	; 0x5a6e <eDIP240_7_Display_send_packet>
}
    60e2:	08 95       	ret

000060e4 <eDIP240_7_Display_send_string_with_NULL>:



void eDIP240_7_Display_send_string_with_NULL(char * str)
{
 eDIP240_7_Display_send_packet(str, strlen(str) + 1);
    60e4:	dc 01       	movw	r26, r24
    60e6:	0d 90       	ld	r0, X+
    60e8:	00 20       	and	r0, r0
    60ea:	e9 f7       	brne	.-6      	; 0x60e6 <eDIP240_7_Display_send_string_with_NULL+0x2>
    60ec:	6a 2f       	mov	r22, r26
    60ee:	68 1b       	sub	r22, r24
    60f0:	0e 94 37 2d 	call	0x5a6e	; 0x5a6e <eDIP240_7_Display_send_packet>
}
    60f4:	08 95       	ret

000060f6 <setLedMode>:



void setLedMode( uint8_t led, uint8_t mode )
{
	led = (led & 0x03) << 1;						// every LED has two bits and there are 4 LEDs
    60f6:	83 70       	andi	r24, 0x03	; 3
    60f8:	88 0f       	add	r24, r24
	m_ledstate &= ~(0x03 << led);					// reset affected bits
    60fa:	23 e0       	ldi	r18, 0x03	; 3
    60fc:	30 e0       	ldi	r19, 0x00	; 0
    60fe:	08 2e       	mov	r0, r24
    6100:	02 c0       	rjmp	.+4      	; 0x6106 <setLedMode+0x10>
    6102:	22 0f       	add	r18, r18
    6104:	33 1f       	adc	r19, r19
    6106:	0a 94       	dec	r0
    6108:	e2 f7       	brpl	.-8      	; 0x6102 <setLedMode+0xc>
    610a:	92 2f       	mov	r25, r18
    610c:	90 95       	com	r25
    610e:	40 91 92 03 	lds	r20, 0x0392
    6112:	94 23       	and	r25, r20
	m_ledstate |= (mode << led) & (0x03 << led);		// and write the new value
    6114:	01 c0       	rjmp	.+2      	; 0x6118 <setLedMode+0x22>
    6116:	66 0f       	add	r22, r22
    6118:	8a 95       	dec	r24
    611a:	ea f7       	brpl	.-6      	; 0x6116 <setLedMode+0x20>
    611c:	62 23       	and	r22, r18
    611e:	96 2b       	or	r25, r22
    6120:	90 93 92 03 	sts	0x0392, r25
}
    6124:	08 95       	ret

00006126 <getLedMode>:



uint8_t getLedMode( uint8_t led )
{
	led = (led & 0x03) << 1;						// ...
    6126:	48 2f       	mov	r20, r24
    6128:	43 70       	andi	r20, 0x03	; 3
    612a:	44 0f       	add	r20, r20
	return( (m_ledstate & (0x03 << led)) >> led );	// return the bits corresponding to the LED
    612c:	83 e0       	ldi	r24, 0x03	; 3
    612e:	90 e0       	ldi	r25, 0x00	; 0
    6130:	04 2e       	mov	r0, r20
    6132:	02 c0       	rjmp	.+4      	; 0x6138 <getLedMode+0x12>
    6134:	88 0f       	add	r24, r24
    6136:	99 1f       	adc	r25, r25
    6138:	0a 94       	dec	r0
    613a:	e2 f7       	brpl	.-8      	; 0x6134 <getLedMode+0xe>
    613c:	20 91 92 03 	lds	r18, 0x0392
    6140:	30 e0       	ldi	r19, 0x00	; 0
    6142:	82 23       	and	r24, r18
    6144:	93 23       	and	r25, r19
    6146:	02 c0       	rjmp	.+4      	; 0x614c <getLedMode+0x26>
    6148:	95 95       	asr	r25
    614a:	87 95       	ror	r24
    614c:	4a 95       	dec	r20
    614e:	e2 f7       	brpl	.-8      	; 0x6148 <getLedMode+0x22>
}
    6150:	08 95       	ret

00006152 <S2V>:


// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
    6152:	68 2f       	mov	r22, r24
    6154:	70 e0       	ldi	r23, 0x00	; 0
    6156:	80 e0       	ldi	r24, 0x00	; 0
    6158:	90 e0       	ldi	r25, 0x00	; 0
    615a:	0e 94 be 3e 	call	0x7d7c	; 0x7d7c <__floatunsisf>
    615e:	20 91 6e 02 	lds	r18, 0x026E
    6162:	30 91 6f 02 	lds	r19, 0x026F
    6166:	40 91 70 02 	lds	r20, 0x0270
    616a:	50 91 71 02 	lds	r21, 0x0271
    616e:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    6172:	20 e0       	ldi	r18, 0x00	; 0
    6174:	30 e0       	ldi	r19, 0x00	; 0
    6176:	40 e8       	ldi	r20, 0x80	; 128
    6178:	5b e3       	ldi	r21, 0x3B	; 59
    617a:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    617e:	08 95       	ret

00006180 <V2S>:
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }
    6180:	20 e0       	ldi	r18, 0x00	; 0
    6182:	30 e0       	ldi	r19, 0x00	; 0
    6184:	40 e8       	ldi	r20, 0x80	; 128
    6186:	53 e4       	ldi	r21, 0x43	; 67
    6188:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    618c:	20 91 6e 02 	lds	r18, 0x026E
    6190:	30 91 6f 02 	lds	r19, 0x026F
    6194:	40 91 70 02 	lds	r20, 0x0270
    6198:	50 91 71 02 	lds	r21, 0x0271
    619c:	0e 94 2a 3e 	call	0x7c54	; 0x7c54 <__divsf3>
    61a0:	0e 94 92 3e 	call	0x7d24	; 0x7d24 <__fixunssfsi>
    61a4:	86 2f       	mov	r24, r22
    61a6:	08 95       	ret

000061a8 <setBits>:

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    61a8:	68 23       	and	r22, r24
    61aa:	84 2f       	mov	r24, r20
    61ac:	86 2b       	or	r24, r22
    61ae:	08 95       	ret

000061b0 <prescalerSec2Hex>:



// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
    61b0:	ef 92       	push	r14
    61b2:	ff 92       	push	r15
    61b4:	0f 93       	push	r16
    61b6:	1f 93       	push	r17
    61b8:	7b 01       	movw	r14, r22
    61ba:	8c 01       	movw	r16, r24
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
    61bc:	20 e0       	ldi	r18, 0x00	; 0
    61be:	38 e6       	ldi	r19, 0x68	; 104
    61c0:	47 e1       	ldi	r20, 0x17	; 23
    61c2:	57 e4       	ldi	r21, 0x47	; 71
    61c4:	0e 94 4c 3f 	call	0x7e98	; 0x7e98 <__gesf2>
    61c8:	18 16       	cp	r1, r24
    61ca:	e4 f0       	brlt	.+56     	; 0x6204 <prescalerSec2Hex+0x54>
		return( 0xFF );
	else if (t >= 1./152.0)
    61cc:	c8 01       	movw	r24, r16
    61ce:	b7 01       	movw	r22, r14
    61d0:	26 e3       	ldi	r18, 0x36	; 54
    61d2:	34 e9       	ldi	r19, 0x94	; 148
    61d4:	47 ed       	ldi	r20, 0xD7	; 215
    61d6:	5b e3       	ldi	r21, 0x3B	; 59
    61d8:	0e 94 4c 3f 	call	0x7e98	; 0x7e98 <__gesf2>
    61dc:	87 fd       	sbrc	r24, 7
    61de:	14 c0       	rjmp	.+40     	; 0x6208 <prescalerSec2Hex+0x58>
		return( (uint8_t) (t * 152 - 1) );
    61e0:	c8 01       	movw	r24, r16
    61e2:	b7 01       	movw	r22, r14
    61e4:	20 e0       	ldi	r18, 0x00	; 0
    61e6:	30 e0       	ldi	r19, 0x00	; 0
    61e8:	48 e1       	ldi	r20, 0x18	; 24
    61ea:	53 e4       	ldi	r21, 0x43	; 67
    61ec:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    61f0:	20 e0       	ldi	r18, 0x00	; 0
    61f2:	30 e0       	ldi	r19, 0x00	; 0
    61f4:	40 e8       	ldi	r20, 0x80	; 128
    61f6:	5f e3       	ldi	r21, 0x3F	; 63
    61f8:	0e 94 c5 3d 	call	0x7b8a	; 0x7b8a <__subsf3>
    61fc:	0e 94 92 3e 	call	0x7d24	; 0x7d24 <__fixunssfsi>
    6200:	86 2f       	mov	r24, r22
    6202:	03 c0       	rjmp	.+6      	; 0x620a <prescalerSec2Hex+0x5a>

// For a given time period (s), compute the value for the prescaler register
uint8_t prescalerSec2Hex(double t)
{
	if (t > 255.0 * 152.0)   // 38760 sec = 10h46'00''
		return( 0xFF );
    6204:	8f ef       	ldi	r24, 0xFF	; 255
    6206:	01 c0       	rjmp	.+2      	; 0x620a <prescalerSec2Hex+0x5a>
	else if (t >= 1./152.0)
		return( (uint8_t) (t * 152 - 1) );
	else
		return( 0x00 );
    6208:	80 e0       	ldi	r24, 0x00	; 0
}
    620a:	1f 91       	pop	r17
    620c:	0f 91       	pop	r16
    620e:	ff 90       	pop	r15
    6210:	ef 90       	pop	r14
    6212:	08 95       	ret

00006214 <pwmFrac2Hex>:



// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
    6214:	ef 92       	push	r14
    6216:	ff 92       	push	r15
    6218:	0f 93       	push	r16
    621a:	1f 93       	push	r17
    621c:	7b 01       	movw	r14, r22
    621e:	8c 01       	movw	r16, r24
	if (fraction >= 1.0)
    6220:	20 e0       	ldi	r18, 0x00	; 0
    6222:	30 e0       	ldi	r19, 0x00	; 0
    6224:	40 e8       	ldi	r20, 0x80	; 128
    6226:	5f e3       	ldi	r21, 0x3F	; 63
    6228:	0e 94 4c 3f 	call	0x7e98	; 0x7e98 <__gesf2>
    622c:	87 ff       	sbrs	r24, 7
    622e:	16 c0       	rjmp	.+44     	; 0x625c <pwmFrac2Hex+0x48>
		return( 0xFF );
	else if (fraction >= 1.0/256.0)
    6230:	c8 01       	movw	r24, r16
    6232:	b7 01       	movw	r22, r14
    6234:	20 e0       	ldi	r18, 0x00	; 0
    6236:	30 e0       	ldi	r19, 0x00	; 0
    6238:	40 e8       	ldi	r20, 0x80	; 128
    623a:	5b e3       	ldi	r21, 0x3B	; 59
    623c:	0e 94 4c 3f 	call	0x7e98	; 0x7e98 <__gesf2>
    6240:	87 fd       	sbrc	r24, 7
    6242:	0e c0       	rjmp	.+28     	; 0x6260 <pwmFrac2Hex+0x4c>
		return( (uint8_t) (fraction * 256) );
    6244:	c8 01       	movw	r24, r16
    6246:	b7 01       	movw	r22, r14
    6248:	20 e0       	ldi	r18, 0x00	; 0
    624a:	30 e0       	ldi	r19, 0x00	; 0
    624c:	40 e8       	ldi	r20, 0x80	; 128
    624e:	53 e4       	ldi	r21, 0x43	; 67
    6250:	0e 94 95 3f 	call	0x7f2a	; 0x7f2a <__mulsf3>
    6254:	0e 94 92 3e 	call	0x7d24	; 0x7d24 <__fixunssfsi>
    6258:	86 2f       	mov	r24, r22
    625a:	03 c0       	rjmp	.+6      	; 0x6262 <pwmFrac2Hex+0x4e>

// For a given fraction ([0; 1]), compute the value for the PWM register
uint8_t pwmFrac2Hex(double fraction)
{
	if (fraction >= 1.0)
		return( 0xFF );
    625c:	8f ef       	ldi	r24, 0xFF	; 255
    625e:	01 c0       	rjmp	.+2      	; 0x6262 <pwmFrac2Hex+0x4e>
	else if (fraction >= 1.0/256.0)
		return( (uint8_t) (fraction * 256) );
	else
		return( 0x00 );
    6260:	80 e0       	ldi	r24, 0x00	; 0
}
    6262:	1f 91       	pop	r17
    6264:	0f 91       	pop	r16
    6266:	ff 90       	pop	r15
    6268:	ef 90       	pop	r14
    626a:	08 95       	ret

0000626c <TUM_LKN_Sensorboard_getCurrentStep>:
	m_currentstep = (m_currentstep + 7) & 0x07;
}



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }
    626c:	80 91 88 03 	lds	r24, 0x0388
    6270:	08 95       	ret

00006272 <TUM_LKN_Sensorboard_setControl0>:


// We can define two pairs of prescaler/PWM.
// blinkPeriod is in seconds, dutyCycle is in [0; 1]
void TUM_LKN_Sensorboard_setControl0( double blinkPeriod, double dutyCycle )
{
    6272:	ef 92       	push	r14
    6274:	ff 92       	push	r15
    6276:	0f 93       	push	r16
    6278:	1f 93       	push	r17
    627a:	79 01       	movw	r14, r18
    627c:	8a 01       	movw	r16, r20
	m_prescaler[ 0 ] = prescalerSec2Hex( blinkPeriod );
    627e:	0e 94 d8 30 	call	0x61b0	; 0x61b0 <prescalerSec2Hex>
    6282:	80 93 93 03 	sts	0x0393, r24
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    6286:	c8 01       	movw	r24, r16
    6288:	b7 01       	movw	r22, r14
    628a:	0e 94 0a 31 	call	0x6214	; 0x6214 <pwmFrac2Hex>
    628e:	80 93 72 02 	sts	0x0272, r24
}
    6292:	1f 91       	pop	r17
    6294:	0f 91       	pop	r16
    6296:	ff 90       	pop	r15
    6298:	ef 90       	pop	r14
    629a:	08 95       	ret

0000629c <TUM_LKN_Sensorboard_setControl1>:



void TUM_LKN_Sensorboard_setControl1( double blinkPeriod, double dutyCycle )
{
    629c:	ef 92       	push	r14
    629e:	ff 92       	push	r15
    62a0:	0f 93       	push	r16
    62a2:	1f 93       	push	r17
    62a4:	79 01       	movw	r14, r18
    62a6:	8a 01       	movw	r16, r20
	m_prescaler[ 1 ] = prescalerSec2Hex( blinkPeriod );
    62a8:	0e 94 d8 30 	call	0x61b0	; 0x61b0 <prescalerSec2Hex>
    62ac:	80 93 94 03 	sts	0x0394, r24
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    62b0:	c8 01       	movw	r24, r16
    62b2:	b7 01       	movw	r22, r14
    62b4:	0e 94 0a 31 	call	0x6214	; 0x6214 <pwmFrac2Hex>
    62b8:	80 93 73 02 	sts	0x0273, r24
}
    62bc:	1f 91       	pop	r17
    62be:	0f 91       	pop	r16
    62c0:	ff 90       	pop	r15
    62c2:	ef 90       	pop	r14
    62c4:	08 95       	ret

000062c6 <TUM_LKN_Sensorboard_setBrightness0>:



void TUM_LKN_Sensorboard_setBrightness0( double dutyCycle )
{
	m_prescaler[ 0 ] = 0x00;   // Highest frequency possible
    62c6:	10 92 93 03 	sts	0x0393, r1
	m_pwm[ 0 ] = pwmFrac2Hex( dutyCycle );
    62ca:	0e 94 0a 31 	call	0x6214	; 0x6214 <pwmFrac2Hex>
    62ce:	80 93 72 02 	sts	0x0272, r24
}
    62d2:	08 95       	ret

000062d4 <TUM_LKN_Sensorboard_setBrightness1>:



void TUM_LKN_Sensorboard_setBrightness1( double dutyCycle )
{
	m_prescaler[ 1 ] = 0x00;   // Highest frequency possible
    62d4:	10 92 94 03 	sts	0x0394, r1
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
    62d8:	0e 94 0a 31 	call	0x6214	; 0x6214 <pwmFrac2Hex>
    62dc:	80 93 73 02 	sts	0x0273, r24
}
    62e0:	08 95       	ret

000062e2 <TWI_write>:

void TWI_write(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	PORTD |= 0x03;		//enable Portpin pullups
    62e2:	92 b3       	in	r25, 0x12	; 18
    62e4:	93 60       	ori	r25, 0x03	; 3
    62e6:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             // set prescaler == 0
    62e8:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   // set I2C baud rate
	TWBR = 62;
    62ec:	9e e3       	ldi	r25, 0x3E	; 62
    62ee:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    62f2:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    62f6:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    62fa:	94 ea       	ldi	r25, 0xA4	; 164
    62fc:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6300:	90 91 74 00 	lds	r25, 0x0074
    6304:	97 ff       	sbrs	r25, 7
    6306:	fc cf       	rjmp	.-8      	; 0x6300 <TWI_write+0x1e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    6308:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    630c:	84 e8       	ldi	r24, 0x84	; 132
    630e:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6312:	80 91 74 00 	lds	r24, 0x0074
    6316:	87 ff       	sbrs	r24, 7
    6318:	fc cf       	rjmp	.-8      	; 0x6312 <TWI_write+0x30>
    631a:	84 2f       	mov	r24, r20
    631c:	95 2f       	mov	r25, r21
    631e:	fc 01       	movw	r30, r24
    6320:	80 e0       	ldi	r24, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    6322:	94 e8       	ldi	r25, 0x84	; 132
    6324:	0a c0       	rjmp	.+20     	; 0x633a <TWI_write+0x58>
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		TWDR = payload[datapointer];
    6326:	21 91       	ld	r18, Z+
    6328:	20 93 73 00 	sts	0x0073, r18
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
    632c:	90 93 74 00 	sts	0x0074, r25
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    6330:	20 91 74 00 	lds	r18, 0x0074
    6334:	27 ff       	sbrs	r18, 7
    6336:	fc cf       	rjmp	.-8      	; 0x6330 <TWI_write+0x4e>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    6338:	8f 5f       	subi	r24, 0xFF	; 255
    633a:	86 17       	cp	r24, r22
    633c:	a0 f3       	brcs	.-24     	; 0x6326 <TWI_write+0x44>
		TWDR = payload[datapointer];
		TWCR = (1<<TWINT) | (1<<TWEN);							//clear TWINT to start transmission of data
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_DATA_ACK) {} //ERROR
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    633e:	84 e9       	ldi	r24, 0x94	; 148
    6340:	80 93 74 00 	sts	0x0074, r24
}
    6344:	08 95       	ret

00006346 <TWI_read>:

void TWI_read(unsigned char address, unsigned char length, unsigned char* payload)
{
	unsigned char datapointer;

	address |= 0x01;	//Set read mode on i2c
    6346:	81 60       	ori	r24, 0x01	; 1

	PORTD |= 0x03;		//enable Portpin pullups
    6348:	92 b3       	in	r25, 0x12	; 18
    634a:	93 60       	ori	r25, 0x03	; 3
    634c:	92 bb       	out	0x12, r25	; 18

	TWSR = 0;                             				// set prescaler == 0
    634e:	10 92 71 00 	sts	0x0071, r1
	//TWBR = (F_CPU / 50000UL - 16) / 2;   				// set I2C baud rate
	TWBR = 62;
    6352:	9e e3       	ldi	r25, 0x3E	; 62
    6354:	90 93 70 00 	sts	0x0070, r25
	TWAR = 0;
    6358:	10 92 72 00 	sts	0x0072, r1
	TWCR = 0;
    635c:	10 92 74 00 	sts	0x0074, r1

	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
    6360:	94 ea       	ldi	r25, 0xA4	; 164
    6362:	90 93 74 00 	sts	0x0074, r25
	while (!(TWCR & (1<<TWINT)));
    6366:	90 91 74 00 	lds	r25, 0x0074
    636a:	97 ff       	sbrs	r25, 7
    636c:	fc cf       	rjmp	.-8      	; 0x6366 <TWI_read+0x20>
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
    636e:	80 93 73 00 	sts	0x0073, r24
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
    6372:	84 e8       	ldi	r24, 0x84	; 132
    6374:	80 93 74 00 	sts	0x0074, r24
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
    6378:	80 91 74 00 	lds	r24, 0x0074
    637c:	87 ff       	sbrs	r24, 7
    637e:	fc cf       	rjmp	.-8      	; 0x6378 <TWI_read+0x32>
    6380:	84 2f       	mov	r24, r20
    6382:	95 2f       	mov	r25, r21
    6384:	fc 01       	movw	r30, r24
    6386:	80 e0       	ldi	r24, 0x00	; 0
    6388:	90 e0       	ldi	r25, 0x00	; 0
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    638a:	26 2f       	mov	r18, r22
    638c:	30 e0       	ldi	r19, 0x00	; 0
    638e:	21 50       	subi	r18, 0x01	; 1
    6390:	30 40       	sbci	r19, 0x00	; 0
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    6392:	54 e8       	ldi	r21, 0x84	; 132
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
	{
		//is this the correct place for reading???
		if (datapointer < (length - 1))	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWEA);			//clear TWINT to start transmission of data, send acknowledge
    6394:	44 ec       	ldi	r20, 0xC4	; 196
    6396:	10 c0       	rjmp	.+32     	; 0x63b8 <TWI_read+0x72>
    6398:	82 17       	cp	r24, r18
    639a:	93 07       	cpc	r25, r19
    639c:	1c f4       	brge	.+6      	; 0x63a4 <TWI_read+0x5e>
    639e:	40 93 74 00 	sts	0x0074, r20
    63a2:	02 c0       	rjmp	.+4      	; 0x63a8 <TWI_read+0x62>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
    63a4:	50 93 74 00 	sts	0x0074, r21
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
    63a8:	70 91 74 00 	lds	r23, 0x0074
    63ac:	77 ff       	sbrs	r23, 7
    63ae:	fc cf       	rjmp	.-8      	; 0x63a8 <TWI_read+0x62>
		payload[datapointer] = TWDR;
    63b0:	70 91 73 00 	lds	r23, 0x0073
    63b4:	71 93       	st	Z+, r23
    63b6:	01 96       	adiw	r24, 0x01	; 1
//		if ((TWSR & 0xF8) != START) {} //ERROR
	TWDR = address;
	TWCR = (1<<TWINT) | (1<<TWEN);								//clear TWINT to start transmission of address
	while (!(TWCR & (1<<TWINT)));									//wait until transmission is complete
//	  if ((TWSR & 0xF8) != MT_SLA_ACK) {}  //ERROR
	for(datapointer = 0; datapointer < length; datapointer++)
    63b8:	86 17       	cp	r24, r22
    63ba:	70 f3       	brcs	.-36     	; 0x6398 <TWI_read+0x52>
		else 														TWCR = (1<<TWINT)|(1<<TWEN);								//clear TWINT to start transmission of data, send not acknowledge (last byte)
		while (!(TWCR & (1<<TWINT)));								//wait until transmission is complete
		payload[datapointer] = TWDR;
		//or should be read here???
	}
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);				//Stop condition
    63bc:	84 e9       	ldi	r24, 0x94	; 148
    63be:	80 93 74 00 	sts	0x0074, r24
}
    63c2:	08 95       	ret

000063c4 <i2cAction>:



void i2cAction()
{
	if( i2cDataDirection == i2cWrite )
    63c4:	80 91 1d 07 	lds	r24, 0x071D
    63c8:	88 23       	and	r24, r24
    63ca:	49 f4       	brne	.+18     	; 0x63de <i2cAction+0x1a>
	{
		TWI_write(i2cDestination, i2cDataLen, i2cData);
    63cc:	80 91 1f 07 	lds	r24, 0x071F
    63d0:	60 91 1c 07 	lds	r22, 0x071C
    63d4:	49 e8       	ldi	r20, 0x89	; 137
    63d6:	53 e0       	ldi	r21, 0x03	; 3
    63d8:	0e 94 71 31 	call	0x62e2	; 0x62e2 <TWI_write>
    63dc:	08 95       	ret
	}
	else
	{
		TWI_read(i2cDestination, i2cDataLen, i2cData);
    63de:	80 91 1f 07 	lds	r24, 0x071F
    63e2:	60 91 1c 07 	lds	r22, 0x071C
    63e6:	49 e8       	ldi	r20, 0x89	; 137
    63e8:	53 e0       	ldi	r21, 0x03	; 3
    63ea:	0e 94 a3 31 	call	0x6346	; 0x6346 <TWI_read>
    63ee:	08 95       	ret

000063f0 <setLeds>:

// Apply current values of m_led0... m_led3
void setLeds()
{
	// This is setting both prescalers and both PWMs
	i2cDataLen = 6;
    63f0:	86 e0       	ldi	r24, 0x06	; 6
    63f2:	80 93 1c 07 	sts	0x071C, r24
	i2cData[0] = REG_LED_PSC0 | REG_LED_AUTOINCREMENT;
    63f6:	81 e1       	ldi	r24, 0x11	; 17
    63f8:	80 93 89 03 	sts	0x0389, r24
	i2cData[1] = m_prescaler[ 0 ];
    63fc:	80 91 93 03 	lds	r24, 0x0393
    6400:	80 93 8a 03 	sts	0x038A, r24
	i2cData[2] = m_pwm[ 0 ];
    6404:	80 91 72 02 	lds	r24, 0x0272
    6408:	80 93 8b 03 	sts	0x038B, r24
	i2cData[3] = m_prescaler[ 1 ];
    640c:	80 91 94 03 	lds	r24, 0x0394
    6410:	80 93 8c 03 	sts	0x038C, r24
	i2cData[4] = m_pwm[ 1 ];
    6414:	80 91 73 02 	lds	r24, 0x0273
    6418:	80 93 8d 03 	sts	0x038D, r24
	i2cData[5] = m_ledstate;
    641c:	80 91 92 03 	lds	r24, 0x0392
    6420:	80 93 8e 03 	sts	0x038E, r24
	i2cDataDirection = i2cWrite;
    6424:	10 92 1d 07 	sts	0x071D, r1
	i2cDestination = PCA9533;
    6428:	86 ec       	ldi	r24, 0xC6	; 198
    642a:	90 e0       	ldi	r25, 0x00	; 0
    642c:	90 93 20 07 	sts	0x0720, r25
    6430:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    6434:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>
}
    6438:	08 95       	ret

0000643a <TUM_LKN_Sensorboard_greenBlink>:
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_greenBlink( uint8_t ctl ) 	{ setLedMode( 2, 0x02 | (ctl & 0x01) ); setLeds(); }
    643a:	68 2f       	mov	r22, r24
    643c:	61 70       	andi	r22, 0x01	; 1
    643e:	62 60       	ori	r22, 0x02	; 2
    6440:	82 e0       	ldi	r24, 0x02	; 2
    6442:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6446:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    644a:	08 95       	ret

0000644c <TUM_LKN_Sensorboard_greenToggle>:
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_greenToggle() 					{ setLedMode( 2, getLedMode( 2 ) ^ 0x01 ); setLeds(); }
    644c:	82 e0       	ldi	r24, 0x02	; 2
    644e:	0e 94 93 30 	call	0x6126	; 0x6126 <getLedMode>
    6452:	61 e0       	ldi	r22, 0x01	; 1
    6454:	68 27       	eor	r22, r24
    6456:	82 e0       	ldi	r24, 0x02	; 2
    6458:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    645c:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    6460:	08 95       	ret

00006462 <TUM_LKN_Sensorboard_greenOff>:
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_greenOff() 						{ setLedMode( 2, REG_LED_OFF ); setLeds(); }
    6462:	82 e0       	ldi	r24, 0x02	; 2
    6464:	60 e0       	ldi	r22, 0x00	; 0
    6466:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    646a:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    646e:	08 95       	ret

00006470 <TUM_LKN_Sensorboard_greenOn>:
void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_greenOn() 							{ setLedMode( 2, REG_LED_ON ); setLeds(); }
    6470:	82 e0       	ldi	r24, 0x02	; 2
    6472:	61 e0       	ldi	r22, 0x01	; 1
    6474:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6478:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    647c:	08 95       	ret

0000647e <TUM_LKN_Sensorboard_yellowBlink>:
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_yellowBlink( uint8_t ctl )	{ setLedMode( 1, 0x02 | (ctl & 0x01) ); setLeds(); }
    647e:	68 2f       	mov	r22, r24
    6480:	61 70       	andi	r22, 0x01	; 1
    6482:	62 60       	ori	r22, 0x02	; 2
    6484:	81 e0       	ldi	r24, 0x01	; 1
    6486:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    648a:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    648e:	08 95       	ret

00006490 <TUM_LKN_Sensorboard_yellowToggle>:
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_yellowToggle() 					{ setLedMode( 1, getLedMode( 1 ) ^ 0x01 ); setLeds(); }
    6490:	81 e0       	ldi	r24, 0x01	; 1
    6492:	0e 94 93 30 	call	0x6126	; 0x6126 <getLedMode>
    6496:	61 e0       	ldi	r22, 0x01	; 1
    6498:	68 27       	eor	r22, r24
    649a:	81 e0       	ldi	r24, 0x01	; 1
    649c:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64a0:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64a4:	08 95       	ret

000064a6 <TUM_LKN_Sensorboard_yellowOff>:
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_yellowOff() 						{ setLedMode( 1, REG_LED_OFF ); setLeds(); }
    64a6:	81 e0       	ldi	r24, 0x01	; 1
    64a8:	60 e0       	ldi	r22, 0x00	; 0
    64aa:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64ae:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64b2:	08 95       	ret

000064b4 <TUM_LKN_Sensorboard_yellowOn>:
void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_yellowOn() 						{ setLedMode( 1, REG_LED_ON ); setLeds(); }
    64b4:	81 e0       	ldi	r24, 0x01	; 1
    64b6:	61 e0       	ldi	r22, 0x01	; 1
    64b8:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64bc:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64c0:	08 95       	ret

000064c2 <TUM_LKN_Sensorboard_redBlink>:
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_redBlink( uint8_t ctl ) 		{ setLedMode( 0, 0x02 | (ctl & 0x01) ); setLeds(); }
    64c2:	68 2f       	mov	r22, r24
    64c4:	61 70       	andi	r22, 0x01	; 1
    64c6:	62 60       	ori	r22, 0x02	; 2
    64c8:	80 e0       	ldi	r24, 0x00	; 0
    64ca:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64ce:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64d2:	08 95       	ret

000064d4 <TUM_LKN_Sensorboard_redToggle>:
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_redToggle() 						{ setLedMode( 0, getLedMode( 0 ) ^ 0x01 ); setLeds(); }
    64d4:	80 e0       	ldi	r24, 0x00	; 0
    64d6:	0e 94 93 30 	call	0x6126	; 0x6126 <getLedMode>
    64da:	61 e0       	ldi	r22, 0x01	; 1
    64dc:	68 27       	eor	r22, r24
    64de:	80 e0       	ldi	r24, 0x00	; 0
    64e0:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64e4:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64e8:	08 95       	ret

000064ea <TUM_LKN_Sensorboard_redOff>:
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_redOff() 							{ setLedMode( 0, REG_LED_OFF ); setLeds(); }
    64ea:	80 e0       	ldi	r24, 0x00	; 0
    64ec:	60 e0       	ldi	r22, 0x00	; 0
    64ee:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    64f2:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    64f6:	08 95       	ret

000064f8 <TUM_LKN_Sensorboard_redOn>:
void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }

void TUM_LKN_Sensorboard_redOn() 							{ setLedMode( 0, REG_LED_ON ); setLeds(); }
    64f8:	80 e0       	ldi	r24, 0x00	; 0
    64fa:	61 e0       	ldi	r22, 0x01	; 1
    64fc:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6500:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    6504:	08 95       	ret

00006506 <TUM_LKN_Sensorboard_laserBlink>:


void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
void TUM_LKN_Sensorboard_laserBlink( uint8_t ctl ) 	{ setLedMode( 3, 0x02 | (ctl & 0x01) ); setLeds(); }
    6506:	68 2f       	mov	r22, r24
    6508:	61 70       	andi	r22, 0x01	; 1
    650a:	62 60       	ori	r22, 0x02	; 2
    650c:	83 e0       	ldi	r24, 0x03	; 3
    650e:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6512:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    6516:	08 95       	ret

00006518 <TUM_LKN_Sensorboard_laserToggle>:



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
void TUM_LKN_Sensorboard_laserToggle() 					{ setLedMode( 3, getLedMode( 3 ) ^ 0x01 ); setLeds(); }
    6518:	83 e0       	ldi	r24, 0x03	; 3
    651a:	0e 94 93 30 	call	0x6126	; 0x6126 <getLedMode>
    651e:	61 e0       	ldi	r22, 0x01	; 1
    6520:	68 27       	eor	r22, r24
    6522:	83 e0       	ldi	r24, 0x03	; 3
    6524:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6528:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    652c:	08 95       	ret

0000652e <TUM_LKN_Sensorboard_laserOff>:
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
void TUM_LKN_Sensorboard_laserOff() 						{ setLedMode( 3, REG_LED_OFF ); setLeds(); }
    652e:	83 e0       	ldi	r24, 0x03	; 3
    6530:	60 e0       	ldi	r22, 0x00	; 0
    6532:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6536:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    653a:	08 95       	ret

0000653c <TUM_LKN_Sensorboard_laserOn>:
	m_pwm[ 1 ] = pwmFrac2Hex( dutyCycle );
}



void TUM_LKN_Sensorboard_laserOn() 							{ setLedMode( 3, REG_LED_ON ); setLeds(); }
    653c:	83 e0       	ldi	r24, 0x03	; 3
    653e:	61 e0       	ldi	r22, 0x01	; 1
    6540:	0e 94 7b 30 	call	0x60f6	; 0x60f6 <setLedMode>
    6544:	0e 94 f8 31 	call	0x63f0	; 0x63f0 <setLeds>
    6548:	08 95       	ret

0000654a <readADC>:
}



void readADC( uint8_t channel )
{
    654a:	1f 93       	push	r17
    654c:	cf 93       	push	r28
    654e:	df 93       	push	r29
	//set the correct channel first
	channel &= 0x03;
    6550:	83 70       	andi	r24, 0x03	; 3
	m_channel = channel;
    6552:	80 93 1e 07 	sts	0x071E, r24
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    6556:	10 92 1d 07 	sts	0x071D, r1
	i2cDataLen = 1;
    655a:	11 e0       	ldi	r17, 0x01	; 1
    655c:	10 93 1c 07 	sts	0x071C, r17
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE | channel;
    6560:	80 64       	ori	r24, 0x40	; 64
    6562:	80 93 89 03 	sts	0x0389, r24
	i2cDestination = PCF8591;
    6566:	c0 e9       	ldi	r28, 0x90	; 144
    6568:	d0 e0       	ldi	r29, 0x00	; 0
    656a:	d0 93 20 07 	sts	0x0720, r29
    656e:	c0 93 1f 07 	sts	0x071F, r28

	i2cAction();
    6572:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>

	//and now read the analog input
	i2cDataDirection = i2cRead;	// read from the i2c bus
    6576:	10 93 1d 07 	sts	0x071D, r17
	i2cDataLen = 2;
    657a:	82 e0       	ldi	r24, 0x02	; 2
    657c:	80 93 1c 07 	sts	0x071C, r24
	i2cDestination = PCF8591;
    6580:	d0 93 20 07 	sts	0x0720, r29
    6584:	c0 93 1f 07 	sts	0x071F, r28

	i2cAction();
    6588:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>
}
    658c:	df 91       	pop	r29
    658e:	cf 91       	pop	r28
    6590:	1f 91       	pop	r17
    6592:	08 95       	ret

00006594 <TUM_LKN_Sensorboard_readChannel>:

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
    6594:	0e 94 a5 32 	call	0x654a	; 0x654a <readADC>
    6598:	08 95       	ret

0000659a <TUM_LKN_Sensorboard_readChannel3>:
unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
    659a:	83 e0       	ldi	r24, 0x03	; 3
    659c:	0e 94 a5 32 	call	0x654a	; 0x654a <readADC>
    65a0:	08 95       	ret

000065a2 <TUM_LKN_Sensorboard_readChannel2>:

unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
    65a2:	82 e0       	ldi	r24, 0x02	; 2
    65a4:	0e 94 a5 32 	call	0x654a	; 0x654a <readADC>
    65a8:	08 95       	ret

000065aa <TUM_LKN_Sensorboard_readChannel1>:


unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
    65aa:	81 e0       	ldi	r24, 0x01	; 1
    65ac:	0e 94 a5 32 	call	0x654a	; 0x654a <readADC>
    65b0:	08 95       	ret

000065b2 <TUM_LKN_Sensorboard_readPhotoVoltage>:



unsigned char TUM_LKN_Sensorboard_getCurrentStep() { return m_currentstep; }

void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
    65b2:	80 e0       	ldi	r24, 0x00	; 0
    65b4:	0e 94 a5 32 	call	0x654a	; 0x654a <readADC>
    65b8:	08 95       	ret

000065ba <writeDAC>:



void writeDAC( uint8_t value )
{
	i2cDataDirection = i2cWrite;		// write to the i2c bus
    65ba:	10 92 1d 07 	sts	0x071D, r1
	i2cDataLen = 2;
    65be:	92 e0       	ldi	r25, 0x02	; 2
    65c0:	90 93 1c 07 	sts	0x071C, r25
	i2cData[ 0 ] = REG_ADC_FOURSE | REG_ADC_AOUTENABLE;
    65c4:	90 e4       	ldi	r25, 0x40	; 64
    65c6:	90 93 89 03 	sts	0x0389, r25
	i2cData[ 1 ] = value;
    65ca:	80 93 8a 03 	sts	0x038A, r24
	i2cDestination = PCF8591;
    65ce:	80 e9       	ldi	r24, 0x90	; 144
    65d0:	90 e0       	ldi	r25, 0x00	; 0
    65d2:	90 93 20 07 	sts	0x0720, r25
    65d6:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    65da:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>
}
    65de:	08 95       	ret

000065e0 <TUM_LKN_Sensorboard_writeValue>:
void TUM_LKN_Sensorboard_readPhotoVoltage() { readADC( 0 ); }
void TUM_LKN_Sensorboard_readChannel1() { readADC( 1 ); }
void TUM_LKN_Sensorboard_readChannel2() { readADC( 2 ); }
void TUM_LKN_Sensorboard_readChannel3() { readADC( 3 ); }
void TUM_LKN_Sensorboard_readChannel( uint8_t ch ) { readADC( ch ); }
void TUM_LKN_Sensorboard_writeValue( double voltage ) { writeDAC( V2S( voltage ) ); }
    65e0:	0e 94 c0 30 	call	0x6180	; 0x6180 <V2S>
    65e4:	0e 94 dd 32 	call	0x65ba	; 0x65ba <writeDAC>
    65e8:	08 95       	ret

000065ea <readIOs>:



void readIOs()
{
	i2cDataDirection = i2cRead;
    65ea:	81 e0       	ldi	r24, 0x01	; 1
    65ec:	80 93 1d 07 	sts	0x071D, r24
	i2cDataLen = 1;
    65f0:	80 93 1c 07 	sts	0x071C, r24
	i2cDestination = PCF8574;
    65f4:	80 e4       	ldi	r24, 0x40	; 64
    65f6:	90 e0       	ldi	r25, 0x00	; 0
    65f8:	90 93 20 07 	sts	0x0720, r25
    65fc:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    6600:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>
}
    6604:	08 95       	ret

00006606 <writeIOs>:


//this is ok
void writeIOs( uint8_t data )
{
	i2cData[ 0 ] = m_lastxs = data;
    6606:	80 93 91 03 	sts	0x0391, r24
    660a:	80 93 89 03 	sts	0x0389, r24
	i2cDataLen = 1;
    660e:	81 e0       	ldi	r24, 0x01	; 1
    6610:	80 93 1c 07 	sts	0x071C, r24
	i2cDataDirection = i2cWrite;
    6614:	10 92 1d 07 	sts	0x071D, r1
	i2cDestination = PCF8574;
    6618:	80 e4       	ldi	r24, 0x40	; 64
    661a:	90 e0       	ldi	r25, 0x00	; 0
    661c:	90 93 20 07 	sts	0x0720, r25
    6620:	80 93 1f 07 	sts	0x071F, r24

	i2cAction();
    6624:	0e 94 e2 31 	call	0x63c4	; 0x63c4 <i2cAction>
}
    6628:	08 95       	ret

0000662a <TUM_LKN_Sensorboard_halfStepCW>:



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    662a:	80 91 88 03 	lds	r24, 0x0388
    662e:	e6 e6       	ldi	r30, 0x66	; 102
    6630:	f2 e0       	ldi	r31, 0x02	; 2
    6632:	e8 0f       	add	r30, r24
    6634:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6636:	80 91 91 03 	lds	r24, 0x0391
    663a:	8f 70       	andi	r24, 0x0F	; 15
    663c:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    663e:	89 2b       	or	r24, r25
    6640:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
	m_currentstep = (m_currentstep + 7) & 0x07;
    6644:	80 91 88 03 	lds	r24, 0x0388
    6648:	89 5f       	subi	r24, 0xF9	; 249
    664a:	87 70       	andi	r24, 0x07	; 7
    664c:	80 93 88 03 	sts	0x0388, r24
}
    6650:	08 95       	ret

00006652 <TUM_LKN_Sensorboard_halfStepCCW>:



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6652:	80 91 88 03 	lds	r24, 0x0388
    6656:	e6 e6       	ldi	r30, 0x66	; 102
    6658:	f2 e0       	ldi	r31, 0x02	; 2
    665a:	e8 0f       	add	r30, r24
    665c:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    665e:	80 91 91 03 	lds	r24, 0x0391
    6662:	8f 70       	andi	r24, 0x0F	; 15
    6664:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_halfStepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    6666:	89 2b       	or	r24, r25
    6668:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
	m_currentstep = (m_currentstep + 1) & 0x07;
    666c:	80 91 88 03 	lds	r24, 0x0388
    6670:	8f 5f       	subi	r24, 0xFF	; 255
    6672:	87 70       	andi	r24, 0x07	; 7
    6674:	80 93 88 03 	sts	0x0388, r24
}
    6678:	08 95       	ret

0000667a <TUM_LKN_Sensorboard_stepCW>:



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    667a:	80 91 88 03 	lds	r24, 0x0388
    667e:	e6 e6       	ldi	r30, 0x66	; 102
    6680:	f2 e0       	ldi	r31, 0x02	; 2
    6682:	e8 0f       	add	r30, r24
    6684:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    6686:	80 91 91 03 	lds	r24, 0x0391
    668a:	8f 70       	andi	r24, 0x0F	; 15
    668c:	90 81       	ld	r25, Z



void TUM_LKN_Sensorboard_stepCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    668e:	89 2b       	or	r24, r25
    6690:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
	m_currentstep = (m_currentstep + 6) & 0x06;
    6694:	80 91 88 03 	lds	r24, 0x0388
    6698:	8a 5f       	subi	r24, 0xFA	; 250
    669a:	86 70       	andi	r24, 0x06	; 6
    669c:	80 93 88 03 	sts	0x0388, r24
}
    66a0:	08 95       	ret

000066a2 <TUM_LKN_Sensorboard_stepCCW>:
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    66a2:	80 91 88 03 	lds	r24, 0x0388
    66a6:	e6 e6       	ldi	r30, 0x66	; 102
    66a8:	f2 e0       	ldi	r31, 0x02	; 2
    66aa:	e8 0f       	add	r30, r24
    66ac:	f1 1d       	adc	r31, r1
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66ae:	80 91 91 03 	lds	r24, 0x0391
    66b2:	8f 70       	andi	r24, 0x0F	; 15
    66b4:	90 81       	ld	r25, Z
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
}

void TUM_LKN_Sensorboard_stepCCW()
{
	writeIOs( setBits( m_lastxs, 0x0F, steps[ m_currentstep ] ) );
    66b6:	89 2b       	or	r24, r25
    66b8:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
	m_currentstep = (m_currentstep + 2) & 0x06;
    66bc:	80 91 88 03 	lds	r24, 0x0388
    66c0:	8e 5f       	subi	r24, 0xFE	; 254
    66c2:	86 70       	andi	r24, 0x06	; 6
    66c4:	80 93 88 03 	sts	0x0388, r24
}
    66c8:	08 95       	ret

000066ca <TUM_LKN_Sensorboard_StepperIdle>:
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66ca:	80 91 91 03 	lds	r24, 0x0391
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }


void TUM_LKN_Sensorboard_StepperIdle()
{
    writeIOs( setBits( m_lastxs, 0x0F, 0xF0 ) );
    66ce:	80 6f       	ori	r24, 0xF0	; 240
    66d0:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
}
    66d4:	08 95       	ret

000066d6 <TUM_LKN_Sensorboard_setBeeper>:
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    66d6:	90 91 91 03 	lds	r25, 0x0391
    66da:	88 23       	and	r24, r24
    66dc:	11 f4       	brne	.+4      	; 0x66e2 <TUM_LKN_Sensorboard_setBeeper+0xc>
    66de:	88 e0       	ldi	r24, 0x08	; 8
    66e0:	01 c0       	rjmp	.+2      	; 0x66e4 <TUM_LKN_Sensorboard_setBeeper+0xe>
    66e2:	80 e0       	ldi	r24, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    66e4:	97 7f       	andi	r25, 0xF7	; 247
// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
void TUM_LKN_Sensorboard_setBeeper( bool set ) 				{ writeIOs( setBits( m_lastxs, 0xF7, (set == FALSE) ? 0x08 : 0x00 ) ); }
    66e6:	89 2b       	or	r24, r25
    66e8:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
    66ec:	08 95       	ret

000066ee <TUM_LKN_Sensorboard_writeIO>:

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    66ee:	90 91 91 03 	lds	r25, 0x0391
    66f2:	21 e0       	ldi	r18, 0x01	; 1
    66f4:	30 e0       	ldi	r19, 0x00	; 0
    66f6:	02 c0       	rjmp	.+4      	; 0x66fc <TUM_LKN_Sensorboard_writeIO+0xe>
    66f8:	22 0f       	add	r18, r18
    66fa:	33 1f       	adc	r19, r19
    66fc:	8a 95       	dec	r24
    66fe:	e2 f7       	brpl	.-8      	; 0x66f8 <TUM_LKN_Sensorboard_writeIO+0xa>
    6700:	82 2f       	mov	r24, r18
    6702:	80 95       	com	r24
    6704:	66 23       	and	r22, r22
    6706:	09 f4       	brne	.+2      	; 0x670a <TUM_LKN_Sensorboard_writeIO+0x1c>
    6708:	20 e0       	ldi	r18, 0x00	; 0
// Conversion functions

double S2V( uint8_t s ) { return (m_vbatt * ((double)s)) / 256.; }
uint8_t V2S( double v ) { return (uint8_t) ( (v * 256.) / m_vbatt ); }

uint8_t setBits( uint8_t data, uint8_t mask, uint8_t bits ) { return( ( data & mask ) | bits ); }
    670a:	98 23       	and	r25, r24

// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
void TUM_LKN_Sensorboard_writeIO( uint8_t io, bool set ) { writeIOs( setBits( m_lastxs, ~(0x01 << io), (set == TRUE) ? (0x01 << io) : 0x00 ) ); }
    670c:	82 2f       	mov	r24, r18
    670e:	89 2b       	or	r24, r25
    6710:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
    6714:	08 95       	ret

00006716 <TUM_LKN_Sensorboard_writeIOs>:


// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
//TUM_LKN_Sensorboard_readIOs() 								{ readIOs(); }
void TUM_LKN_Sensorboard_writeIOs( uint8_t data ) 			{ writeIOs( data ); }
    6716:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
    671a:	08 95       	ret

0000671c <TUM_LKN_Sensorboard_init>:
}



// Convenience functions
void TUM_LKN_Sensorboard_init() 									{ writeIOs( 0xFF ); writeDAC( 0x00 ); }
    671c:	8f ef       	ldi	r24, 0xFF	; 255
    671e:	0e 94 03 33 	call	0x6606	; 0x6606 <writeIOs>
    6722:	80 e0       	ldi	r24, 0x00	; 0
    6724:	0e 94 dd 32 	call	0x65ba	; 0x65ba <writeDAC>
    6728:	08 95       	ret

0000672a <nrk_start_high_ready_task>:

.global nrk_start_high_ready_task 

nrk_start_high_ready_task:

	lds r26,nrk_high_ready_TCB		
    672a:	a0 91 e3 06 	lds	r26, 0x06E3
	lds r27,nrk_high_ready_TCB+1
    672e:	b0 91 e4 06 	lds	r27, 0x06E4

    	;x points to &OSTCB[x]
    
	ld r28,x+
    6732:	cd 91       	ld	r28, X+
	out __SP_L__, r28
    6734:	cd bf       	out	0x3d, r28	; 61
	ld r29,x+
    6736:	dd 91       	ld	r29, X+
	out __SP_H__, r29
    6738:	de bf       	out	0x3e, r29	; 62
  
	pop r31	
    673a:	ff 91       	pop	r31
	pop r30
    673c:	ef 91       	pop	r30
	pop r29
    673e:	df 91       	pop	r29
	pop r28
    6740:	cf 91       	pop	r28
	pop r27
    6742:	bf 91       	pop	r27
	pop r26
    6744:	af 91       	pop	r26
	pop r25
    6746:	9f 91       	pop	r25
	pop r24			
    6748:	8f 91       	pop	r24
	pop r23
    674a:	7f 91       	pop	r23
	pop r22
    674c:	6f 91       	pop	r22
	pop r21
    674e:	5f 91       	pop	r21
	pop r20	
    6750:	4f 91       	pop	r20
	pop r19
    6752:	3f 91       	pop	r19
	pop r18	
    6754:	2f 91       	pop	r18
	pop r17
    6756:	1f 91       	pop	r17
	pop r16
    6758:	0f 91       	pop	r16
	pop r15
    675a:	ff 90       	pop	r15
	pop r14
    675c:	ef 90       	pop	r14
	pop r13
    675e:	df 90       	pop	r13
	pop r12
    6760:	cf 90       	pop	r12
	pop r11
    6762:	bf 90       	pop	r11
	pop r10
    6764:	af 90       	pop	r10
	pop r9
    6766:	9f 90       	pop	r9
	pop r8
    6768:	8f 90       	pop	r8
	pop r7
    676a:	7f 90       	pop	r7
	pop r6
    676c:	6f 90       	pop	r6
	pop r5
    676e:	5f 90       	pop	r5
	pop r4
    6770:	4f 90       	pop	r4
	pop r3
    6772:	3f 90       	pop	r3
	pop r2
    6774:	2f 90       	pop	r2
	pop r1
    6776:	1f 90       	pop	r1
	pop r0
    6778:	0f 90       	pop	r0
	out __SREG__, r0
    677a:	0f be       	out	0x3f, r0	; 63
	pop r0	
    677c:	0f 90       	pop	r0
	   
    	reti 
    677e:	18 95       	reti

00006780 <__udivdi3>:
    6780:	a8 e3       	ldi	r26, 0x38	; 56
    6782:	b0 e0       	ldi	r27, 0x00	; 0
    6784:	e6 ec       	ldi	r30, 0xC6	; 198
    6786:	f3 e3       	ldi	r31, 0x33	; 51
    6788:	0c 94 91 41 	jmp	0x8322	; 0x8322 <__prologue_saves__>
    678c:	29 83       	std	Y+1, r18	; 0x01
    678e:	3a 83       	std	Y+2, r19	; 0x02
    6790:	4b 83       	std	Y+3, r20	; 0x03
    6792:	5c 83       	std	Y+4, r21	; 0x04
    6794:	6d 83       	std	Y+5, r22	; 0x05
    6796:	7e 83       	std	Y+6, r23	; 0x06
    6798:	8f 83       	std	Y+7, r24	; 0x07
    679a:	98 87       	std	Y+8, r25	; 0x08
    679c:	a9 86       	std	Y+9, r10	; 0x09
    679e:	ba 86       	std	Y+10, r11	; 0x0a
    67a0:	cb 86       	std	Y+11, r12	; 0x0b
    67a2:	dc 86       	std	Y+12, r13	; 0x0c
    67a4:	ed 86       	std	Y+13, r14	; 0x0d
    67a6:	fe 86       	std	Y+14, r15	; 0x0e
    67a8:	0f 87       	std	Y+15, r16	; 0x0f
    67aa:	18 8b       	std	Y+16, r17	; 0x10
    67ac:	e9 84       	ldd	r14, Y+9	; 0x09
    67ae:	fa 84       	ldd	r15, Y+10	; 0x0a
    67b0:	0b 85       	ldd	r16, Y+11	; 0x0b
    67b2:	1c 85       	ldd	r17, Y+12	; 0x0c
    67b4:	2d 85       	ldd	r18, Y+13	; 0x0d
    67b6:	3e 85       	ldd	r19, Y+14	; 0x0e
    67b8:	4f 85       	ldd	r20, Y+15	; 0x0f
    67ba:	58 89       	ldd	r21, Y+16	; 0x10
    67bc:	29 80       	ldd	r2, Y+1	; 0x01
    67be:	3a 80       	ldd	r3, Y+2	; 0x02
    67c0:	4b 80       	ldd	r4, Y+3	; 0x03
    67c2:	5c 80       	ldd	r5, Y+4	; 0x04
    67c4:	2d a2       	std	Y+37, r2	; 0x25
    67c6:	3e a2       	std	Y+38, r3	; 0x26
    67c8:	4f a2       	std	Y+39, r4	; 0x27
    67ca:	58 a6       	std	Y+40, r5	; 0x28
    67cc:	ad 80       	ldd	r10, Y+5	; 0x05
    67ce:	be 80       	ldd	r11, Y+6	; 0x06
    67d0:	cf 80       	ldd	r12, Y+7	; 0x07
    67d2:	d8 84       	ldd	r13, Y+8	; 0x08
    67d4:	21 15       	cp	r18, r1
    67d6:	31 05       	cpc	r19, r1
    67d8:	41 05       	cpc	r20, r1
    67da:	51 05       	cpc	r21, r1
    67dc:	09 f0       	breq	.+2      	; 0x67e0 <__udivdi3+0x60>
    67de:	be c3       	rjmp	.+1916   	; 0x6f5c <__udivdi3+0x7dc>
    67e0:	ae 14       	cp	r10, r14
    67e2:	bf 04       	cpc	r11, r15
    67e4:	c0 06       	cpc	r12, r16
    67e6:	d1 06       	cpc	r13, r17
    67e8:	08 f0       	brcs	.+2      	; 0x67ec <__udivdi3+0x6c>
    67ea:	4f c1       	rjmp	.+670    	; 0x6a8a <__udivdi3+0x30a>
    67ec:	20 e0       	ldi	r18, 0x00	; 0
    67ee:	e2 16       	cp	r14, r18
    67f0:	20 e0       	ldi	r18, 0x00	; 0
    67f2:	f2 06       	cpc	r15, r18
    67f4:	21 e0       	ldi	r18, 0x01	; 1
    67f6:	02 07       	cpc	r16, r18
    67f8:	20 e0       	ldi	r18, 0x00	; 0
    67fa:	12 07       	cpc	r17, r18
    67fc:	58 f4       	brcc	.+22     	; 0x6814 <__udivdi3+0x94>
    67fe:	3f ef       	ldi	r19, 0xFF	; 255
    6800:	e3 16       	cp	r14, r19
    6802:	f1 04       	cpc	r15, r1
    6804:	01 05       	cpc	r16, r1
    6806:	11 05       	cpc	r17, r1
    6808:	09 f0       	breq	.+2      	; 0x680c <__udivdi3+0x8c>
    680a:	90 f4       	brcc	.+36     	; 0x6830 <__udivdi3+0xb0>
    680c:	20 e0       	ldi	r18, 0x00	; 0
    680e:	30 e0       	ldi	r19, 0x00	; 0
    6810:	a9 01       	movw	r20, r18
    6812:	17 c0       	rjmp	.+46     	; 0x6842 <__udivdi3+0xc2>
    6814:	40 e0       	ldi	r20, 0x00	; 0
    6816:	e4 16       	cp	r14, r20
    6818:	40 e0       	ldi	r20, 0x00	; 0
    681a:	f4 06       	cpc	r15, r20
    681c:	40 e0       	ldi	r20, 0x00	; 0
    681e:	04 07       	cpc	r16, r20
    6820:	41 e0       	ldi	r20, 0x01	; 1
    6822:	14 07       	cpc	r17, r20
    6824:	50 f4       	brcc	.+20     	; 0x683a <__udivdi3+0xba>
    6826:	20 e1       	ldi	r18, 0x10	; 16
    6828:	30 e0       	ldi	r19, 0x00	; 0
    682a:	40 e0       	ldi	r20, 0x00	; 0
    682c:	50 e0       	ldi	r21, 0x00	; 0
    682e:	09 c0       	rjmp	.+18     	; 0x6842 <__udivdi3+0xc2>
    6830:	28 e0       	ldi	r18, 0x08	; 8
    6832:	30 e0       	ldi	r19, 0x00	; 0
    6834:	40 e0       	ldi	r20, 0x00	; 0
    6836:	50 e0       	ldi	r21, 0x00	; 0
    6838:	04 c0       	rjmp	.+8      	; 0x6842 <__udivdi3+0xc2>
    683a:	28 e1       	ldi	r18, 0x18	; 24
    683c:	30 e0       	ldi	r19, 0x00	; 0
    683e:	40 e0       	ldi	r20, 0x00	; 0
    6840:	50 e0       	ldi	r21, 0x00	; 0
    6842:	d8 01       	movw	r26, r16
    6844:	c7 01       	movw	r24, r14
    6846:	02 2e       	mov	r0, r18
    6848:	04 c0       	rjmp	.+8      	; 0x6852 <__udivdi3+0xd2>
    684a:	b6 95       	lsr	r27
    684c:	a7 95       	ror	r26
    684e:	97 95       	ror	r25
    6850:	87 95       	ror	r24
    6852:	0a 94       	dec	r0
    6854:	d2 f7       	brpl	.-12     	; 0x684a <__udivdi3+0xca>
    6856:	8c 58       	subi	r24, 0x8C	; 140
    6858:	9d 4f       	sbci	r25, 0xFD	; 253
    685a:	dc 01       	movw	r26, r24
    685c:	6c 91       	ld	r22, X
    685e:	80 e2       	ldi	r24, 0x20	; 32
    6860:	90 e0       	ldi	r25, 0x00	; 0
    6862:	a0 e0       	ldi	r26, 0x00	; 0
    6864:	b0 e0       	ldi	r27, 0x00	; 0
    6866:	82 1b       	sub	r24, r18
    6868:	93 0b       	sbc	r25, r19
    686a:	a4 0b       	sbc	r26, r20
    686c:	b5 0b       	sbc	r27, r21
    686e:	86 1b       	sub	r24, r22
    6870:	91 09       	sbc	r25, r1
    6872:	a1 09       	sbc	r26, r1
    6874:	b1 09       	sbc	r27, r1
    6876:	00 97       	sbiw	r24, 0x00	; 0
    6878:	a1 05       	cpc	r26, r1
    687a:	b1 05       	cpc	r27, r1
    687c:	a1 f1       	breq	.+104    	; 0x68e6 <__udivdi3+0x166>
    687e:	08 2e       	mov	r0, r24
    6880:	04 c0       	rjmp	.+8      	; 0x688a <__udivdi3+0x10a>
    6882:	ee 0c       	add	r14, r14
    6884:	ff 1c       	adc	r15, r15
    6886:	00 1f       	adc	r16, r16
    6888:	11 1f       	adc	r17, r17
    688a:	0a 94       	dec	r0
    688c:	d2 f7       	brpl	.-12     	; 0x6882 <__udivdi3+0x102>
    688e:	a6 01       	movw	r20, r12
    6890:	95 01       	movw	r18, r10
    6892:	08 2e       	mov	r0, r24
    6894:	04 c0       	rjmp	.+8      	; 0x689e <__udivdi3+0x11e>
    6896:	22 0f       	add	r18, r18
    6898:	33 1f       	adc	r19, r19
    689a:	44 1f       	adc	r20, r20
    689c:	55 1f       	adc	r21, r21
    689e:	0a 94       	dec	r0
    68a0:	d2 f7       	brpl	.-12     	; 0x6896 <__udivdi3+0x116>
    68a2:	60 e2       	ldi	r22, 0x20	; 32
    68a4:	70 e0       	ldi	r23, 0x00	; 0
    68a6:	68 1b       	sub	r22, r24
    68a8:	79 0b       	sbc	r23, r25
    68aa:	ad a0       	ldd	r10, Y+37	; 0x25
    68ac:	be a0       	ldd	r11, Y+38	; 0x26
    68ae:	cf a0       	ldd	r12, Y+39	; 0x27
    68b0:	d8 a4       	ldd	r13, Y+40	; 0x28
    68b2:	04 c0       	rjmp	.+8      	; 0x68bc <__udivdi3+0x13c>
    68b4:	d6 94       	lsr	r13
    68b6:	c7 94       	ror	r12
    68b8:	b7 94       	ror	r11
    68ba:	a7 94       	ror	r10
    68bc:	6a 95       	dec	r22
    68be:	d2 f7       	brpl	.-12     	; 0x68b4 <__udivdi3+0x134>
    68c0:	a2 2a       	or	r10, r18
    68c2:	b3 2a       	or	r11, r19
    68c4:	c4 2a       	or	r12, r20
    68c6:	d5 2a       	or	r13, r21
    68c8:	2d a0       	ldd	r2, Y+37	; 0x25
    68ca:	3e a0       	ldd	r3, Y+38	; 0x26
    68cc:	4f a0       	ldd	r4, Y+39	; 0x27
    68ce:	58 a4       	ldd	r5, Y+40	; 0x28
    68d0:	04 c0       	rjmp	.+8      	; 0x68da <__udivdi3+0x15a>
    68d2:	22 0c       	add	r2, r2
    68d4:	33 1c       	adc	r3, r3
    68d6:	44 1c       	adc	r4, r4
    68d8:	55 1c       	adc	r5, r5
    68da:	8a 95       	dec	r24
    68dc:	d2 f7       	brpl	.-12     	; 0x68d2 <__udivdi3+0x152>
    68de:	2d a2       	std	Y+37, r2	; 0x25
    68e0:	3e a2       	std	Y+38, r3	; 0x26
    68e2:	4f a2       	std	Y+39, r4	; 0x27
    68e4:	58 a6       	std	Y+40, r5	; 0x28
    68e6:	38 01       	movw	r6, r16
    68e8:	88 24       	eor	r8, r8
    68ea:	99 24       	eor	r9, r9
    68ec:	a8 01       	movw	r20, r16
    68ee:	97 01       	movw	r18, r14
    68f0:	40 70       	andi	r20, 0x00	; 0
    68f2:	50 70       	andi	r21, 0x00	; 0
    68f4:	2d 8f       	std	Y+29, r18	; 0x1d
    68f6:	3e 8f       	std	Y+30, r19	; 0x1e
    68f8:	4f 8f       	std	Y+31, r20	; 0x1f
    68fa:	58 a3       	std	Y+32, r21	; 0x20
    68fc:	c6 01       	movw	r24, r12
    68fe:	b5 01       	movw	r22, r10
    6900:	a4 01       	movw	r20, r8
    6902:	93 01       	movw	r18, r6
    6904:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6908:	22 2e       	mov	r2, r18
    690a:	53 2e       	mov	r5, r19
    690c:	44 2e       	mov	r4, r20
    690e:	35 2e       	mov	r3, r21
    6910:	69 a3       	std	Y+33, r22	; 0x21
    6912:	7a a3       	std	Y+34, r23	; 0x22
    6914:	8b a3       	std	Y+35, r24	; 0x23
    6916:	9c a3       	std	Y+36, r25	; 0x24
    6918:	c6 01       	movw	r24, r12
    691a:	b5 01       	movw	r22, r10
    691c:	a4 01       	movw	r20, r8
    691e:	93 01       	movw	r18, r6
    6920:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6924:	82 2d       	mov	r24, r2
    6926:	95 2d       	mov	r25, r5
    6928:	a4 2d       	mov	r26, r4
    692a:	b3 2d       	mov	r27, r3
    692c:	89 8f       	std	Y+25, r24	; 0x19
    692e:	9a 8f       	std	Y+26, r25	; 0x1a
    6930:	ab 8f       	std	Y+27, r26	; 0x1b
    6932:	bc 8f       	std	Y+28, r27	; 0x1c
    6934:	bc 01       	movw	r22, r24
    6936:	cd 01       	movw	r24, r26
    6938:	2d 8d       	ldd	r18, Y+29	; 0x1d
    693a:	3e 8d       	ldd	r19, Y+30	; 0x1e
    693c:	4f 8d       	ldd	r20, Y+31	; 0x1f
    693e:	58 a1       	ldd	r21, Y+32	; 0x20
    6940:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6944:	5b 01       	movw	r10, r22
    6946:	6c 01       	movw	r12, r24
    6948:	49 a1       	ldd	r20, Y+33	; 0x21
    694a:	5a a1       	ldd	r21, Y+34	; 0x22
    694c:	6b a1       	ldd	r22, Y+35	; 0x23
    694e:	7c a1       	ldd	r23, Y+36	; 0x24
    6950:	da 01       	movw	r26, r20
    6952:	99 27       	eor	r25, r25
    6954:	88 27       	eor	r24, r24
    6956:	2d a0       	ldd	r2, Y+37	; 0x25
    6958:	3e a0       	ldd	r3, Y+38	; 0x26
    695a:	4f a0       	ldd	r4, Y+39	; 0x27
    695c:	58 a4       	ldd	r5, Y+40	; 0x28
    695e:	92 01       	movw	r18, r4
    6960:	44 27       	eor	r20, r20
    6962:	55 27       	eor	r21, r21
    6964:	82 2b       	or	r24, r18
    6966:	93 2b       	or	r25, r19
    6968:	a4 2b       	or	r26, r20
    696a:	b5 2b       	or	r27, r21
    696c:	8a 15       	cp	r24, r10
    696e:	9b 05       	cpc	r25, r11
    6970:	ac 05       	cpc	r26, r12
    6972:	bd 05       	cpc	r27, r13
    6974:	30 f5       	brcc	.+76     	; 0x69c2 <__udivdi3+0x242>
    6976:	29 8d       	ldd	r18, Y+25	; 0x19
    6978:	3a 8d       	ldd	r19, Y+26	; 0x1a
    697a:	4b 8d       	ldd	r20, Y+27	; 0x1b
    697c:	5c 8d       	ldd	r21, Y+28	; 0x1c
    697e:	21 50       	subi	r18, 0x01	; 1
    6980:	30 40       	sbci	r19, 0x00	; 0
    6982:	40 40       	sbci	r20, 0x00	; 0
    6984:	50 40       	sbci	r21, 0x00	; 0
    6986:	29 8f       	std	Y+25, r18	; 0x19
    6988:	3a 8f       	std	Y+26, r19	; 0x1a
    698a:	4b 8f       	std	Y+27, r20	; 0x1b
    698c:	5c 8f       	std	Y+28, r21	; 0x1c
    698e:	8e 0d       	add	r24, r14
    6990:	9f 1d       	adc	r25, r15
    6992:	a0 1f       	adc	r26, r16
    6994:	b1 1f       	adc	r27, r17
    6996:	8e 15       	cp	r24, r14
    6998:	9f 05       	cpc	r25, r15
    699a:	a0 07       	cpc	r26, r16
    699c:	b1 07       	cpc	r27, r17
    699e:	88 f0       	brcs	.+34     	; 0x69c2 <__udivdi3+0x242>
    69a0:	8a 15       	cp	r24, r10
    69a2:	9b 05       	cpc	r25, r11
    69a4:	ac 05       	cpc	r26, r12
    69a6:	bd 05       	cpc	r27, r13
    69a8:	60 f4       	brcc	.+24     	; 0x69c2 <__udivdi3+0x242>
    69aa:	21 50       	subi	r18, 0x01	; 1
    69ac:	30 40       	sbci	r19, 0x00	; 0
    69ae:	40 40       	sbci	r20, 0x00	; 0
    69b0:	50 40       	sbci	r21, 0x00	; 0
    69b2:	29 8f       	std	Y+25, r18	; 0x19
    69b4:	3a 8f       	std	Y+26, r19	; 0x1a
    69b6:	4b 8f       	std	Y+27, r20	; 0x1b
    69b8:	5c 8f       	std	Y+28, r21	; 0x1c
    69ba:	8e 0d       	add	r24, r14
    69bc:	9f 1d       	adc	r25, r15
    69be:	a0 1f       	adc	r26, r16
    69c0:	b1 1f       	adc	r27, r17
    69c2:	ac 01       	movw	r20, r24
    69c4:	bd 01       	movw	r22, r26
    69c6:	4a 19       	sub	r20, r10
    69c8:	5b 09       	sbc	r21, r11
    69ca:	6c 09       	sbc	r22, r12
    69cc:	7d 09       	sbc	r23, r13
    69ce:	5a 01       	movw	r10, r20
    69d0:	6b 01       	movw	r12, r22
    69d2:	cb 01       	movw	r24, r22
    69d4:	ba 01       	movw	r22, r20
    69d6:	a4 01       	movw	r20, r8
    69d8:	93 01       	movw	r18, r6
    69da:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    69de:	22 2e       	mov	r2, r18
    69e0:	53 2e       	mov	r5, r19
    69e2:	44 2e       	mov	r4, r20
    69e4:	35 2e       	mov	r3, r21
    69e6:	69 a3       	std	Y+33, r22	; 0x21
    69e8:	7a a3       	std	Y+34, r23	; 0x22
    69ea:	8b a3       	std	Y+35, r24	; 0x23
    69ec:	9c a3       	std	Y+36, r25	; 0x24
    69ee:	c6 01       	movw	r24, r12
    69f0:	b5 01       	movw	r22, r10
    69f2:	a4 01       	movw	r20, r8
    69f4:	93 01       	movw	r18, r6
    69f6:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    69fa:	a2 2c       	mov	r10, r2
    69fc:	b5 2c       	mov	r11, r5
    69fe:	c4 2c       	mov	r12, r4
    6a00:	d3 2c       	mov	r13, r3
    6a02:	c6 01       	movw	r24, r12
    6a04:	b5 01       	movw	r22, r10
    6a06:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6a08:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6a0a:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6a0c:	58 a1       	ldd	r21, Y+32	; 0x20
    6a0e:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6a12:	3b 01       	movw	r6, r22
    6a14:	4c 01       	movw	r8, r24
    6a16:	69 a1       	ldd	r22, Y+33	; 0x21
    6a18:	7a a1       	ldd	r23, Y+34	; 0x22
    6a1a:	8b a1       	ldd	r24, Y+35	; 0x23
    6a1c:	9c a1       	ldd	r25, Y+36	; 0x24
    6a1e:	ab 01       	movw	r20, r22
    6a20:	33 27       	eor	r19, r19
    6a22:	22 27       	eor	r18, r18
    6a24:	8d a1       	ldd	r24, Y+37	; 0x25
    6a26:	9e a1       	ldd	r25, Y+38	; 0x26
    6a28:	af a1       	ldd	r26, Y+39	; 0x27
    6a2a:	b8 a5       	ldd	r27, Y+40	; 0x28
    6a2c:	a0 70       	andi	r26, 0x00	; 0
    6a2e:	b0 70       	andi	r27, 0x00	; 0
    6a30:	28 2b       	or	r18, r24
    6a32:	39 2b       	or	r19, r25
    6a34:	4a 2b       	or	r20, r26
    6a36:	5b 2b       	or	r21, r27
    6a38:	26 15       	cp	r18, r6
    6a3a:	37 05       	cpc	r19, r7
    6a3c:	48 05       	cpc	r20, r8
    6a3e:	59 05       	cpc	r21, r9
    6a40:	c0 f4       	brcc	.+48     	; 0x6a72 <__udivdi3+0x2f2>
    6a42:	08 94       	sec
    6a44:	a1 08       	sbc	r10, r1
    6a46:	b1 08       	sbc	r11, r1
    6a48:	c1 08       	sbc	r12, r1
    6a4a:	d1 08       	sbc	r13, r1
    6a4c:	2e 0d       	add	r18, r14
    6a4e:	3f 1d       	adc	r19, r15
    6a50:	40 1f       	adc	r20, r16
    6a52:	51 1f       	adc	r21, r17
    6a54:	2e 15       	cp	r18, r14
    6a56:	3f 05       	cpc	r19, r15
    6a58:	40 07       	cpc	r20, r16
    6a5a:	51 07       	cpc	r21, r17
    6a5c:	50 f0       	brcs	.+20     	; 0x6a72 <__udivdi3+0x2f2>
    6a5e:	26 15       	cp	r18, r6
    6a60:	37 05       	cpc	r19, r7
    6a62:	48 05       	cpc	r20, r8
    6a64:	59 05       	cpc	r21, r9
    6a66:	28 f4       	brcc	.+10     	; 0x6a72 <__udivdi3+0x2f2>
    6a68:	08 94       	sec
    6a6a:	a1 08       	sbc	r10, r1
    6a6c:	b1 08       	sbc	r11, r1
    6a6e:	c1 08       	sbc	r12, r1
    6a70:	d1 08       	sbc	r13, r1
    6a72:	89 8d       	ldd	r24, Y+25	; 0x19
    6a74:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6a76:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6a78:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6a7a:	8c 01       	movw	r16, r24
    6a7c:	ff 24       	eor	r15, r15
    6a7e:	ee 24       	eor	r14, r14
    6a80:	ea 28       	or	r14, r10
    6a82:	fb 28       	or	r15, r11
    6a84:	0c 29       	or	r16, r12
    6a86:	1d 29       	or	r17, r13
    6a88:	b3 c4       	rjmp	.+2406   	; 0x73f0 <__udivdi3+0xc70>
    6a8a:	e1 14       	cp	r14, r1
    6a8c:	f1 04       	cpc	r15, r1
    6a8e:	01 05       	cpc	r16, r1
    6a90:	11 05       	cpc	r17, r1
    6a92:	59 f4       	brne	.+22     	; 0x6aaa <__udivdi3+0x32a>
    6a94:	61 e0       	ldi	r22, 0x01	; 1
    6a96:	70 e0       	ldi	r23, 0x00	; 0
    6a98:	80 e0       	ldi	r24, 0x00	; 0
    6a9a:	90 e0       	ldi	r25, 0x00	; 0
    6a9c:	a8 01       	movw	r20, r16
    6a9e:	97 01       	movw	r18, r14
    6aa0:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6aa4:	79 01       	movw	r14, r18
    6aa6:	8a 01       	movw	r16, r20
    6aa8:	10 c0       	rjmp	.+32     	; 0x6aca <__udivdi3+0x34a>
    6aaa:	90 e0       	ldi	r25, 0x00	; 0
    6aac:	e9 16       	cp	r14, r25
    6aae:	90 e0       	ldi	r25, 0x00	; 0
    6ab0:	f9 06       	cpc	r15, r25
    6ab2:	91 e0       	ldi	r25, 0x01	; 1
    6ab4:	09 07       	cpc	r16, r25
    6ab6:	90 e0       	ldi	r25, 0x00	; 0
    6ab8:	19 07       	cpc	r17, r25
    6aba:	58 f4       	brcc	.+22     	; 0x6ad2 <__udivdi3+0x352>
    6abc:	af ef       	ldi	r26, 0xFF	; 255
    6abe:	ea 16       	cp	r14, r26
    6ac0:	f1 04       	cpc	r15, r1
    6ac2:	01 05       	cpc	r16, r1
    6ac4:	11 05       	cpc	r17, r1
    6ac6:	09 f0       	breq	.+2      	; 0x6aca <__udivdi3+0x34a>
    6ac8:	90 f4       	brcc	.+36     	; 0x6aee <__udivdi3+0x36e>
    6aca:	20 e0       	ldi	r18, 0x00	; 0
    6acc:	30 e0       	ldi	r19, 0x00	; 0
    6ace:	a9 01       	movw	r20, r18
    6ad0:	17 c0       	rjmp	.+46     	; 0x6b00 <__udivdi3+0x380>
    6ad2:	b0 e0       	ldi	r27, 0x00	; 0
    6ad4:	eb 16       	cp	r14, r27
    6ad6:	b0 e0       	ldi	r27, 0x00	; 0
    6ad8:	fb 06       	cpc	r15, r27
    6ada:	b0 e0       	ldi	r27, 0x00	; 0
    6adc:	0b 07       	cpc	r16, r27
    6ade:	b1 e0       	ldi	r27, 0x01	; 1
    6ae0:	1b 07       	cpc	r17, r27
    6ae2:	50 f4       	brcc	.+20     	; 0x6af8 <__udivdi3+0x378>
    6ae4:	20 e1       	ldi	r18, 0x10	; 16
    6ae6:	30 e0       	ldi	r19, 0x00	; 0
    6ae8:	40 e0       	ldi	r20, 0x00	; 0
    6aea:	50 e0       	ldi	r21, 0x00	; 0
    6aec:	09 c0       	rjmp	.+18     	; 0x6b00 <__udivdi3+0x380>
    6aee:	28 e0       	ldi	r18, 0x08	; 8
    6af0:	30 e0       	ldi	r19, 0x00	; 0
    6af2:	40 e0       	ldi	r20, 0x00	; 0
    6af4:	50 e0       	ldi	r21, 0x00	; 0
    6af6:	04 c0       	rjmp	.+8      	; 0x6b00 <__udivdi3+0x380>
    6af8:	28 e1       	ldi	r18, 0x18	; 24
    6afa:	30 e0       	ldi	r19, 0x00	; 0
    6afc:	40 e0       	ldi	r20, 0x00	; 0
    6afe:	50 e0       	ldi	r21, 0x00	; 0
    6b00:	d8 01       	movw	r26, r16
    6b02:	c7 01       	movw	r24, r14
    6b04:	02 2e       	mov	r0, r18
    6b06:	04 c0       	rjmp	.+8      	; 0x6b10 <__udivdi3+0x390>
    6b08:	b6 95       	lsr	r27
    6b0a:	a7 95       	ror	r26
    6b0c:	97 95       	ror	r25
    6b0e:	87 95       	ror	r24
    6b10:	0a 94       	dec	r0
    6b12:	d2 f7       	brpl	.-12     	; 0x6b08 <__udivdi3+0x388>
    6b14:	8c 58       	subi	r24, 0x8C	; 140
    6b16:	9d 4f       	sbci	r25, 0xFD	; 253
    6b18:	fc 01       	movw	r30, r24
    6b1a:	80 81       	ld	r24, Z
    6b1c:	28 0f       	add	r18, r24
    6b1e:	31 1d       	adc	r19, r1
    6b20:	41 1d       	adc	r20, r1
    6b22:	51 1d       	adc	r21, r1
    6b24:	80 e2       	ldi	r24, 0x20	; 32
    6b26:	90 e0       	ldi	r25, 0x00	; 0
    6b28:	a0 e0       	ldi	r26, 0x00	; 0
    6b2a:	b0 e0       	ldi	r27, 0x00	; 0
    6b2c:	82 1b       	sub	r24, r18
    6b2e:	93 0b       	sbc	r25, r19
    6b30:	a4 0b       	sbc	r26, r20
    6b32:	b5 0b       	sbc	r27, r21
    6b34:	61 f4       	brne	.+24     	; 0x6b4e <__udivdi3+0x3ce>
    6b36:	15 01       	movw	r2, r10
    6b38:	26 01       	movw	r4, r12
    6b3a:	2e 18       	sub	r2, r14
    6b3c:	3f 08       	sbc	r3, r15
    6b3e:	40 0a       	sbc	r4, r16
    6b40:	51 0a       	sbc	r5, r17
    6b42:	81 e0       	ldi	r24, 0x01	; 1
    6b44:	a8 2e       	mov	r10, r24
    6b46:	b1 2c       	mov	r11, r1
    6b48:	c1 2c       	mov	r12, r1
    6b4a:	d1 2c       	mov	r13, r1
    6b4c:	29 c1       	rjmp	.+594    	; 0x6da0 <__udivdi3+0x620>
    6b4e:	08 2e       	mov	r0, r24
    6b50:	04 c0       	rjmp	.+8      	; 0x6b5a <__udivdi3+0x3da>
    6b52:	ee 0c       	add	r14, r14
    6b54:	ff 1c       	adc	r15, r15
    6b56:	00 1f       	adc	r16, r16
    6b58:	11 1f       	adc	r17, r17
    6b5a:	0a 94       	dec	r0
    6b5c:	d2 f7       	brpl	.-12     	; 0x6b52 <__udivdi3+0x3d2>
    6b5e:	15 01       	movw	r2, r10
    6b60:	26 01       	movw	r4, r12
    6b62:	02 2e       	mov	r0, r18
    6b64:	04 c0       	rjmp	.+8      	; 0x6b6e <__udivdi3+0x3ee>
    6b66:	56 94       	lsr	r5
    6b68:	47 94       	ror	r4
    6b6a:	37 94       	ror	r3
    6b6c:	27 94       	ror	r2
    6b6e:	0a 94       	dec	r0
    6b70:	d2 f7       	brpl	.-12     	; 0x6b66 <__udivdi3+0x3e6>
    6b72:	29 8e       	std	Y+25, r2	; 0x19
    6b74:	3a 8e       	std	Y+26, r3	; 0x1a
    6b76:	4b 8e       	std	Y+27, r4	; 0x1b
    6b78:	5c 8e       	std	Y+28, r5	; 0x1c
    6b7a:	b6 01       	movw	r22, r12
    6b7c:	a5 01       	movw	r20, r10
    6b7e:	08 2e       	mov	r0, r24
    6b80:	04 c0       	rjmp	.+8      	; 0x6b8a <__udivdi3+0x40a>
    6b82:	44 0f       	add	r20, r20
    6b84:	55 1f       	adc	r21, r21
    6b86:	66 1f       	adc	r22, r22
    6b88:	77 1f       	adc	r23, r23
    6b8a:	0a 94       	dec	r0
    6b8c:	d2 f7       	brpl	.-12     	; 0x6b82 <__udivdi3+0x402>
    6b8e:	4d 8f       	std	Y+29, r20	; 0x1d
    6b90:	5e 8f       	std	Y+30, r21	; 0x1e
    6b92:	6f 8f       	std	Y+31, r22	; 0x1f
    6b94:	78 a3       	std	Y+32, r23	; 0x20
    6b96:	2d a0       	ldd	r2, Y+37	; 0x25
    6b98:	3e a0       	ldd	r3, Y+38	; 0x26
    6b9a:	4f a0       	ldd	r4, Y+39	; 0x27
    6b9c:	58 a4       	ldd	r5, Y+40	; 0x28
    6b9e:	04 c0       	rjmp	.+8      	; 0x6ba8 <__udivdi3+0x428>
    6ba0:	56 94       	lsr	r5
    6ba2:	47 94       	ror	r4
    6ba4:	37 94       	ror	r3
    6ba6:	27 94       	ror	r2
    6ba8:	2a 95       	dec	r18
    6baa:	d2 f7       	brpl	.-12     	; 0x6ba0 <__udivdi3+0x420>
    6bac:	ad 8c       	ldd	r10, Y+29	; 0x1d
    6bae:	be 8c       	ldd	r11, Y+30	; 0x1e
    6bb0:	cf 8c       	ldd	r12, Y+31	; 0x1f
    6bb2:	d8 a0       	ldd	r13, Y+32	; 0x20
    6bb4:	a2 28       	or	r10, r2
    6bb6:	b3 28       	or	r11, r3
    6bb8:	c4 28       	or	r12, r4
    6bba:	d5 28       	or	r13, r5
    6bbc:	ad 8e       	std	Y+29, r10	; 0x1d
    6bbe:	be 8e       	std	Y+30, r11	; 0x1e
    6bc0:	cf 8e       	std	Y+31, r12	; 0x1f
    6bc2:	d8 a2       	std	Y+32, r13	; 0x20
    6bc4:	2d a1       	ldd	r18, Y+37	; 0x25
    6bc6:	3e a1       	ldd	r19, Y+38	; 0x26
    6bc8:	4f a1       	ldd	r20, Y+39	; 0x27
    6bca:	58 a5       	ldd	r21, Y+40	; 0x28
    6bcc:	04 c0       	rjmp	.+8      	; 0x6bd6 <__udivdi3+0x456>
    6bce:	22 0f       	add	r18, r18
    6bd0:	33 1f       	adc	r19, r19
    6bd2:	44 1f       	adc	r20, r20
    6bd4:	55 1f       	adc	r21, r21
    6bd6:	8a 95       	dec	r24
    6bd8:	d2 f7       	brpl	.-12     	; 0x6bce <__udivdi3+0x44e>
    6bda:	2d a3       	std	Y+37, r18	; 0x25
    6bdc:	3e a3       	std	Y+38, r19	; 0x26
    6bde:	4f a3       	std	Y+39, r20	; 0x27
    6be0:	58 a7       	std	Y+40, r21	; 0x28
    6be2:	38 01       	movw	r6, r16
    6be4:	88 24       	eor	r8, r8
    6be6:	99 24       	eor	r9, r9
    6be8:	b8 01       	movw	r22, r16
    6bea:	a7 01       	movw	r20, r14
    6bec:	60 70       	andi	r22, 0x00	; 0
    6bee:	70 70       	andi	r23, 0x00	; 0
    6bf0:	49 a3       	std	Y+33, r20	; 0x21
    6bf2:	5a a3       	std	Y+34, r21	; 0x22
    6bf4:	6b a3       	std	Y+35, r22	; 0x23
    6bf6:	7c a3       	std	Y+36, r23	; 0x24
    6bf8:	69 8d       	ldd	r22, Y+25	; 0x19
    6bfa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6bfc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6bfe:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6c00:	a4 01       	movw	r20, r8
    6c02:	93 01       	movw	r18, r6
    6c04:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6c08:	22 2e       	mov	r2, r18
    6c0a:	53 2e       	mov	r5, r19
    6c0c:	44 2e       	mov	r4, r20
    6c0e:	35 2e       	mov	r3, r21
    6c10:	69 a7       	std	Y+41, r22	; 0x29
    6c12:	7a a7       	std	Y+42, r23	; 0x2a
    6c14:	8b a7       	std	Y+43, r24	; 0x2b
    6c16:	9c a7       	std	Y+44, r25	; 0x2c
    6c18:	69 8d       	ldd	r22, Y+25	; 0x19
    6c1a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    6c1c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6c1e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    6c20:	a4 01       	movw	r20, r8
    6c22:	93 01       	movw	r18, r6
    6c24:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6c28:	a2 2c       	mov	r10, r2
    6c2a:	b5 2c       	mov	r11, r5
    6c2c:	c4 2c       	mov	r12, r4
    6c2e:	d3 2c       	mov	r13, r3
    6c30:	a9 8e       	std	Y+25, r10	; 0x19
    6c32:	ba 8e       	std	Y+26, r11	; 0x1a
    6c34:	cb 8e       	std	Y+27, r12	; 0x1b
    6c36:	dc 8e       	std	Y+28, r13	; 0x1c
    6c38:	c6 01       	movw	r24, r12
    6c3a:	b5 01       	movw	r22, r10
    6c3c:	29 a1       	ldd	r18, Y+33	; 0x21
    6c3e:	3a a1       	ldd	r19, Y+34	; 0x22
    6c40:	4b a1       	ldd	r20, Y+35	; 0x23
    6c42:	5c a1       	ldd	r21, Y+36	; 0x24
    6c44:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6c48:	5b 01       	movw	r10, r22
    6c4a:	6c 01       	movw	r12, r24
    6c4c:	29 a4       	ldd	r2, Y+41	; 0x29
    6c4e:	3a a4       	ldd	r3, Y+42	; 0x2a
    6c50:	4b a4       	ldd	r4, Y+43	; 0x2b
    6c52:	5c a4       	ldd	r5, Y+44	; 0x2c
    6c54:	d1 01       	movw	r26, r2
    6c56:	99 27       	eor	r25, r25
    6c58:	88 27       	eor	r24, r24
    6c5a:	2d 8c       	ldd	r2, Y+29	; 0x1d
    6c5c:	3e 8c       	ldd	r3, Y+30	; 0x1e
    6c5e:	4f 8c       	ldd	r4, Y+31	; 0x1f
    6c60:	58 a0       	ldd	r5, Y+32	; 0x20
    6c62:	92 01       	movw	r18, r4
    6c64:	44 27       	eor	r20, r20
    6c66:	55 27       	eor	r21, r21
    6c68:	82 2b       	or	r24, r18
    6c6a:	93 2b       	or	r25, r19
    6c6c:	a4 2b       	or	r26, r20
    6c6e:	b5 2b       	or	r27, r21
    6c70:	8a 15       	cp	r24, r10
    6c72:	9b 05       	cpc	r25, r11
    6c74:	ac 05       	cpc	r26, r12
    6c76:	bd 05       	cpc	r27, r13
    6c78:	30 f5       	brcc	.+76     	; 0x6cc6 <__udivdi3+0x546>
    6c7a:	29 8d       	ldd	r18, Y+25	; 0x19
    6c7c:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6c7e:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6c80:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6c82:	21 50       	subi	r18, 0x01	; 1
    6c84:	30 40       	sbci	r19, 0x00	; 0
    6c86:	40 40       	sbci	r20, 0x00	; 0
    6c88:	50 40       	sbci	r21, 0x00	; 0
    6c8a:	29 8f       	std	Y+25, r18	; 0x19
    6c8c:	3a 8f       	std	Y+26, r19	; 0x1a
    6c8e:	4b 8f       	std	Y+27, r20	; 0x1b
    6c90:	5c 8f       	std	Y+28, r21	; 0x1c
    6c92:	8e 0d       	add	r24, r14
    6c94:	9f 1d       	adc	r25, r15
    6c96:	a0 1f       	adc	r26, r16
    6c98:	b1 1f       	adc	r27, r17
    6c9a:	8e 15       	cp	r24, r14
    6c9c:	9f 05       	cpc	r25, r15
    6c9e:	a0 07       	cpc	r26, r16
    6ca0:	b1 07       	cpc	r27, r17
    6ca2:	88 f0       	brcs	.+34     	; 0x6cc6 <__udivdi3+0x546>
    6ca4:	8a 15       	cp	r24, r10
    6ca6:	9b 05       	cpc	r25, r11
    6ca8:	ac 05       	cpc	r26, r12
    6caa:	bd 05       	cpc	r27, r13
    6cac:	60 f4       	brcc	.+24     	; 0x6cc6 <__udivdi3+0x546>
    6cae:	21 50       	subi	r18, 0x01	; 1
    6cb0:	30 40       	sbci	r19, 0x00	; 0
    6cb2:	40 40       	sbci	r20, 0x00	; 0
    6cb4:	50 40       	sbci	r21, 0x00	; 0
    6cb6:	29 8f       	std	Y+25, r18	; 0x19
    6cb8:	3a 8f       	std	Y+26, r19	; 0x1a
    6cba:	4b 8f       	std	Y+27, r20	; 0x1b
    6cbc:	5c 8f       	std	Y+28, r21	; 0x1c
    6cbe:	8e 0d       	add	r24, r14
    6cc0:	9f 1d       	adc	r25, r15
    6cc2:	a0 1f       	adc	r26, r16
    6cc4:	b1 1f       	adc	r27, r17
    6cc6:	ac 01       	movw	r20, r24
    6cc8:	bd 01       	movw	r22, r26
    6cca:	4a 19       	sub	r20, r10
    6ccc:	5b 09       	sbc	r21, r11
    6cce:	6c 09       	sbc	r22, r12
    6cd0:	7d 09       	sbc	r23, r13
    6cd2:	5a 01       	movw	r10, r20
    6cd4:	6b 01       	movw	r12, r22
    6cd6:	cb 01       	movw	r24, r22
    6cd8:	ba 01       	movw	r22, r20
    6cda:	a4 01       	movw	r20, r8
    6cdc:	93 01       	movw	r18, r6
    6cde:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6ce2:	22 2e       	mov	r2, r18
    6ce4:	53 2e       	mov	r5, r19
    6ce6:	44 2e       	mov	r4, r20
    6ce8:	35 2e       	mov	r3, r21
    6cea:	69 a7       	std	Y+41, r22	; 0x29
    6cec:	7a a7       	std	Y+42, r23	; 0x2a
    6cee:	8b a7       	std	Y+43, r24	; 0x2b
    6cf0:	9c a7       	std	Y+44, r25	; 0x2c
    6cf2:	c6 01       	movw	r24, r12
    6cf4:	b5 01       	movw	r22, r10
    6cf6:	a4 01       	movw	r20, r8
    6cf8:	93 01       	movw	r18, r6
    6cfa:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6cfe:	62 2c       	mov	r6, r2
    6d00:	75 2c       	mov	r7, r5
    6d02:	84 2c       	mov	r8, r4
    6d04:	93 2c       	mov	r9, r3
    6d06:	c4 01       	movw	r24, r8
    6d08:	b3 01       	movw	r22, r6
    6d0a:	29 a1       	ldd	r18, Y+33	; 0x21
    6d0c:	3a a1       	ldd	r19, Y+34	; 0x22
    6d0e:	4b a1       	ldd	r20, Y+35	; 0x23
    6d10:	5c a1       	ldd	r21, Y+36	; 0x24
    6d12:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6d16:	9b 01       	movw	r18, r22
    6d18:	ac 01       	movw	r20, r24
    6d1a:	69 a5       	ldd	r22, Y+41	; 0x29
    6d1c:	7a a5       	ldd	r23, Y+42	; 0x2a
    6d1e:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d20:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d22:	6b 01       	movw	r12, r22
    6d24:	bb 24       	eor	r11, r11
    6d26:	aa 24       	eor	r10, r10
    6d28:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6d2a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    6d2c:	af 8d       	ldd	r26, Y+31	; 0x1f
    6d2e:	b8 a1       	ldd	r27, Y+32	; 0x20
    6d30:	a0 70       	andi	r26, 0x00	; 0
    6d32:	b0 70       	andi	r27, 0x00	; 0
    6d34:	a8 2a       	or	r10, r24
    6d36:	b9 2a       	or	r11, r25
    6d38:	ca 2a       	or	r12, r26
    6d3a:	db 2a       	or	r13, r27
    6d3c:	a2 16       	cp	r10, r18
    6d3e:	b3 06       	cpc	r11, r19
    6d40:	c4 06       	cpc	r12, r20
    6d42:	d5 06       	cpc	r13, r21
    6d44:	e0 f4       	brcc	.+56     	; 0x6d7e <__udivdi3+0x5fe>
    6d46:	08 94       	sec
    6d48:	61 08       	sbc	r6, r1
    6d4a:	71 08       	sbc	r7, r1
    6d4c:	81 08       	sbc	r8, r1
    6d4e:	91 08       	sbc	r9, r1
    6d50:	ae 0c       	add	r10, r14
    6d52:	bf 1c       	adc	r11, r15
    6d54:	c0 1e       	adc	r12, r16
    6d56:	d1 1e       	adc	r13, r17
    6d58:	ae 14       	cp	r10, r14
    6d5a:	bf 04       	cpc	r11, r15
    6d5c:	c0 06       	cpc	r12, r16
    6d5e:	d1 06       	cpc	r13, r17
    6d60:	70 f0       	brcs	.+28     	; 0x6d7e <__udivdi3+0x5fe>
    6d62:	a2 16       	cp	r10, r18
    6d64:	b3 06       	cpc	r11, r19
    6d66:	c4 06       	cpc	r12, r20
    6d68:	d5 06       	cpc	r13, r21
    6d6a:	48 f4       	brcc	.+18     	; 0x6d7e <__udivdi3+0x5fe>
    6d6c:	08 94       	sec
    6d6e:	61 08       	sbc	r6, r1
    6d70:	71 08       	sbc	r7, r1
    6d72:	81 08       	sbc	r8, r1
    6d74:	91 08       	sbc	r9, r1
    6d76:	ae 0c       	add	r10, r14
    6d78:	bf 1c       	adc	r11, r15
    6d7a:	c0 1e       	adc	r12, r16
    6d7c:	d1 1e       	adc	r13, r17
    6d7e:	15 01       	movw	r2, r10
    6d80:	26 01       	movw	r4, r12
    6d82:	22 1a       	sub	r2, r18
    6d84:	33 0a       	sbc	r3, r19
    6d86:	44 0a       	sbc	r4, r20
    6d88:	55 0a       	sbc	r5, r21
    6d8a:	89 8d       	ldd	r24, Y+25	; 0x19
    6d8c:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6d8e:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6d90:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6d92:	6c 01       	movw	r12, r24
    6d94:	bb 24       	eor	r11, r11
    6d96:	aa 24       	eor	r10, r10
    6d98:	a6 28       	or	r10, r6
    6d9a:	b7 28       	or	r11, r7
    6d9c:	c8 28       	or	r12, r8
    6d9e:	d9 28       	or	r13, r9
    6da0:	98 01       	movw	r18, r16
    6da2:	44 27       	eor	r20, r20
    6da4:	55 27       	eor	r21, r21
    6da6:	2d 8f       	std	Y+29, r18	; 0x1d
    6da8:	3e 8f       	std	Y+30, r19	; 0x1e
    6daa:	4f 8f       	std	Y+31, r20	; 0x1f
    6dac:	58 a3       	std	Y+32, r21	; 0x20
    6dae:	b8 01       	movw	r22, r16
    6db0:	a7 01       	movw	r20, r14
    6db2:	60 70       	andi	r22, 0x00	; 0
    6db4:	70 70       	andi	r23, 0x00	; 0
    6db6:	49 a3       	std	Y+33, r20	; 0x21
    6db8:	5a a3       	std	Y+34, r21	; 0x22
    6dba:	6b a3       	std	Y+35, r22	; 0x23
    6dbc:	7c a3       	std	Y+36, r23	; 0x24
    6dbe:	c2 01       	movw	r24, r4
    6dc0:	b1 01       	movw	r22, r2
    6dc2:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6dc4:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6dc6:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6dc8:	58 a1       	ldd	r21, Y+32	; 0x20
    6dca:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6dce:	62 2e       	mov	r6, r18
    6dd0:	93 2e       	mov	r9, r19
    6dd2:	84 2e       	mov	r8, r20
    6dd4:	75 2e       	mov	r7, r21
    6dd6:	69 a7       	std	Y+41, r22	; 0x29
    6dd8:	7a a7       	std	Y+42, r23	; 0x2a
    6dda:	8b a7       	std	Y+43, r24	; 0x2b
    6ddc:	9c a7       	std	Y+44, r25	; 0x2c
    6dde:	c2 01       	movw	r24, r4
    6de0:	b1 01       	movw	r22, r2
    6de2:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6de4:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6de6:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6de8:	58 a1       	ldd	r21, Y+32	; 0x20
    6dea:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6dee:	86 2d       	mov	r24, r6
    6df0:	99 2d       	mov	r25, r9
    6df2:	a8 2d       	mov	r26, r8
    6df4:	b7 2d       	mov	r27, r7
    6df6:	89 8f       	std	Y+25, r24	; 0x19
    6df8:	9a 8f       	std	Y+26, r25	; 0x1a
    6dfa:	ab 8f       	std	Y+27, r26	; 0x1b
    6dfc:	bc 8f       	std	Y+28, r27	; 0x1c
    6dfe:	bc 01       	movw	r22, r24
    6e00:	cd 01       	movw	r24, r26
    6e02:	29 a1       	ldd	r18, Y+33	; 0x21
    6e04:	3a a1       	ldd	r19, Y+34	; 0x22
    6e06:	4b a1       	ldd	r20, Y+35	; 0x23
    6e08:	5c a1       	ldd	r21, Y+36	; 0x24
    6e0a:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6e0e:	3b 01       	movw	r6, r22
    6e10:	4c 01       	movw	r8, r24
    6e12:	29 a4       	ldd	r2, Y+41	; 0x29
    6e14:	3a a4       	ldd	r3, Y+42	; 0x2a
    6e16:	4b a4       	ldd	r4, Y+43	; 0x2b
    6e18:	5c a4       	ldd	r5, Y+44	; 0x2c
    6e1a:	d1 01       	movw	r26, r2
    6e1c:	99 27       	eor	r25, r25
    6e1e:	88 27       	eor	r24, r24
    6e20:	2d a0       	ldd	r2, Y+37	; 0x25
    6e22:	3e a0       	ldd	r3, Y+38	; 0x26
    6e24:	4f a0       	ldd	r4, Y+39	; 0x27
    6e26:	58 a4       	ldd	r5, Y+40	; 0x28
    6e28:	92 01       	movw	r18, r4
    6e2a:	44 27       	eor	r20, r20
    6e2c:	55 27       	eor	r21, r21
    6e2e:	82 2b       	or	r24, r18
    6e30:	93 2b       	or	r25, r19
    6e32:	a4 2b       	or	r26, r20
    6e34:	b5 2b       	or	r27, r21
    6e36:	86 15       	cp	r24, r6
    6e38:	97 05       	cpc	r25, r7
    6e3a:	a8 05       	cpc	r26, r8
    6e3c:	b9 05       	cpc	r27, r9
    6e3e:	30 f5       	brcc	.+76     	; 0x6e8c <__udivdi3+0x70c>
    6e40:	29 8d       	ldd	r18, Y+25	; 0x19
    6e42:	3a 8d       	ldd	r19, Y+26	; 0x1a
    6e44:	4b 8d       	ldd	r20, Y+27	; 0x1b
    6e46:	5c 8d       	ldd	r21, Y+28	; 0x1c
    6e48:	21 50       	subi	r18, 0x01	; 1
    6e4a:	30 40       	sbci	r19, 0x00	; 0
    6e4c:	40 40       	sbci	r20, 0x00	; 0
    6e4e:	50 40       	sbci	r21, 0x00	; 0
    6e50:	29 8f       	std	Y+25, r18	; 0x19
    6e52:	3a 8f       	std	Y+26, r19	; 0x1a
    6e54:	4b 8f       	std	Y+27, r20	; 0x1b
    6e56:	5c 8f       	std	Y+28, r21	; 0x1c
    6e58:	8e 0d       	add	r24, r14
    6e5a:	9f 1d       	adc	r25, r15
    6e5c:	a0 1f       	adc	r26, r16
    6e5e:	b1 1f       	adc	r27, r17
    6e60:	8e 15       	cp	r24, r14
    6e62:	9f 05       	cpc	r25, r15
    6e64:	a0 07       	cpc	r26, r16
    6e66:	b1 07       	cpc	r27, r17
    6e68:	88 f0       	brcs	.+34     	; 0x6e8c <__udivdi3+0x70c>
    6e6a:	86 15       	cp	r24, r6
    6e6c:	97 05       	cpc	r25, r7
    6e6e:	a8 05       	cpc	r26, r8
    6e70:	b9 05       	cpc	r27, r9
    6e72:	60 f4       	brcc	.+24     	; 0x6e8c <__udivdi3+0x70c>
    6e74:	21 50       	subi	r18, 0x01	; 1
    6e76:	30 40       	sbci	r19, 0x00	; 0
    6e78:	40 40       	sbci	r20, 0x00	; 0
    6e7a:	50 40       	sbci	r21, 0x00	; 0
    6e7c:	29 8f       	std	Y+25, r18	; 0x19
    6e7e:	3a 8f       	std	Y+26, r19	; 0x1a
    6e80:	4b 8f       	std	Y+27, r20	; 0x1b
    6e82:	5c 8f       	std	Y+28, r21	; 0x1c
    6e84:	8e 0d       	add	r24, r14
    6e86:	9f 1d       	adc	r25, r15
    6e88:	a0 1f       	adc	r26, r16
    6e8a:	b1 1f       	adc	r27, r17
    6e8c:	ac 01       	movw	r20, r24
    6e8e:	bd 01       	movw	r22, r26
    6e90:	46 19       	sub	r20, r6
    6e92:	57 09       	sbc	r21, r7
    6e94:	68 09       	sbc	r22, r8
    6e96:	79 09       	sbc	r23, r9
    6e98:	3a 01       	movw	r6, r20
    6e9a:	4b 01       	movw	r8, r22
    6e9c:	cb 01       	movw	r24, r22
    6e9e:	ba 01       	movw	r22, r20
    6ea0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6ea2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6ea4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6ea6:	58 a1       	ldd	r21, Y+32	; 0x20
    6ea8:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6eac:	52 2e       	mov	r5, r18
    6eae:	43 2e       	mov	r4, r19
    6eb0:	34 2e       	mov	r3, r20
    6eb2:	25 2e       	mov	r2, r21
    6eb4:	69 a7       	std	Y+41, r22	; 0x29
    6eb6:	7a a7       	std	Y+42, r23	; 0x2a
    6eb8:	8b a7       	std	Y+43, r24	; 0x2b
    6eba:	9c a7       	std	Y+44, r25	; 0x2c
    6ebc:	c4 01       	movw	r24, r8
    6ebe:	b3 01       	movw	r22, r6
    6ec0:	2d 8d       	ldd	r18, Y+29	; 0x1d
    6ec2:	3e 8d       	ldd	r19, Y+30	; 0x1e
    6ec4:	4f 8d       	ldd	r20, Y+31	; 0x1f
    6ec6:	58 a1       	ldd	r21, Y+32	; 0x20
    6ec8:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    6ecc:	65 2c       	mov	r6, r5
    6ece:	74 2c       	mov	r7, r4
    6ed0:	83 2c       	mov	r8, r3
    6ed2:	92 2c       	mov	r9, r2
    6ed4:	c4 01       	movw	r24, r8
    6ed6:	b3 01       	movw	r22, r6
    6ed8:	29 a1       	ldd	r18, Y+33	; 0x21
    6eda:	3a a1       	ldd	r19, Y+34	; 0x22
    6edc:	4b a1       	ldd	r20, Y+35	; 0x23
    6ede:	5c a1       	ldd	r21, Y+36	; 0x24
    6ee0:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    6ee4:	1b 01       	movw	r2, r22
    6ee6:	2c 01       	movw	r4, r24
    6ee8:	69 a5       	ldd	r22, Y+41	; 0x29
    6eea:	7a a5       	ldd	r23, Y+42	; 0x2a
    6eec:	8b a5       	ldd	r24, Y+43	; 0x2b
    6eee:	9c a5       	ldd	r25, Y+44	; 0x2c
    6ef0:	ab 01       	movw	r20, r22
    6ef2:	33 27       	eor	r19, r19
    6ef4:	22 27       	eor	r18, r18
    6ef6:	8d a1       	ldd	r24, Y+37	; 0x25
    6ef8:	9e a1       	ldd	r25, Y+38	; 0x26
    6efa:	af a1       	ldd	r26, Y+39	; 0x27
    6efc:	b8 a5       	ldd	r27, Y+40	; 0x28
    6efe:	a0 70       	andi	r26, 0x00	; 0
    6f00:	b0 70       	andi	r27, 0x00	; 0
    6f02:	28 2b       	or	r18, r24
    6f04:	39 2b       	or	r19, r25
    6f06:	4a 2b       	or	r20, r26
    6f08:	5b 2b       	or	r21, r27
    6f0a:	22 15       	cp	r18, r2
    6f0c:	33 05       	cpc	r19, r3
    6f0e:	44 05       	cpc	r20, r4
    6f10:	55 05       	cpc	r21, r5
    6f12:	c0 f4       	brcc	.+48     	; 0x6f44 <__udivdi3+0x7c4>
    6f14:	08 94       	sec
    6f16:	61 08       	sbc	r6, r1
    6f18:	71 08       	sbc	r7, r1
    6f1a:	81 08       	sbc	r8, r1
    6f1c:	91 08       	sbc	r9, r1
    6f1e:	2e 0d       	add	r18, r14
    6f20:	3f 1d       	adc	r19, r15
    6f22:	40 1f       	adc	r20, r16
    6f24:	51 1f       	adc	r21, r17
    6f26:	2e 15       	cp	r18, r14
    6f28:	3f 05       	cpc	r19, r15
    6f2a:	40 07       	cpc	r20, r16
    6f2c:	51 07       	cpc	r21, r17
    6f2e:	50 f0       	brcs	.+20     	; 0x6f44 <__udivdi3+0x7c4>
    6f30:	22 15       	cp	r18, r2
    6f32:	33 05       	cpc	r19, r3
    6f34:	44 05       	cpc	r20, r4
    6f36:	55 05       	cpc	r21, r5
    6f38:	28 f4       	brcc	.+10     	; 0x6f44 <__udivdi3+0x7c4>
    6f3a:	08 94       	sec
    6f3c:	61 08       	sbc	r6, r1
    6f3e:	71 08       	sbc	r7, r1
    6f40:	81 08       	sbc	r8, r1
    6f42:	91 08       	sbc	r9, r1
    6f44:	89 8d       	ldd	r24, Y+25	; 0x19
    6f46:	9a 8d       	ldd	r25, Y+26	; 0x1a
    6f48:	ab 8d       	ldd	r26, Y+27	; 0x1b
    6f4a:	bc 8d       	ldd	r27, Y+28	; 0x1c
    6f4c:	8c 01       	movw	r16, r24
    6f4e:	ff 24       	eor	r15, r15
    6f50:	ee 24       	eor	r14, r14
    6f52:	e6 28       	or	r14, r6
    6f54:	f7 28       	or	r15, r7
    6f56:	08 29       	or	r16, r8
    6f58:	19 29       	or	r17, r9
    6f5a:	4d c2       	rjmp	.+1178   	; 0x73f6 <__udivdi3+0xc76>
    6f5c:	a2 16       	cp	r10, r18
    6f5e:	b3 06       	cpc	r11, r19
    6f60:	c4 06       	cpc	r12, r20
    6f62:	d5 06       	cpc	r13, r21
    6f64:	08 f4       	brcc	.+2      	; 0x6f68 <__udivdi3+0x7e8>
    6f66:	34 c2       	rjmp	.+1128   	; 0x73d0 <__udivdi3+0xc50>
    6f68:	20 30       	cpi	r18, 0x00	; 0
    6f6a:	90 e0       	ldi	r25, 0x00	; 0
    6f6c:	39 07       	cpc	r19, r25
    6f6e:	91 e0       	ldi	r25, 0x01	; 1
    6f70:	49 07       	cpc	r20, r25
    6f72:	90 e0       	ldi	r25, 0x00	; 0
    6f74:	59 07       	cpc	r21, r25
    6f76:	50 f4       	brcc	.+20     	; 0x6f8c <__udivdi3+0x80c>
    6f78:	2f 3f       	cpi	r18, 0xFF	; 255
    6f7a:	31 05       	cpc	r19, r1
    6f7c:	41 05       	cpc	r20, r1
    6f7e:	51 05       	cpc	r21, r1
    6f80:	09 f0       	breq	.+2      	; 0x6f84 <__udivdi3+0x804>
    6f82:	90 f4       	brcc	.+36     	; 0x6fa8 <__udivdi3+0x828>
    6f84:	66 24       	eor	r6, r6
    6f86:	77 24       	eor	r7, r7
    6f88:	43 01       	movw	r8, r6
    6f8a:	19 c0       	rjmp	.+50     	; 0x6fbe <__udivdi3+0x83e>
    6f8c:	20 30       	cpi	r18, 0x00	; 0
    6f8e:	a0 e0       	ldi	r26, 0x00	; 0
    6f90:	3a 07       	cpc	r19, r26
    6f92:	a0 e0       	ldi	r26, 0x00	; 0
    6f94:	4a 07       	cpc	r20, r26
    6f96:	a1 e0       	ldi	r26, 0x01	; 1
    6f98:	5a 07       	cpc	r21, r26
    6f9a:	60 f4       	brcc	.+24     	; 0x6fb4 <__udivdi3+0x834>
    6f9c:	90 e1       	ldi	r25, 0x10	; 16
    6f9e:	69 2e       	mov	r6, r25
    6fa0:	71 2c       	mov	r7, r1
    6fa2:	81 2c       	mov	r8, r1
    6fa4:	91 2c       	mov	r9, r1
    6fa6:	0b c0       	rjmp	.+22     	; 0x6fbe <__udivdi3+0x83e>
    6fa8:	88 e0       	ldi	r24, 0x08	; 8
    6faa:	68 2e       	mov	r6, r24
    6fac:	71 2c       	mov	r7, r1
    6fae:	81 2c       	mov	r8, r1
    6fb0:	91 2c       	mov	r9, r1
    6fb2:	05 c0       	rjmp	.+10     	; 0x6fbe <__udivdi3+0x83e>
    6fb4:	b8 e1       	ldi	r27, 0x18	; 24
    6fb6:	6b 2e       	mov	r6, r27
    6fb8:	71 2c       	mov	r7, r1
    6fba:	81 2c       	mov	r8, r1
    6fbc:	91 2c       	mov	r9, r1
    6fbe:	da 01       	movw	r26, r20
    6fc0:	c9 01       	movw	r24, r18
    6fc2:	06 2c       	mov	r0, r6
    6fc4:	04 c0       	rjmp	.+8      	; 0x6fce <__udivdi3+0x84e>
    6fc6:	b6 95       	lsr	r27
    6fc8:	a7 95       	ror	r26
    6fca:	97 95       	ror	r25
    6fcc:	87 95       	ror	r24
    6fce:	0a 94       	dec	r0
    6fd0:	d2 f7       	brpl	.-12     	; 0x6fc6 <__udivdi3+0x846>
    6fd2:	8c 58       	subi	r24, 0x8C	; 140
    6fd4:	9d 4f       	sbci	r25, 0xFD	; 253
    6fd6:	fc 01       	movw	r30, r24
    6fd8:	80 81       	ld	r24, Z
    6fda:	68 0e       	add	r6, r24
    6fdc:	71 1c       	adc	r7, r1
    6fde:	81 1c       	adc	r8, r1
    6fe0:	91 1c       	adc	r9, r1
    6fe2:	80 e2       	ldi	r24, 0x20	; 32
    6fe4:	90 e0       	ldi	r25, 0x00	; 0
    6fe6:	a0 e0       	ldi	r26, 0x00	; 0
    6fe8:	b0 e0       	ldi	r27, 0x00	; 0
    6fea:	86 19       	sub	r24, r6
    6fec:	97 09       	sbc	r25, r7
    6fee:	a8 09       	sbc	r26, r8
    6ff0:	b9 09       	sbc	r27, r9
    6ff2:	89 f4       	brne	.+34     	; 0x7016 <__udivdi3+0x896>
    6ff4:	2a 15       	cp	r18, r10
    6ff6:	3b 05       	cpc	r19, r11
    6ff8:	4c 05       	cpc	r20, r12
    6ffa:	5d 05       	cpc	r21, r13
    6ffc:	08 f4       	brcc	.+2      	; 0x7000 <__udivdi3+0x880>
    6ffe:	ef c1       	rjmp	.+990    	; 0x73de <__udivdi3+0xc5e>
    7000:	2d a0       	ldd	r2, Y+37	; 0x25
    7002:	3e a0       	ldd	r3, Y+38	; 0x26
    7004:	4f a0       	ldd	r4, Y+39	; 0x27
    7006:	58 a4       	ldd	r5, Y+40	; 0x28
    7008:	2e 14       	cp	r2, r14
    700a:	3f 04       	cpc	r3, r15
    700c:	40 06       	cpc	r4, r16
    700e:	51 06       	cpc	r5, r17
    7010:	08 f0       	brcs	.+2      	; 0x7014 <__udivdi3+0x894>
    7012:	e5 c1       	rjmp	.+970    	; 0x73de <__udivdi3+0xc5e>
    7014:	dd c1       	rjmp	.+954    	; 0x73d0 <__udivdi3+0xc50>
    7016:	89 a7       	std	Y+41, r24	; 0x29
    7018:	19 01       	movw	r2, r18
    701a:	2a 01       	movw	r4, r20
    701c:	04 c0       	rjmp	.+8      	; 0x7026 <__udivdi3+0x8a6>
    701e:	22 0c       	add	r2, r2
    7020:	33 1c       	adc	r3, r3
    7022:	44 1c       	adc	r4, r4
    7024:	55 1c       	adc	r5, r5
    7026:	8a 95       	dec	r24
    7028:	d2 f7       	brpl	.-12     	; 0x701e <__udivdi3+0x89e>
    702a:	d8 01       	movw	r26, r16
    702c:	c7 01       	movw	r24, r14
    702e:	06 2c       	mov	r0, r6
    7030:	04 c0       	rjmp	.+8      	; 0x703a <__udivdi3+0x8ba>
    7032:	b6 95       	lsr	r27
    7034:	a7 95       	ror	r26
    7036:	97 95       	ror	r25
    7038:	87 95       	ror	r24
    703a:	0a 94       	dec	r0
    703c:	d2 f7       	brpl	.-12     	; 0x7032 <__udivdi3+0x8b2>
    703e:	28 2a       	or	r2, r24
    7040:	39 2a       	or	r3, r25
    7042:	4a 2a       	or	r4, r26
    7044:	5b 2a       	or	r5, r27
    7046:	a8 01       	movw	r20, r16
    7048:	97 01       	movw	r18, r14
    704a:	09 a4       	ldd	r0, Y+41	; 0x29
    704c:	04 c0       	rjmp	.+8      	; 0x7056 <__udivdi3+0x8d6>
    704e:	22 0f       	add	r18, r18
    7050:	33 1f       	adc	r19, r19
    7052:	44 1f       	adc	r20, r20
    7054:	55 1f       	adc	r21, r21
    7056:	0a 94       	dec	r0
    7058:	d2 f7       	brpl	.-12     	; 0x704e <__udivdi3+0x8ce>
    705a:	29 ab       	std	Y+49, r18	; 0x31
    705c:	3a ab       	std	Y+50, r19	; 0x32
    705e:	4b ab       	std	Y+51, r20	; 0x33
    7060:	5c ab       	std	Y+52, r21	; 0x34
    7062:	86 01       	movw	r16, r12
    7064:	75 01       	movw	r14, r10
    7066:	06 2c       	mov	r0, r6
    7068:	04 c0       	rjmp	.+8      	; 0x7072 <__udivdi3+0x8f2>
    706a:	16 95       	lsr	r17
    706c:	07 95       	ror	r16
    706e:	f7 94       	ror	r15
    7070:	e7 94       	ror	r14
    7072:	0a 94       	dec	r0
    7074:	d2 f7       	brpl	.-12     	; 0x706a <__udivdi3+0x8ea>
    7076:	b6 01       	movw	r22, r12
    7078:	a5 01       	movw	r20, r10
    707a:	09 a4       	ldd	r0, Y+41	; 0x29
    707c:	04 c0       	rjmp	.+8      	; 0x7086 <__udivdi3+0x906>
    707e:	44 0f       	add	r20, r20
    7080:	55 1f       	adc	r21, r21
    7082:	66 1f       	adc	r22, r22
    7084:	77 1f       	adc	r23, r23
    7086:	0a 94       	dec	r0
    7088:	d2 f7       	brpl	.-12     	; 0x707e <__udivdi3+0x8fe>
    708a:	4d 8f       	std	Y+29, r20	; 0x1d
    708c:	5e 8f       	std	Y+30, r21	; 0x1e
    708e:	6f 8f       	std	Y+31, r22	; 0x1f
    7090:	78 a3       	std	Y+32, r23	; 0x20
    7092:	6d a1       	ldd	r22, Y+37	; 0x25
    7094:	7e a1       	ldd	r23, Y+38	; 0x26
    7096:	8f a1       	ldd	r24, Y+39	; 0x27
    7098:	98 a5       	ldd	r25, Y+40	; 0x28
    709a:	04 c0       	rjmp	.+8      	; 0x70a4 <__udivdi3+0x924>
    709c:	96 95       	lsr	r25
    709e:	87 95       	ror	r24
    70a0:	77 95       	ror	r23
    70a2:	67 95       	ror	r22
    70a4:	6a 94       	dec	r6
    70a6:	d2 f7       	brpl	.-12     	; 0x709c <__udivdi3+0x91c>
    70a8:	3b 01       	movw	r6, r22
    70aa:	4c 01       	movw	r8, r24
    70ac:	8d 8d       	ldd	r24, Y+29	; 0x1d
    70ae:	9e 8d       	ldd	r25, Y+30	; 0x1e
    70b0:	af 8d       	ldd	r26, Y+31	; 0x1f
    70b2:	b8 a1       	ldd	r27, Y+32	; 0x20
    70b4:	86 29       	or	r24, r6
    70b6:	97 29       	or	r25, r7
    70b8:	a8 29       	or	r26, r8
    70ba:	b9 29       	or	r27, r9
    70bc:	8d 8f       	std	Y+29, r24	; 0x1d
    70be:	9e 8f       	std	Y+30, r25	; 0x1e
    70c0:	af 8f       	std	Y+31, r26	; 0x1f
    70c2:	b8 a3       	std	Y+32, r27	; 0x20
    70c4:	52 01       	movw	r10, r4
    70c6:	cc 24       	eor	r12, r12
    70c8:	dd 24       	eor	r13, r13
    70ca:	a9 a2       	std	Y+33, r10	; 0x21
    70cc:	ba a2       	std	Y+34, r11	; 0x22
    70ce:	cb a2       	std	Y+35, r12	; 0x23
    70d0:	dc a2       	std	Y+36, r13	; 0x24
    70d2:	a2 01       	movw	r20, r4
    70d4:	91 01       	movw	r18, r2
    70d6:	40 70       	andi	r20, 0x00	; 0
    70d8:	50 70       	andi	r21, 0x00	; 0
    70da:	2d ab       	std	Y+53, r18	; 0x35
    70dc:	3e ab       	std	Y+54, r19	; 0x36
    70de:	4f ab       	std	Y+55, r20	; 0x37
    70e0:	58 af       	std	Y+56, r21	; 0x38
    70e2:	c8 01       	movw	r24, r16
    70e4:	b7 01       	movw	r22, r14
    70e6:	a6 01       	movw	r20, r12
    70e8:	95 01       	movw	r18, r10
    70ea:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    70ee:	62 2e       	mov	r6, r18
    70f0:	a3 2e       	mov	r10, r19
    70f2:	d4 2e       	mov	r13, r20
    70f4:	c5 2e       	mov	r12, r21
    70f6:	6d a7       	std	Y+45, r22	; 0x2d
    70f8:	7e a7       	std	Y+46, r23	; 0x2e
    70fa:	8f a7       	std	Y+47, r24	; 0x2f
    70fc:	98 ab       	std	Y+48, r25	; 0x30
    70fe:	c8 01       	movw	r24, r16
    7100:	b7 01       	movw	r22, r14
    7102:	29 a1       	ldd	r18, Y+33	; 0x21
    7104:	3a a1       	ldd	r19, Y+34	; 0x22
    7106:	4b a1       	ldd	r20, Y+35	; 0x23
    7108:	5c a1       	ldd	r21, Y+36	; 0x24
    710a:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    710e:	e6 2c       	mov	r14, r6
    7110:	fa 2c       	mov	r15, r10
    7112:	0d 2d       	mov	r16, r13
    7114:	1c 2d       	mov	r17, r12
    7116:	e9 8e       	std	Y+25, r14	; 0x19
    7118:	fa 8e       	std	Y+26, r15	; 0x1a
    711a:	0b 8f       	std	Y+27, r16	; 0x1b
    711c:	1c 8f       	std	Y+28, r17	; 0x1c
    711e:	c8 01       	movw	r24, r16
    7120:	b7 01       	movw	r22, r14
    7122:	2d a9       	ldd	r18, Y+53	; 0x35
    7124:	3e a9       	ldd	r19, Y+54	; 0x36
    7126:	4f a9       	ldd	r20, Y+55	; 0x37
    7128:	58 ad       	ldd	r21, Y+56	; 0x38
    712a:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    712e:	ad a4       	ldd	r10, Y+45	; 0x2d
    7130:	be a4       	ldd	r11, Y+46	; 0x2e
    7132:	cf a4       	ldd	r12, Y+47	; 0x2f
    7134:	d8 a8       	ldd	r13, Y+48	; 0x30
    7136:	85 01       	movw	r16, r10
    7138:	ff 24       	eor	r15, r15
    713a:	ee 24       	eor	r14, r14
    713c:	ad 8c       	ldd	r10, Y+29	; 0x1d
    713e:	be 8c       	ldd	r11, Y+30	; 0x1e
    7140:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7142:	d8 a0       	ldd	r13, Y+32	; 0x20
    7144:	96 01       	movw	r18, r12
    7146:	44 27       	eor	r20, r20
    7148:	55 27       	eor	r21, r21
    714a:	e2 2a       	or	r14, r18
    714c:	f3 2a       	or	r15, r19
    714e:	04 2b       	or	r16, r20
    7150:	15 2b       	or	r17, r21
    7152:	e6 16       	cp	r14, r22
    7154:	f7 06       	cpc	r15, r23
    7156:	08 07       	cpc	r16, r24
    7158:	19 07       	cpc	r17, r25
    715a:	30 f5       	brcc	.+76     	; 0x71a8 <__udivdi3+0xa28>
    715c:	29 8d       	ldd	r18, Y+25	; 0x19
    715e:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7160:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7162:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7164:	21 50       	subi	r18, 0x01	; 1
    7166:	30 40       	sbci	r19, 0x00	; 0
    7168:	40 40       	sbci	r20, 0x00	; 0
    716a:	50 40       	sbci	r21, 0x00	; 0
    716c:	29 8f       	std	Y+25, r18	; 0x19
    716e:	3a 8f       	std	Y+26, r19	; 0x1a
    7170:	4b 8f       	std	Y+27, r20	; 0x1b
    7172:	5c 8f       	std	Y+28, r21	; 0x1c
    7174:	e2 0c       	add	r14, r2
    7176:	f3 1c       	adc	r15, r3
    7178:	04 1d       	adc	r16, r4
    717a:	15 1d       	adc	r17, r5
    717c:	e2 14       	cp	r14, r2
    717e:	f3 04       	cpc	r15, r3
    7180:	04 05       	cpc	r16, r4
    7182:	15 05       	cpc	r17, r5
    7184:	88 f0       	brcs	.+34     	; 0x71a8 <__udivdi3+0xa28>
    7186:	e6 16       	cp	r14, r22
    7188:	f7 06       	cpc	r15, r23
    718a:	08 07       	cpc	r16, r24
    718c:	19 07       	cpc	r17, r25
    718e:	60 f4       	brcc	.+24     	; 0x71a8 <__udivdi3+0xa28>
    7190:	21 50       	subi	r18, 0x01	; 1
    7192:	30 40       	sbci	r19, 0x00	; 0
    7194:	40 40       	sbci	r20, 0x00	; 0
    7196:	50 40       	sbci	r21, 0x00	; 0
    7198:	29 8f       	std	Y+25, r18	; 0x19
    719a:	3a 8f       	std	Y+26, r19	; 0x1a
    719c:	4b 8f       	std	Y+27, r20	; 0x1b
    719e:	5c 8f       	std	Y+28, r21	; 0x1c
    71a0:	e2 0c       	add	r14, r2
    71a2:	f3 1c       	adc	r15, r3
    71a4:	04 1d       	adc	r16, r4
    71a6:	15 1d       	adc	r17, r5
    71a8:	e6 1a       	sub	r14, r22
    71aa:	f7 0a       	sbc	r15, r23
    71ac:	08 0b       	sbc	r16, r24
    71ae:	19 0b       	sbc	r17, r25
    71b0:	c8 01       	movw	r24, r16
    71b2:	b7 01       	movw	r22, r14
    71b4:	29 a1       	ldd	r18, Y+33	; 0x21
    71b6:	3a a1       	ldd	r19, Y+34	; 0x22
    71b8:	4b a1       	ldd	r20, Y+35	; 0x23
    71ba:	5c a1       	ldd	r21, Y+36	; 0x24
    71bc:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    71c0:	a2 2e       	mov	r10, r18
    71c2:	d3 2e       	mov	r13, r19
    71c4:	c4 2e       	mov	r12, r20
    71c6:	b5 2e       	mov	r11, r21
    71c8:	6d a7       	std	Y+45, r22	; 0x2d
    71ca:	7e a7       	std	Y+46, r23	; 0x2e
    71cc:	8f a7       	std	Y+47, r24	; 0x2f
    71ce:	98 ab       	std	Y+48, r25	; 0x30
    71d0:	c8 01       	movw	r24, r16
    71d2:	b7 01       	movw	r22, r14
    71d4:	29 a1       	ldd	r18, Y+33	; 0x21
    71d6:	3a a1       	ldd	r19, Y+34	; 0x22
    71d8:	4b a1       	ldd	r20, Y+35	; 0x23
    71da:	5c a1       	ldd	r21, Y+36	; 0x24
    71dc:	0e 94 6f 41 	call	0x82de	; 0x82de <__udivmodsi4>
    71e0:	6a 2c       	mov	r6, r10
    71e2:	7d 2c       	mov	r7, r13
    71e4:	8c 2c       	mov	r8, r12
    71e6:	9b 2c       	mov	r9, r11
    71e8:	c4 01       	movw	r24, r8
    71ea:	b3 01       	movw	r22, r6
    71ec:	2d a9       	ldd	r18, Y+53	; 0x35
    71ee:	3e a9       	ldd	r19, Y+54	; 0x36
    71f0:	4f a9       	ldd	r20, Y+55	; 0x37
    71f2:	58 ad       	ldd	r21, Y+56	; 0x38
    71f4:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    71f8:	9b 01       	movw	r18, r22
    71fa:	ac 01       	movw	r20, r24
    71fc:	ad a4       	ldd	r10, Y+45	; 0x2d
    71fe:	be a4       	ldd	r11, Y+46	; 0x2e
    7200:	cf a4       	ldd	r12, Y+47	; 0x2f
    7202:	d8 a8       	ldd	r13, Y+48	; 0x30
    7204:	d5 01       	movw	r26, r10
    7206:	99 27       	eor	r25, r25
    7208:	88 27       	eor	r24, r24
    720a:	ad 8c       	ldd	r10, Y+29	; 0x1d
    720c:	be 8c       	ldd	r11, Y+30	; 0x1e
    720e:	cf 8c       	ldd	r12, Y+31	; 0x1f
    7210:	d8 a0       	ldd	r13, Y+32	; 0x20
    7212:	6f ef       	ldi	r22, 0xFF	; 255
    7214:	e6 2e       	mov	r14, r22
    7216:	6f ef       	ldi	r22, 0xFF	; 255
    7218:	f6 2e       	mov	r15, r22
    721a:	01 2d       	mov	r16, r1
    721c:	11 2d       	mov	r17, r1
    721e:	ae 20       	and	r10, r14
    7220:	bf 20       	and	r11, r15
    7222:	c0 22       	and	r12, r16
    7224:	d1 22       	and	r13, r17
    7226:	8a 29       	or	r24, r10
    7228:	9b 29       	or	r25, r11
    722a:	ac 29       	or	r26, r12
    722c:	bd 29       	or	r27, r13
    722e:	82 17       	cp	r24, r18
    7230:	93 07       	cpc	r25, r19
    7232:	a4 07       	cpc	r26, r20
    7234:	b5 07       	cpc	r27, r21
    7236:	e0 f4       	brcc	.+56     	; 0x7270 <__udivdi3+0xaf0>
    7238:	08 94       	sec
    723a:	61 08       	sbc	r6, r1
    723c:	71 08       	sbc	r7, r1
    723e:	81 08       	sbc	r8, r1
    7240:	91 08       	sbc	r9, r1
    7242:	82 0d       	add	r24, r2
    7244:	93 1d       	adc	r25, r3
    7246:	a4 1d       	adc	r26, r4
    7248:	b5 1d       	adc	r27, r5
    724a:	82 15       	cp	r24, r2
    724c:	93 05       	cpc	r25, r3
    724e:	a4 05       	cpc	r26, r4
    7250:	b5 05       	cpc	r27, r5
    7252:	70 f0       	brcs	.+28     	; 0x7270 <__udivdi3+0xaf0>
    7254:	82 17       	cp	r24, r18
    7256:	93 07       	cpc	r25, r19
    7258:	a4 07       	cpc	r26, r20
    725a:	b5 07       	cpc	r27, r21
    725c:	48 f4       	brcc	.+18     	; 0x7270 <__udivdi3+0xaf0>
    725e:	08 94       	sec
    7260:	61 08       	sbc	r6, r1
    7262:	71 08       	sbc	r7, r1
    7264:	81 08       	sbc	r8, r1
    7266:	91 08       	sbc	r9, r1
    7268:	82 0d       	add	r24, r2
    726a:	93 1d       	adc	r25, r3
    726c:	a4 1d       	adc	r26, r4
    726e:	b5 1d       	adc	r27, r5
    7270:	1c 01       	movw	r2, r24
    7272:	2d 01       	movw	r4, r26
    7274:	22 1a       	sub	r2, r18
    7276:	33 0a       	sbc	r3, r19
    7278:	44 0a       	sbc	r4, r20
    727a:	55 0a       	sbc	r5, r21
    727c:	2d 8e       	std	Y+29, r2	; 0x1d
    727e:	3e 8e       	std	Y+30, r3	; 0x1e
    7280:	4f 8e       	std	Y+31, r4	; 0x1f
    7282:	58 a2       	std	Y+32, r5	; 0x20
    7284:	a9 8c       	ldd	r10, Y+25	; 0x19
    7286:	ba 8c       	ldd	r11, Y+26	; 0x1a
    7288:	cb 8c       	ldd	r12, Y+27	; 0x1b
    728a:	dc 8c       	ldd	r13, Y+28	; 0x1c
    728c:	85 01       	movw	r16, r10
    728e:	ff 24       	eor	r15, r15
    7290:	ee 24       	eor	r14, r14
    7292:	e6 28       	or	r14, r6
    7294:	f7 28       	or	r15, r7
    7296:	08 29       	or	r16, r8
    7298:	19 29       	or	r17, r9
    729a:	af ef       	ldi	r26, 0xFF	; 255
    729c:	aa 2e       	mov	r10, r26
    729e:	af ef       	ldi	r26, 0xFF	; 255
    72a0:	ba 2e       	mov	r11, r26
    72a2:	c1 2c       	mov	r12, r1
    72a4:	d1 2c       	mov	r13, r1
    72a6:	ae 20       	and	r10, r14
    72a8:	bf 20       	and	r11, r15
    72aa:	c0 22       	and	r12, r16
    72ac:	d1 22       	and	r13, r17
    72ae:	18 01       	movw	r2, r16
    72b0:	44 24       	eor	r4, r4
    72b2:	55 24       	eor	r5, r5
    72b4:	69 a8       	ldd	r6, Y+49	; 0x31
    72b6:	7a a8       	ldd	r7, Y+50	; 0x32
    72b8:	8b a8       	ldd	r8, Y+51	; 0x33
    72ba:	9c a8       	ldd	r9, Y+52	; 0x34
    72bc:	2f ef       	ldi	r18, 0xFF	; 255
    72be:	3f ef       	ldi	r19, 0xFF	; 255
    72c0:	40 e0       	ldi	r20, 0x00	; 0
    72c2:	50 e0       	ldi	r21, 0x00	; 0
    72c4:	62 22       	and	r6, r18
    72c6:	73 22       	and	r7, r19
    72c8:	84 22       	and	r8, r20
    72ca:	95 22       	and	r9, r21
    72cc:	69 a9       	ldd	r22, Y+49	; 0x31
    72ce:	7a a9       	ldd	r23, Y+50	; 0x32
    72d0:	8b a9       	ldd	r24, Y+51	; 0x33
    72d2:	9c a9       	ldd	r25, Y+52	; 0x34
    72d4:	ac 01       	movw	r20, r24
    72d6:	66 27       	eor	r22, r22
    72d8:	77 27       	eor	r23, r23
    72da:	49 8f       	std	Y+25, r20	; 0x19
    72dc:	5a 8f       	std	Y+26, r21	; 0x1a
    72de:	6b 8f       	std	Y+27, r22	; 0x1b
    72e0:	7c 8f       	std	Y+28, r23	; 0x1c
    72e2:	c6 01       	movw	r24, r12
    72e4:	b5 01       	movw	r22, r10
    72e6:	a4 01       	movw	r20, r8
    72e8:	93 01       	movw	r18, r6
    72ea:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    72ee:	69 a3       	std	Y+33, r22	; 0x21
    72f0:	7a a3       	std	Y+34, r23	; 0x22
    72f2:	8b a3       	std	Y+35, r24	; 0x23
    72f4:	9c a3       	std	Y+36, r25	; 0x24
    72f6:	c6 01       	movw	r24, r12
    72f8:	b5 01       	movw	r22, r10
    72fa:	29 8d       	ldd	r18, Y+25	; 0x19
    72fc:	3a 8d       	ldd	r19, Y+26	; 0x1a
    72fe:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7300:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7302:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    7306:	5b 01       	movw	r10, r22
    7308:	6c 01       	movw	r12, r24
    730a:	c2 01       	movw	r24, r4
    730c:	b1 01       	movw	r22, r2
    730e:	a4 01       	movw	r20, r8
    7310:	93 01       	movw	r18, r6
    7312:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    7316:	3b 01       	movw	r6, r22
    7318:	4c 01       	movw	r8, r24
    731a:	c2 01       	movw	r24, r4
    731c:	b1 01       	movw	r22, r2
    731e:	29 8d       	ldd	r18, Y+25	; 0x19
    7320:	3a 8d       	ldd	r19, Y+26	; 0x1a
    7322:	4b 8d       	ldd	r20, Y+27	; 0x1b
    7324:	5c 8d       	ldd	r21, Y+28	; 0x1c
    7326:	0e 94 3c 41 	call	0x8278	; 0x8278 <__mulsi3>
    732a:	9b 01       	movw	r18, r22
    732c:	ac 01       	movw	r20, r24
    732e:	a6 0c       	add	r10, r6
    7330:	b7 1c       	adc	r11, r7
    7332:	c8 1c       	adc	r12, r8
    7334:	d9 1c       	adc	r13, r9
    7336:	29 a0       	ldd	r2, Y+33	; 0x21
    7338:	3a a0       	ldd	r3, Y+34	; 0x22
    733a:	4b a0       	ldd	r4, Y+35	; 0x23
    733c:	5c a0       	ldd	r5, Y+36	; 0x24
    733e:	c2 01       	movw	r24, r4
    7340:	aa 27       	eor	r26, r26
    7342:	bb 27       	eor	r27, r27
    7344:	a8 0e       	add	r10, r24
    7346:	b9 1e       	adc	r11, r25
    7348:	ca 1e       	adc	r12, r26
    734a:	db 1e       	adc	r13, r27
    734c:	a6 14       	cp	r10, r6
    734e:	b7 04       	cpc	r11, r7
    7350:	c8 04       	cpc	r12, r8
    7352:	d9 04       	cpc	r13, r9
    7354:	20 f4       	brcc	.+8      	; 0x735e <__udivdi3+0xbde>
    7356:	20 50       	subi	r18, 0x00	; 0
    7358:	30 40       	sbci	r19, 0x00	; 0
    735a:	4f 4f       	sbci	r20, 0xFF	; 255
    735c:	5f 4f       	sbci	r21, 0xFF	; 255
    735e:	c6 01       	movw	r24, r12
    7360:	aa 27       	eor	r26, r26
    7362:	bb 27       	eor	r27, r27
    7364:	82 0f       	add	r24, r18
    7366:	93 1f       	adc	r25, r19
    7368:	a4 1f       	adc	r26, r20
    736a:	b5 1f       	adc	r27, r21
    736c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    736e:	3e 8d       	ldd	r19, Y+30	; 0x1e
    7370:	4f 8d       	ldd	r20, Y+31	; 0x1f
    7372:	58 a1       	ldd	r21, Y+32	; 0x20
    7374:	28 17       	cp	r18, r24
    7376:	39 07       	cpc	r19, r25
    7378:	4a 07       	cpc	r20, r26
    737a:	5b 07       	cpc	r21, r27
    737c:	18 f1       	brcs	.+70     	; 0x73c4 <__udivdi3+0xc44>
    737e:	82 17       	cp	r24, r18
    7380:	93 07       	cpc	r25, r19
    7382:	a4 07       	cpc	r26, r20
    7384:	b5 07       	cpc	r27, r21
    7386:	a1 f5       	brne	.+104    	; 0x73f0 <__udivdi3+0xc70>
    7388:	65 01       	movw	r12, r10
    738a:	bb 24       	eor	r11, r11
    738c:	aa 24       	eor	r10, r10
    738e:	89 a1       	ldd	r24, Y+33	; 0x21
    7390:	9a a1       	ldd	r25, Y+34	; 0x22
    7392:	ab a1       	ldd	r26, Y+35	; 0x23
    7394:	bc a1       	ldd	r27, Y+36	; 0x24
    7396:	a0 70       	andi	r26, 0x00	; 0
    7398:	b0 70       	andi	r27, 0x00	; 0
    739a:	a8 0e       	add	r10, r24
    739c:	b9 1e       	adc	r11, r25
    739e:	ca 1e       	adc	r12, r26
    73a0:	db 1e       	adc	r13, r27
    73a2:	8d a1       	ldd	r24, Y+37	; 0x25
    73a4:	9e a1       	ldd	r25, Y+38	; 0x26
    73a6:	af a1       	ldd	r26, Y+39	; 0x27
    73a8:	b8 a5       	ldd	r27, Y+40	; 0x28
    73aa:	09 a4       	ldd	r0, Y+41	; 0x29
    73ac:	04 c0       	rjmp	.+8      	; 0x73b6 <__udivdi3+0xc36>
    73ae:	88 0f       	add	r24, r24
    73b0:	99 1f       	adc	r25, r25
    73b2:	aa 1f       	adc	r26, r26
    73b4:	bb 1f       	adc	r27, r27
    73b6:	0a 94       	dec	r0
    73b8:	d2 f7       	brpl	.-12     	; 0x73ae <__udivdi3+0xc2e>
    73ba:	8a 15       	cp	r24, r10
    73bc:	9b 05       	cpc	r25, r11
    73be:	ac 05       	cpc	r26, r12
    73c0:	bd 05       	cpc	r27, r13
    73c2:	b0 f4       	brcc	.+44     	; 0x73f0 <__udivdi3+0xc70>
    73c4:	08 94       	sec
    73c6:	e1 08       	sbc	r14, r1
    73c8:	f1 08       	sbc	r15, r1
    73ca:	01 09       	sbc	r16, r1
    73cc:	11 09       	sbc	r17, r1
    73ce:	10 c0       	rjmp	.+32     	; 0x73f0 <__udivdi3+0xc70>
    73d0:	aa 24       	eor	r10, r10
    73d2:	bb 24       	eor	r11, r11
    73d4:	65 01       	movw	r12, r10
    73d6:	ee 24       	eor	r14, r14
    73d8:	ff 24       	eor	r15, r15
    73da:	87 01       	movw	r16, r14
    73dc:	0c c0       	rjmp	.+24     	; 0x73f6 <__udivdi3+0xc76>
    73de:	aa 24       	eor	r10, r10
    73e0:	bb 24       	eor	r11, r11
    73e2:	65 01       	movw	r12, r10
    73e4:	81 e0       	ldi	r24, 0x01	; 1
    73e6:	e8 2e       	mov	r14, r24
    73e8:	f1 2c       	mov	r15, r1
    73ea:	01 2d       	mov	r16, r1
    73ec:	11 2d       	mov	r17, r1
    73ee:	03 c0       	rjmp	.+6      	; 0x73f6 <__udivdi3+0xc76>
    73f0:	aa 24       	eor	r10, r10
    73f2:	bb 24       	eor	r11, r11
    73f4:	65 01       	movw	r12, r10
    73f6:	fe 01       	movw	r30, r28
    73f8:	71 96       	adiw	r30, 0x11	; 17
    73fa:	88 e0       	ldi	r24, 0x08	; 8
    73fc:	df 01       	movw	r26, r30
    73fe:	1d 92       	st	X+, r1
    7400:	8a 95       	dec	r24
    7402:	e9 f7       	brne	.-6      	; 0x73fe <__udivdi3+0xc7e>
    7404:	e9 8a       	std	Y+17, r14	; 0x11
    7406:	fa 8a       	std	Y+18, r15	; 0x12
    7408:	0b 8b       	std	Y+19, r16	; 0x13
    740a:	1c 8b       	std	Y+20, r17	; 0x14
    740c:	ad 8a       	std	Y+21, r10	; 0x15
    740e:	be 8a       	std	Y+22, r11	; 0x16
    7410:	cf 8a       	std	Y+23, r12	; 0x17
    7412:	d8 8e       	std	Y+24, r13	; 0x18
    7414:	2e 2d       	mov	r18, r14
    7416:	3a 89       	ldd	r19, Y+18	; 0x12
    7418:	4b 89       	ldd	r20, Y+19	; 0x13
    741a:	5c 89       	ldd	r21, Y+20	; 0x14
    741c:	6a 2d       	mov	r22, r10
    741e:	7e 89       	ldd	r23, Y+22	; 0x16
    7420:	8f 89       	ldd	r24, Y+23	; 0x17
    7422:	98 8d       	ldd	r25, Y+24	; 0x18
    7424:	e8 96       	adiw	r28, 0x38	; 56
    7426:	e2 e1       	ldi	r30, 0x12	; 18
    7428:	0c 94 ad 41 	jmp	0x835a	; 0x835a <__epilogue_restores__>

0000742c <vfprintf>:
    742c:	2f 92       	push	r2
    742e:	3f 92       	push	r3
    7430:	4f 92       	push	r4
    7432:	5f 92       	push	r5
    7434:	6f 92       	push	r6
    7436:	7f 92       	push	r7
    7438:	8f 92       	push	r8
    743a:	9f 92       	push	r9
    743c:	af 92       	push	r10
    743e:	bf 92       	push	r11
    7440:	cf 92       	push	r12
    7442:	df 92       	push	r13
    7444:	ef 92       	push	r14
    7446:	ff 92       	push	r15
    7448:	0f 93       	push	r16
    744a:	1f 93       	push	r17
    744c:	df 93       	push	r29
    744e:	cf 93       	push	r28
    7450:	cd b7       	in	r28, 0x3d	; 61
    7452:	de b7       	in	r29, 0x3e	; 62
    7454:	63 97       	sbiw	r28, 0x13	; 19
    7456:	0f b6       	in	r0, 0x3f	; 63
    7458:	f8 94       	cli
    745a:	de bf       	out	0x3e, r29	; 62
    745c:	0f be       	out	0x3f, r0	; 63
    745e:	cd bf       	out	0x3d, r28	; 61
    7460:	6c 01       	movw	r12, r24
    7462:	7f 87       	std	Y+15, r23	; 0x0f
    7464:	6e 87       	std	Y+14, r22	; 0x0e
    7466:	fc 01       	movw	r30, r24
    7468:	17 82       	std	Z+7, r1	; 0x07
    746a:	16 82       	std	Z+6, r1	; 0x06
    746c:	83 81       	ldd	r24, Z+3	; 0x03
    746e:	81 fd       	sbrc	r24, 1
    7470:	04 c0       	rjmp	.+8      	; 0x747a <vfprintf+0x4e>
    7472:	6f c3       	rjmp	.+1758   	; 0x7b52 <vfprintf+0x726>
    7474:	4c 85       	ldd	r20, Y+12	; 0x0c
    7476:	5d 85       	ldd	r21, Y+13	; 0x0d
    7478:	04 c0       	rjmp	.+8      	; 0x7482 <vfprintf+0x56>
    747a:	1e 01       	movw	r2, r28
    747c:	08 94       	sec
    747e:	21 1c       	adc	r2, r1
    7480:	31 1c       	adc	r3, r1
    7482:	f6 01       	movw	r30, r12
    7484:	93 81       	ldd	r25, Z+3	; 0x03
    7486:	ee 85       	ldd	r30, Y+14	; 0x0e
    7488:	ff 85       	ldd	r31, Y+15	; 0x0f
    748a:	93 fd       	sbrc	r25, 3
    748c:	85 91       	lpm	r24, Z+
    748e:	93 ff       	sbrs	r25, 3
    7490:	81 91       	ld	r24, Z+
    7492:	ff 87       	std	Y+15, r31	; 0x0f
    7494:	ee 87       	std	Y+14, r30	; 0x0e
    7496:	88 23       	and	r24, r24
    7498:	09 f4       	brne	.+2      	; 0x749c <vfprintf+0x70>
    749a:	57 c3       	rjmp	.+1710   	; 0x7b4a <vfprintf+0x71e>
    749c:	85 32       	cpi	r24, 0x25	; 37
    749e:	41 f4       	brne	.+16     	; 0x74b0 <vfprintf+0x84>
    74a0:	93 fd       	sbrc	r25, 3
    74a2:	85 91       	lpm	r24, Z+
    74a4:	93 ff       	sbrs	r25, 3
    74a6:	81 91       	ld	r24, Z+
    74a8:	ff 87       	std	Y+15, r31	; 0x0f
    74aa:	ee 87       	std	Y+14, r30	; 0x0e
    74ac:	85 32       	cpi	r24, 0x25	; 37
    74ae:	59 f4       	brne	.+22     	; 0x74c6 <vfprintf+0x9a>
    74b0:	90 e0       	ldi	r25, 0x00	; 0
    74b2:	b6 01       	movw	r22, r12
    74b4:	4a 8b       	std	Y+18, r20	; 0x12
    74b6:	5b 8b       	std	Y+19, r21	; 0x13
    74b8:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    74bc:	4a 89       	ldd	r20, Y+18	; 0x12
    74be:	5b 89       	ldd	r21, Y+19	; 0x13
    74c0:	5d 87       	std	Y+13, r21	; 0x0d
    74c2:	4c 87       	std	Y+12, r20	; 0x0c
    74c4:	d7 cf       	rjmp	.-82     	; 0x7474 <vfprintf+0x48>
    74c6:	10 e0       	ldi	r17, 0x00	; 0
    74c8:	ff 24       	eor	r15, r15
    74ca:	00 e0       	ldi	r16, 0x00	; 0
    74cc:	00 32       	cpi	r16, 0x20	; 32
    74ce:	b0 f4       	brcc	.+44     	; 0x74fc <vfprintf+0xd0>
    74d0:	8b 32       	cpi	r24, 0x2B	; 43
    74d2:	69 f0       	breq	.+26     	; 0x74ee <vfprintf+0xc2>
    74d4:	8c 32       	cpi	r24, 0x2C	; 44
    74d6:	28 f4       	brcc	.+10     	; 0x74e2 <vfprintf+0xb6>
    74d8:	80 32       	cpi	r24, 0x20	; 32
    74da:	51 f0       	breq	.+20     	; 0x74f0 <vfprintf+0xc4>
    74dc:	83 32       	cpi	r24, 0x23	; 35
    74de:	71 f4       	brne	.+28     	; 0x74fc <vfprintf+0xd0>
    74e0:	0b c0       	rjmp	.+22     	; 0x74f8 <vfprintf+0xcc>
    74e2:	8d 32       	cpi	r24, 0x2D	; 45
    74e4:	39 f0       	breq	.+14     	; 0x74f4 <vfprintf+0xc8>
    74e6:	80 33       	cpi	r24, 0x30	; 48
    74e8:	49 f4       	brne	.+18     	; 0x74fc <vfprintf+0xd0>
    74ea:	01 60       	ori	r16, 0x01	; 1
    74ec:	2c c0       	rjmp	.+88     	; 0x7546 <vfprintf+0x11a>
    74ee:	02 60       	ori	r16, 0x02	; 2
    74f0:	04 60       	ori	r16, 0x04	; 4
    74f2:	29 c0       	rjmp	.+82     	; 0x7546 <vfprintf+0x11a>
    74f4:	08 60       	ori	r16, 0x08	; 8
    74f6:	27 c0       	rjmp	.+78     	; 0x7546 <vfprintf+0x11a>
    74f8:	00 61       	ori	r16, 0x10	; 16
    74fa:	25 c0       	rjmp	.+74     	; 0x7546 <vfprintf+0x11a>
    74fc:	07 fd       	sbrc	r16, 7
    74fe:	2e c0       	rjmp	.+92     	; 0x755c <vfprintf+0x130>
    7500:	28 2f       	mov	r18, r24
    7502:	20 53       	subi	r18, 0x30	; 48
    7504:	2a 30       	cpi	r18, 0x0A	; 10
    7506:	98 f4       	brcc	.+38     	; 0x752e <vfprintf+0x102>
    7508:	06 ff       	sbrs	r16, 6
    750a:	08 c0       	rjmp	.+16     	; 0x751c <vfprintf+0xf0>
    750c:	81 2f       	mov	r24, r17
    750e:	88 0f       	add	r24, r24
    7510:	18 2f       	mov	r17, r24
    7512:	11 0f       	add	r17, r17
    7514:	11 0f       	add	r17, r17
    7516:	18 0f       	add	r17, r24
    7518:	12 0f       	add	r17, r18
    751a:	15 c0       	rjmp	.+42     	; 0x7546 <vfprintf+0x11a>
    751c:	8f 2d       	mov	r24, r15
    751e:	88 0f       	add	r24, r24
    7520:	f8 2e       	mov	r15, r24
    7522:	ff 0c       	add	r15, r15
    7524:	ff 0c       	add	r15, r15
    7526:	f8 0e       	add	r15, r24
    7528:	f2 0e       	add	r15, r18
    752a:	00 62       	ori	r16, 0x20	; 32
    752c:	0c c0       	rjmp	.+24     	; 0x7546 <vfprintf+0x11a>
    752e:	8e 32       	cpi	r24, 0x2E	; 46
    7530:	21 f4       	brne	.+8      	; 0x753a <vfprintf+0x10e>
    7532:	06 fd       	sbrc	r16, 6
    7534:	0a c3       	rjmp	.+1556   	; 0x7b4a <vfprintf+0x71e>
    7536:	00 64       	ori	r16, 0x40	; 64
    7538:	06 c0       	rjmp	.+12     	; 0x7546 <vfprintf+0x11a>
    753a:	8c 36       	cpi	r24, 0x6C	; 108
    753c:	11 f4       	brne	.+4      	; 0x7542 <vfprintf+0x116>
    753e:	00 68       	ori	r16, 0x80	; 128
    7540:	02 c0       	rjmp	.+4      	; 0x7546 <vfprintf+0x11a>
    7542:	88 36       	cpi	r24, 0x68	; 104
    7544:	59 f4       	brne	.+22     	; 0x755c <vfprintf+0x130>
    7546:	ee 85       	ldd	r30, Y+14	; 0x0e
    7548:	ff 85       	ldd	r31, Y+15	; 0x0f
    754a:	93 fd       	sbrc	r25, 3
    754c:	85 91       	lpm	r24, Z+
    754e:	93 ff       	sbrs	r25, 3
    7550:	81 91       	ld	r24, Z+
    7552:	ff 87       	std	Y+15, r31	; 0x0f
    7554:	ee 87       	std	Y+14, r30	; 0x0e
    7556:	88 23       	and	r24, r24
    7558:	09 f0       	breq	.+2      	; 0x755c <vfprintf+0x130>
    755a:	b8 cf       	rjmp	.-144    	; 0x74cc <vfprintf+0xa0>
    755c:	98 2f       	mov	r25, r24
    755e:	95 54       	subi	r25, 0x45	; 69
    7560:	93 30       	cpi	r25, 0x03	; 3
    7562:	18 f4       	brcc	.+6      	; 0x756a <vfprintf+0x13e>
    7564:	00 61       	ori	r16, 0x10	; 16
    7566:	80 5e       	subi	r24, 0xE0	; 224
    7568:	06 c0       	rjmp	.+12     	; 0x7576 <vfprintf+0x14a>
    756a:	98 2f       	mov	r25, r24
    756c:	95 56       	subi	r25, 0x65	; 101
    756e:	93 30       	cpi	r25, 0x03	; 3
    7570:	08 f0       	brcs	.+2      	; 0x7574 <vfprintf+0x148>
    7572:	9b c1       	rjmp	.+822    	; 0x78aa <vfprintf+0x47e>
    7574:	0f 7e       	andi	r16, 0xEF	; 239
    7576:	06 ff       	sbrs	r16, 6
    7578:	16 e0       	ldi	r17, 0x06	; 6
    757a:	6f e3       	ldi	r22, 0x3F	; 63
    757c:	e6 2e       	mov	r14, r22
    757e:	e0 22       	and	r14, r16
    7580:	85 36       	cpi	r24, 0x65	; 101
    7582:	19 f4       	brne	.+6      	; 0x758a <vfprintf+0x15e>
    7584:	f0 e4       	ldi	r31, 0x40	; 64
    7586:	ef 2a       	or	r14, r31
    7588:	07 c0       	rjmp	.+14     	; 0x7598 <vfprintf+0x16c>
    758a:	86 36       	cpi	r24, 0x66	; 102
    758c:	19 f4       	brne	.+6      	; 0x7594 <vfprintf+0x168>
    758e:	20 e8       	ldi	r18, 0x80	; 128
    7590:	e2 2a       	or	r14, r18
    7592:	02 c0       	rjmp	.+4      	; 0x7598 <vfprintf+0x16c>
    7594:	11 11       	cpse	r17, r1
    7596:	11 50       	subi	r17, 0x01	; 1
    7598:	e7 fe       	sbrs	r14, 7
    759a:	06 c0       	rjmp	.+12     	; 0x75a8 <vfprintf+0x17c>
    759c:	1c 33       	cpi	r17, 0x3C	; 60
    759e:	40 f4       	brcc	.+16     	; 0x75b0 <vfprintf+0x184>
    75a0:	91 2e       	mov	r9, r17
    75a2:	93 94       	inc	r9
    75a4:	27 e0       	ldi	r18, 0x07	; 7
    75a6:	0b c0       	rjmp	.+22     	; 0x75be <vfprintf+0x192>
    75a8:	18 30       	cpi	r17, 0x08	; 8
    75aa:	30 f4       	brcc	.+12     	; 0x75b8 <vfprintf+0x18c>
    75ac:	21 2f       	mov	r18, r17
    75ae:	06 c0       	rjmp	.+12     	; 0x75bc <vfprintf+0x190>
    75b0:	27 e0       	ldi	r18, 0x07	; 7
    75b2:	3c e3       	ldi	r19, 0x3C	; 60
    75b4:	93 2e       	mov	r9, r19
    75b6:	03 c0       	rjmp	.+6      	; 0x75be <vfprintf+0x192>
    75b8:	27 e0       	ldi	r18, 0x07	; 7
    75ba:	17 e0       	ldi	r17, 0x07	; 7
    75bc:	99 24       	eor	r9, r9
    75be:	ca 01       	movw	r24, r20
    75c0:	04 96       	adiw	r24, 0x04	; 4
    75c2:	9d 87       	std	Y+13, r25	; 0x0d
    75c4:	8c 87       	std	Y+12, r24	; 0x0c
    75c6:	fa 01       	movw	r30, r20
    75c8:	60 81       	ld	r22, Z
    75ca:	71 81       	ldd	r23, Z+1	; 0x01
    75cc:	82 81       	ldd	r24, Z+2	; 0x02
    75ce:	93 81       	ldd	r25, Z+3	; 0x03
    75d0:	a1 01       	movw	r20, r2
    75d2:	09 2d       	mov	r16, r9
    75d4:	0e 94 c8 41 	call	0x8390	; 0x8390 <__ftoa_engine>
    75d8:	5c 01       	movw	r10, r24
    75da:	69 80       	ldd	r6, Y+1	; 0x01
    75dc:	26 2d       	mov	r18, r6
    75de:	30 e0       	ldi	r19, 0x00	; 0
    75e0:	39 8b       	std	Y+17, r19	; 0x11
    75e2:	28 8b       	std	Y+16, r18	; 0x10
    75e4:	60 fe       	sbrs	r6, 0
    75e6:	03 c0       	rjmp	.+6      	; 0x75ee <vfprintf+0x1c2>
    75e8:	38 89       	ldd	r19, Y+16	; 0x10
    75ea:	33 ff       	sbrs	r19, 3
    75ec:	06 c0       	rjmp	.+12     	; 0x75fa <vfprintf+0x1ce>
    75ee:	e1 fc       	sbrc	r14, 1
    75f0:	06 c0       	rjmp	.+12     	; 0x75fe <vfprintf+0x1d2>
    75f2:	e2 fe       	sbrs	r14, 2
    75f4:	06 c0       	rjmp	.+12     	; 0x7602 <vfprintf+0x1d6>
    75f6:	00 e2       	ldi	r16, 0x20	; 32
    75f8:	05 c0       	rjmp	.+10     	; 0x7604 <vfprintf+0x1d8>
    75fa:	0d e2       	ldi	r16, 0x2D	; 45
    75fc:	03 c0       	rjmp	.+6      	; 0x7604 <vfprintf+0x1d8>
    75fe:	0b e2       	ldi	r16, 0x2B	; 43
    7600:	01 c0       	rjmp	.+2      	; 0x7604 <vfprintf+0x1d8>
    7602:	00 e0       	ldi	r16, 0x00	; 0
    7604:	88 89       	ldd	r24, Y+16	; 0x10
    7606:	99 89       	ldd	r25, Y+17	; 0x11
    7608:	8c 70       	andi	r24, 0x0C	; 12
    760a:	90 70       	andi	r25, 0x00	; 0
    760c:	00 97       	sbiw	r24, 0x00	; 0
    760e:	c1 f1       	breq	.+112    	; 0x7680 <vfprintf+0x254>
    7610:	00 23       	and	r16, r16
    7612:	11 f0       	breq	.+4      	; 0x7618 <vfprintf+0x1ec>
    7614:	84 e0       	ldi	r24, 0x04	; 4
    7616:	01 c0       	rjmp	.+2      	; 0x761a <vfprintf+0x1ee>
    7618:	83 e0       	ldi	r24, 0x03	; 3
    761a:	8f 15       	cp	r24, r15
    761c:	58 f4       	brcc	.+22     	; 0x7634 <vfprintf+0x208>
    761e:	f8 1a       	sub	r15, r24
    7620:	e3 fc       	sbrc	r14, 3
    7622:	09 c0       	rjmp	.+18     	; 0x7636 <vfprintf+0x20a>
    7624:	80 e2       	ldi	r24, 0x20	; 32
    7626:	90 e0       	ldi	r25, 0x00	; 0
    7628:	b6 01       	movw	r22, r12
    762a:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    762e:	fa 94       	dec	r15
    7630:	c9 f7       	brne	.-14     	; 0x7624 <vfprintf+0x1f8>
    7632:	01 c0       	rjmp	.+2      	; 0x7636 <vfprintf+0x20a>
    7634:	ff 24       	eor	r15, r15
    7636:	00 23       	and	r16, r16
    7638:	29 f0       	breq	.+10     	; 0x7644 <vfprintf+0x218>
    763a:	80 2f       	mov	r24, r16
    763c:	90 e0       	ldi	r25, 0x00	; 0
    763e:	b6 01       	movw	r22, r12
    7640:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7644:	88 89       	ldd	r24, Y+16	; 0x10
    7646:	83 fd       	sbrc	r24, 3
    7648:	03 c0       	rjmp	.+6      	; 0x7650 <vfprintf+0x224>
    764a:	09 ea       	ldi	r16, 0xA9	; 169
    764c:	18 e0       	ldi	r17, 0x08	; 8
    764e:	0e c0       	rjmp	.+28     	; 0x766c <vfprintf+0x240>
    7650:	05 ea       	ldi	r16, 0xA5	; 165
    7652:	18 e0       	ldi	r17, 0x08	; 8
    7654:	0b c0       	rjmp	.+22     	; 0x766c <vfprintf+0x240>
    7656:	a1 14       	cp	r10, r1
    7658:	b1 04       	cpc	r11, r1
    765a:	09 f0       	breq	.+2      	; 0x765e <vfprintf+0x232>
    765c:	80 52       	subi	r24, 0x20	; 32
    765e:	90 e0       	ldi	r25, 0x00	; 0
    7660:	b6 01       	movw	r22, r12
    7662:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7666:	0f 5f       	subi	r16, 0xFF	; 255
    7668:	1f 4f       	sbci	r17, 0xFF	; 255
    766a:	05 c0       	rjmp	.+10     	; 0x7676 <vfprintf+0x24a>
    766c:	ae 2c       	mov	r10, r14
    766e:	bb 24       	eor	r11, r11
    7670:	90 e1       	ldi	r25, 0x10	; 16
    7672:	a9 22       	and	r10, r25
    7674:	bb 24       	eor	r11, r11
    7676:	f8 01       	movw	r30, r16
    7678:	84 91       	lpm	r24, Z+
    767a:	88 23       	and	r24, r24
    767c:	61 f7       	brne	.-40     	; 0x7656 <vfprintf+0x22a>
    767e:	62 c2       	rjmp	.+1220   	; 0x7b44 <vfprintf+0x718>
    7680:	e7 fe       	sbrs	r14, 7
    7682:	0e c0       	rjmp	.+28     	; 0x76a0 <vfprintf+0x274>
    7684:	9a 0c       	add	r9, r10
    7686:	f8 89       	ldd	r31, Y+16	; 0x10
    7688:	f4 ff       	sbrs	r31, 4
    768a:	04 c0       	rjmp	.+8      	; 0x7694 <vfprintf+0x268>
    768c:	8a 81       	ldd	r24, Y+2	; 0x02
    768e:	81 33       	cpi	r24, 0x31	; 49
    7690:	09 f4       	brne	.+2      	; 0x7694 <vfprintf+0x268>
    7692:	9a 94       	dec	r9
    7694:	19 14       	cp	r1, r9
    7696:	54 f5       	brge	.+84     	; 0x76ec <vfprintf+0x2c0>
    7698:	29 2d       	mov	r18, r9
    769a:	29 30       	cpi	r18, 0x09	; 9
    769c:	50 f5       	brcc	.+84     	; 0x76f2 <vfprintf+0x2c6>
    769e:	2d c0       	rjmp	.+90     	; 0x76fa <vfprintf+0x2ce>
    76a0:	e6 fc       	sbrc	r14, 6
    76a2:	2b c0       	rjmp	.+86     	; 0x76fa <vfprintf+0x2ce>
    76a4:	81 2f       	mov	r24, r17
    76a6:	90 e0       	ldi	r25, 0x00	; 0
    76a8:	8a 15       	cp	r24, r10
    76aa:	9b 05       	cpc	r25, r11
    76ac:	4c f0       	brlt	.+18     	; 0x76c0 <vfprintf+0x294>
    76ae:	3c ef       	ldi	r19, 0xFC	; 252
    76b0:	a3 16       	cp	r10, r19
    76b2:	3f ef       	ldi	r19, 0xFF	; 255
    76b4:	b3 06       	cpc	r11, r19
    76b6:	24 f0       	brlt	.+8      	; 0x76c0 <vfprintf+0x294>
    76b8:	80 e8       	ldi	r24, 0x80	; 128
    76ba:	e8 2a       	or	r14, r24
    76bc:	01 c0       	rjmp	.+2      	; 0x76c0 <vfprintf+0x294>
    76be:	11 50       	subi	r17, 0x01	; 1
    76c0:	11 23       	and	r17, r17
    76c2:	49 f0       	breq	.+18     	; 0x76d6 <vfprintf+0x2aa>
    76c4:	e2 e0       	ldi	r30, 0x02	; 2
    76c6:	f0 e0       	ldi	r31, 0x00	; 0
    76c8:	ec 0f       	add	r30, r28
    76ca:	fd 1f       	adc	r31, r29
    76cc:	e1 0f       	add	r30, r17
    76ce:	f1 1d       	adc	r31, r1
    76d0:	80 81       	ld	r24, Z
    76d2:	80 33       	cpi	r24, 0x30	; 48
    76d4:	a1 f3       	breq	.-24     	; 0x76be <vfprintf+0x292>
    76d6:	e7 fe       	sbrs	r14, 7
    76d8:	10 c0       	rjmp	.+32     	; 0x76fa <vfprintf+0x2ce>
    76da:	91 2e       	mov	r9, r17
    76dc:	93 94       	inc	r9
    76de:	81 2f       	mov	r24, r17
    76e0:	90 e0       	ldi	r25, 0x00	; 0
    76e2:	a8 16       	cp	r10, r24
    76e4:	b9 06       	cpc	r11, r25
    76e6:	44 f4       	brge	.+16     	; 0x76f8 <vfprintf+0x2cc>
    76e8:	1a 19       	sub	r17, r10
    76ea:	07 c0       	rjmp	.+14     	; 0x76fa <vfprintf+0x2ce>
    76ec:	99 24       	eor	r9, r9
    76ee:	93 94       	inc	r9
    76f0:	04 c0       	rjmp	.+8      	; 0x76fa <vfprintf+0x2ce>
    76f2:	98 e0       	ldi	r25, 0x08	; 8
    76f4:	99 2e       	mov	r9, r25
    76f6:	01 c0       	rjmp	.+2      	; 0x76fa <vfprintf+0x2ce>
    76f8:	10 e0       	ldi	r17, 0x00	; 0
    76fa:	e7 fe       	sbrs	r14, 7
    76fc:	07 c0       	rjmp	.+14     	; 0x770c <vfprintf+0x2e0>
    76fe:	1a 14       	cp	r1, r10
    7700:	1b 04       	cpc	r1, r11
    7702:	3c f4       	brge	.+14     	; 0x7712 <vfprintf+0x2e6>
    7704:	95 01       	movw	r18, r10
    7706:	2f 5f       	subi	r18, 0xFF	; 255
    7708:	3f 4f       	sbci	r19, 0xFF	; 255
    770a:	05 c0       	rjmp	.+10     	; 0x7716 <vfprintf+0x2ea>
    770c:	25 e0       	ldi	r18, 0x05	; 5
    770e:	30 e0       	ldi	r19, 0x00	; 0
    7710:	02 c0       	rjmp	.+4      	; 0x7716 <vfprintf+0x2ea>
    7712:	21 e0       	ldi	r18, 0x01	; 1
    7714:	30 e0       	ldi	r19, 0x00	; 0
    7716:	00 23       	and	r16, r16
    7718:	11 f0       	breq	.+4      	; 0x771e <vfprintf+0x2f2>
    771a:	2f 5f       	subi	r18, 0xFF	; 255
    771c:	3f 4f       	sbci	r19, 0xFF	; 255
    771e:	11 23       	and	r17, r17
    7720:	29 f0       	breq	.+10     	; 0x772c <vfprintf+0x300>
    7722:	81 2f       	mov	r24, r17
    7724:	90 e0       	ldi	r25, 0x00	; 0
    7726:	01 96       	adiw	r24, 0x01	; 1
    7728:	28 0f       	add	r18, r24
    772a:	39 1f       	adc	r19, r25
    772c:	8f 2d       	mov	r24, r15
    772e:	90 e0       	ldi	r25, 0x00	; 0
    7730:	28 17       	cp	r18, r24
    7732:	39 07       	cpc	r19, r25
    7734:	14 f4       	brge	.+4      	; 0x773a <vfprintf+0x30e>
    7736:	f2 1a       	sub	r15, r18
    7738:	01 c0       	rjmp	.+2      	; 0x773c <vfprintf+0x310>
    773a:	ff 24       	eor	r15, r15
    773c:	4e 2c       	mov	r4, r14
    773e:	55 24       	eor	r5, r5
    7740:	c2 01       	movw	r24, r4
    7742:	89 70       	andi	r24, 0x09	; 9
    7744:	90 70       	andi	r25, 0x00	; 0
    7746:	00 97       	sbiw	r24, 0x00	; 0
    7748:	49 f4       	brne	.+18     	; 0x775c <vfprintf+0x330>
    774a:	06 c0       	rjmp	.+12     	; 0x7758 <vfprintf+0x32c>
    774c:	80 e2       	ldi	r24, 0x20	; 32
    774e:	90 e0       	ldi	r25, 0x00	; 0
    7750:	b6 01       	movw	r22, r12
    7752:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7756:	fa 94       	dec	r15
    7758:	ff 20       	and	r15, r15
    775a:	c1 f7       	brne	.-16     	; 0x774c <vfprintf+0x320>
    775c:	00 23       	and	r16, r16
    775e:	29 f0       	breq	.+10     	; 0x776a <vfprintf+0x33e>
    7760:	80 2f       	mov	r24, r16
    7762:	90 e0       	ldi	r25, 0x00	; 0
    7764:	b6 01       	movw	r22, r12
    7766:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    776a:	43 fc       	sbrc	r4, 3
    776c:	09 c0       	rjmp	.+18     	; 0x7780 <vfprintf+0x354>
    776e:	06 c0       	rjmp	.+12     	; 0x777c <vfprintf+0x350>
    7770:	80 e3       	ldi	r24, 0x30	; 48
    7772:	90 e0       	ldi	r25, 0x00	; 0
    7774:	b6 01       	movw	r22, r12
    7776:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    777a:	fa 94       	dec	r15
    777c:	ff 20       	and	r15, r15
    777e:	c1 f7       	brne	.-16     	; 0x7770 <vfprintf+0x344>
    7780:	e7 fe       	sbrs	r14, 7
    7782:	46 c0       	rjmp	.+140    	; 0x7810 <vfprintf+0x3e4>
    7784:	35 01       	movw	r6, r10
    7786:	b7 fe       	sbrs	r11, 7
    7788:	02 c0       	rjmp	.+4      	; 0x778e <vfprintf+0x362>
    778a:	66 24       	eor	r6, r6
    778c:	77 24       	eor	r7, r7
    778e:	25 01       	movw	r4, r10
    7790:	08 94       	sec
    7792:	41 1c       	adc	r4, r1
    7794:	51 1c       	adc	r5, r1
    7796:	46 18       	sub	r4, r6
    7798:	57 08       	sbc	r5, r7
    779a:	42 0c       	add	r4, r2
    779c:	53 1c       	adc	r5, r3
    779e:	f5 01       	movw	r30, r10
    77a0:	e9 19       	sub	r30, r9
    77a2:	f1 09       	sbc	r31, r1
    77a4:	4f 01       	movw	r8, r30
    77a6:	81 2f       	mov	r24, r17
    77a8:	90 e0       	ldi	r25, 0x00	; 0
    77aa:	00 27       	eor	r16, r16
    77ac:	11 27       	eor	r17, r17
    77ae:	08 1b       	sub	r16, r24
    77b0:	19 0b       	sbc	r17, r25
    77b2:	ff ef       	ldi	r31, 0xFF	; 255
    77b4:	6f 16       	cp	r6, r31
    77b6:	ff ef       	ldi	r31, 0xFF	; 255
    77b8:	7f 06       	cpc	r7, r31
    77ba:	29 f4       	brne	.+10     	; 0x77c6 <vfprintf+0x39a>
    77bc:	8e e2       	ldi	r24, 0x2E	; 46
    77be:	90 e0       	ldi	r25, 0x00	; 0
    77c0:	b6 01       	movw	r22, r12
    77c2:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    77c6:	a6 14       	cp	r10, r6
    77c8:	b7 04       	cpc	r11, r7
    77ca:	34 f0       	brlt	.+12     	; 0x77d8 <vfprintf+0x3ac>
    77cc:	86 14       	cp	r8, r6
    77ce:	97 04       	cpc	r9, r7
    77d0:	1c f4       	brge	.+6      	; 0x77d8 <vfprintf+0x3ac>
    77d2:	f2 01       	movw	r30, r4
    77d4:	80 81       	ld	r24, Z
    77d6:	01 c0       	rjmp	.+2      	; 0x77da <vfprintf+0x3ae>
    77d8:	80 e3       	ldi	r24, 0x30	; 48
    77da:	08 94       	sec
    77dc:	61 08       	sbc	r6, r1
    77de:	71 08       	sbc	r7, r1
    77e0:	08 94       	sec
    77e2:	41 1c       	adc	r4, r1
    77e4:	51 1c       	adc	r5, r1
    77e6:	60 16       	cp	r6, r16
    77e8:	71 06       	cpc	r7, r17
    77ea:	2c f0       	brlt	.+10     	; 0x77f6 <vfprintf+0x3ca>
    77ec:	90 e0       	ldi	r25, 0x00	; 0
    77ee:	b6 01       	movw	r22, r12
    77f0:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    77f4:	de cf       	rjmp	.-68     	; 0x77b2 <vfprintf+0x386>
    77f6:	6a 14       	cp	r6, r10
    77f8:	7b 04       	cpc	r7, r11
    77fa:	41 f4       	brne	.+16     	; 0x780c <vfprintf+0x3e0>
    77fc:	9a 81       	ldd	r25, Y+2	; 0x02
    77fe:	96 33       	cpi	r25, 0x36	; 54
    7800:	20 f4       	brcc	.+8      	; 0x780a <vfprintf+0x3de>
    7802:	95 33       	cpi	r25, 0x35	; 53
    7804:	19 f4       	brne	.+6      	; 0x780c <vfprintf+0x3e0>
    7806:	f8 89       	ldd	r31, Y+16	; 0x10
    7808:	f4 ff       	sbrs	r31, 4
    780a:	81 e3       	ldi	r24, 0x31	; 49
    780c:	90 e0       	ldi	r25, 0x00	; 0
    780e:	49 c0       	rjmp	.+146    	; 0x78a2 <vfprintf+0x476>
    7810:	8a 81       	ldd	r24, Y+2	; 0x02
    7812:	81 33       	cpi	r24, 0x31	; 49
    7814:	11 f0       	breq	.+4      	; 0x781a <vfprintf+0x3ee>
    7816:	2f ee       	ldi	r18, 0xEF	; 239
    7818:	62 22       	and	r6, r18
    781a:	90 e0       	ldi	r25, 0x00	; 0
    781c:	b6 01       	movw	r22, r12
    781e:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7822:	11 23       	and	r17, r17
    7824:	89 f0       	breq	.+34     	; 0x7848 <vfprintf+0x41c>
    7826:	8e e2       	ldi	r24, 0x2E	; 46
    7828:	90 e0       	ldi	r25, 0x00	; 0
    782a:	b6 01       	movw	r22, r12
    782c:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7830:	02 e0       	ldi	r16, 0x02	; 2
    7832:	f1 01       	movw	r30, r2
    7834:	e0 0f       	add	r30, r16
    7836:	f1 1d       	adc	r31, r1
    7838:	0f 5f       	subi	r16, 0xFF	; 255
    783a:	80 81       	ld	r24, Z
    783c:	90 e0       	ldi	r25, 0x00	; 0
    783e:	b6 01       	movw	r22, r12
    7840:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7844:	11 50       	subi	r17, 0x01	; 1
    7846:	a9 f7       	brne	.-22     	; 0x7832 <vfprintf+0x406>
    7848:	44 fe       	sbrs	r4, 4
    784a:	03 c0       	rjmp	.+6      	; 0x7852 <vfprintf+0x426>
    784c:	85 e4       	ldi	r24, 0x45	; 69
    784e:	90 e0       	ldi	r25, 0x00	; 0
    7850:	02 c0       	rjmp	.+4      	; 0x7856 <vfprintf+0x42a>
    7852:	85 e6       	ldi	r24, 0x65	; 101
    7854:	90 e0       	ldi	r25, 0x00	; 0
    7856:	b6 01       	movw	r22, r12
    7858:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    785c:	b7 fc       	sbrc	r11, 7
    785e:	05 c0       	rjmp	.+10     	; 0x786a <vfprintf+0x43e>
    7860:	a1 14       	cp	r10, r1
    7862:	b1 04       	cpc	r11, r1
    7864:	41 f4       	brne	.+16     	; 0x7876 <vfprintf+0x44a>
    7866:	64 fe       	sbrs	r6, 4
    7868:	06 c0       	rjmp	.+12     	; 0x7876 <vfprintf+0x44a>
    786a:	b0 94       	com	r11
    786c:	a1 94       	neg	r10
    786e:	b1 08       	sbc	r11, r1
    7870:	b3 94       	inc	r11
    7872:	8d e2       	ldi	r24, 0x2D	; 45
    7874:	01 c0       	rjmp	.+2      	; 0x7878 <vfprintf+0x44c>
    7876:	8b e2       	ldi	r24, 0x2B	; 43
    7878:	90 e0       	ldi	r25, 0x00	; 0
    787a:	b6 01       	movw	r22, r12
    787c:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7880:	80 e3       	ldi	r24, 0x30	; 48
    7882:	05 c0       	rjmp	.+10     	; 0x788e <vfprintf+0x462>
    7884:	8f 5f       	subi	r24, 0xFF	; 255
    7886:	e6 ef       	ldi	r30, 0xF6	; 246
    7888:	ff ef       	ldi	r31, 0xFF	; 255
    788a:	ae 0e       	add	r10, r30
    788c:	bf 1e       	adc	r11, r31
    788e:	fa e0       	ldi	r31, 0x0A	; 10
    7890:	af 16       	cp	r10, r31
    7892:	b1 04       	cpc	r11, r1
    7894:	bc f7       	brge	.-18     	; 0x7884 <vfprintf+0x458>
    7896:	90 e0       	ldi	r25, 0x00	; 0
    7898:	b6 01       	movw	r22, r12
    789a:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    789e:	c5 01       	movw	r24, r10
    78a0:	c0 96       	adiw	r24, 0x30	; 48
    78a2:	b6 01       	movw	r22, r12
    78a4:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    78a8:	4d c1       	rjmp	.+666    	; 0x7b44 <vfprintf+0x718>
    78aa:	83 36       	cpi	r24, 0x63	; 99
    78ac:	31 f0       	breq	.+12     	; 0x78ba <vfprintf+0x48e>
    78ae:	83 37       	cpi	r24, 0x73	; 115
    78b0:	89 f0       	breq	.+34     	; 0x78d4 <vfprintf+0x4a8>
    78b2:	83 35       	cpi	r24, 0x53	; 83
    78b4:	09 f0       	breq	.+2      	; 0x78b8 <vfprintf+0x48c>
    78b6:	59 c0       	rjmp	.+178    	; 0x796a <vfprintf+0x53e>
    78b8:	22 c0       	rjmp	.+68     	; 0x78fe <vfprintf+0x4d2>
    78ba:	9a 01       	movw	r18, r20
    78bc:	2e 5f       	subi	r18, 0xFE	; 254
    78be:	3f 4f       	sbci	r19, 0xFF	; 255
    78c0:	3d 87       	std	Y+13, r19	; 0x0d
    78c2:	2c 87       	std	Y+12, r18	; 0x0c
    78c4:	fa 01       	movw	r30, r20
    78c6:	80 81       	ld	r24, Z
    78c8:	89 83       	std	Y+1, r24	; 0x01
    78ca:	31 01       	movw	r6, r2
    78cc:	81 e0       	ldi	r24, 0x01	; 1
    78ce:	a8 2e       	mov	r10, r24
    78d0:	b1 2c       	mov	r11, r1
    78d2:	13 c0       	rjmp	.+38     	; 0x78fa <vfprintf+0x4ce>
    78d4:	9a 01       	movw	r18, r20
    78d6:	2e 5f       	subi	r18, 0xFE	; 254
    78d8:	3f 4f       	sbci	r19, 0xFF	; 255
    78da:	3d 87       	std	Y+13, r19	; 0x0d
    78dc:	2c 87       	std	Y+12, r18	; 0x0c
    78de:	fa 01       	movw	r30, r20
    78e0:	60 80       	ld	r6, Z
    78e2:	71 80       	ldd	r7, Z+1	; 0x01
    78e4:	06 ff       	sbrs	r16, 6
    78e6:	03 c0       	rjmp	.+6      	; 0x78ee <vfprintf+0x4c2>
    78e8:	61 2f       	mov	r22, r17
    78ea:	70 e0       	ldi	r23, 0x00	; 0
    78ec:	02 c0       	rjmp	.+4      	; 0x78f2 <vfprintf+0x4c6>
    78ee:	6f ef       	ldi	r22, 0xFF	; 255
    78f0:	7f ef       	ldi	r23, 0xFF	; 255
    78f2:	c3 01       	movw	r24, r6
    78f4:	0e 94 ab 42 	call	0x8556	; 0x8556 <strnlen>
    78f8:	5c 01       	movw	r10, r24
    78fa:	0f 77       	andi	r16, 0x7F	; 127
    78fc:	14 c0       	rjmp	.+40     	; 0x7926 <vfprintf+0x4fa>
    78fe:	9a 01       	movw	r18, r20
    7900:	2e 5f       	subi	r18, 0xFE	; 254
    7902:	3f 4f       	sbci	r19, 0xFF	; 255
    7904:	3d 87       	std	Y+13, r19	; 0x0d
    7906:	2c 87       	std	Y+12, r18	; 0x0c
    7908:	fa 01       	movw	r30, r20
    790a:	60 80       	ld	r6, Z
    790c:	71 80       	ldd	r7, Z+1	; 0x01
    790e:	06 ff       	sbrs	r16, 6
    7910:	03 c0       	rjmp	.+6      	; 0x7918 <vfprintf+0x4ec>
    7912:	61 2f       	mov	r22, r17
    7914:	70 e0       	ldi	r23, 0x00	; 0
    7916:	02 c0       	rjmp	.+4      	; 0x791c <vfprintf+0x4f0>
    7918:	6f ef       	ldi	r22, 0xFF	; 255
    791a:	7f ef       	ldi	r23, 0xFF	; 255
    791c:	c3 01       	movw	r24, r6
    791e:	0e 94 a0 42 	call	0x8540	; 0x8540 <strnlen_P>
    7922:	5c 01       	movw	r10, r24
    7924:	00 68       	ori	r16, 0x80	; 128
    7926:	03 fd       	sbrc	r16, 3
    7928:	1c c0       	rjmp	.+56     	; 0x7962 <vfprintf+0x536>
    792a:	06 c0       	rjmp	.+12     	; 0x7938 <vfprintf+0x50c>
    792c:	80 e2       	ldi	r24, 0x20	; 32
    792e:	90 e0       	ldi	r25, 0x00	; 0
    7930:	b6 01       	movw	r22, r12
    7932:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7936:	fa 94       	dec	r15
    7938:	8f 2d       	mov	r24, r15
    793a:	90 e0       	ldi	r25, 0x00	; 0
    793c:	a8 16       	cp	r10, r24
    793e:	b9 06       	cpc	r11, r25
    7940:	a8 f3       	brcs	.-22     	; 0x792c <vfprintf+0x500>
    7942:	0f c0       	rjmp	.+30     	; 0x7962 <vfprintf+0x536>
    7944:	f3 01       	movw	r30, r6
    7946:	07 fd       	sbrc	r16, 7
    7948:	85 91       	lpm	r24, Z+
    794a:	07 ff       	sbrs	r16, 7
    794c:	81 91       	ld	r24, Z+
    794e:	3f 01       	movw	r6, r30
    7950:	90 e0       	ldi	r25, 0x00	; 0
    7952:	b6 01       	movw	r22, r12
    7954:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7958:	f1 10       	cpse	r15, r1
    795a:	fa 94       	dec	r15
    795c:	08 94       	sec
    795e:	a1 08       	sbc	r10, r1
    7960:	b1 08       	sbc	r11, r1
    7962:	a1 14       	cp	r10, r1
    7964:	b1 04       	cpc	r11, r1
    7966:	71 f7       	brne	.-36     	; 0x7944 <vfprintf+0x518>
    7968:	ed c0       	rjmp	.+474    	; 0x7b44 <vfprintf+0x718>
    796a:	84 36       	cpi	r24, 0x64	; 100
    796c:	11 f0       	breq	.+4      	; 0x7972 <vfprintf+0x546>
    796e:	89 36       	cpi	r24, 0x69	; 105
    7970:	61 f5       	brne	.+88     	; 0x79ca <vfprintf+0x59e>
    7972:	07 ff       	sbrs	r16, 7
    7974:	0b c0       	rjmp	.+22     	; 0x798c <vfprintf+0x560>
    7976:	9a 01       	movw	r18, r20
    7978:	2c 5f       	subi	r18, 0xFC	; 252
    797a:	3f 4f       	sbci	r19, 0xFF	; 255
    797c:	3d 87       	std	Y+13, r19	; 0x0d
    797e:	2c 87       	std	Y+12, r18	; 0x0c
    7980:	fa 01       	movw	r30, r20
    7982:	60 81       	ld	r22, Z
    7984:	71 81       	ldd	r23, Z+1	; 0x01
    7986:	82 81       	ldd	r24, Z+2	; 0x02
    7988:	93 81       	ldd	r25, Z+3	; 0x03
    798a:	0c c0       	rjmp	.+24     	; 0x79a4 <vfprintf+0x578>
    798c:	9a 01       	movw	r18, r20
    798e:	2e 5f       	subi	r18, 0xFE	; 254
    7990:	3f 4f       	sbci	r19, 0xFF	; 255
    7992:	3d 87       	std	Y+13, r19	; 0x0d
    7994:	2c 87       	std	Y+12, r18	; 0x0c
    7996:	fa 01       	movw	r30, r20
    7998:	60 81       	ld	r22, Z
    799a:	71 81       	ldd	r23, Z+1	; 0x01
    799c:	88 27       	eor	r24, r24
    799e:	77 fd       	sbrc	r23, 7
    79a0:	80 95       	com	r24
    79a2:	98 2f       	mov	r25, r24
    79a4:	0f 76       	andi	r16, 0x6F	; 111
    79a6:	97 ff       	sbrs	r25, 7
    79a8:	08 c0       	rjmp	.+16     	; 0x79ba <vfprintf+0x58e>
    79aa:	90 95       	com	r25
    79ac:	80 95       	com	r24
    79ae:	70 95       	com	r23
    79b0:	61 95       	neg	r22
    79b2:	7f 4f       	sbci	r23, 0xFF	; 255
    79b4:	8f 4f       	sbci	r24, 0xFF	; 255
    79b6:	9f 4f       	sbci	r25, 0xFF	; 255
    79b8:	00 68       	ori	r16, 0x80	; 128
    79ba:	a1 01       	movw	r20, r2
    79bc:	2a e0       	ldi	r18, 0x0A	; 10
    79be:	30 e0       	ldi	r19, 0x00	; 0
    79c0:	0e 94 e8 43 	call	0x87d0	; 0x87d0 <__ultoa_invert>
    79c4:	98 2e       	mov	r9, r24
    79c6:	92 18       	sub	r9, r2
    79c8:	41 c0       	rjmp	.+130    	; 0x7a4c <vfprintf+0x620>
    79ca:	85 37       	cpi	r24, 0x75	; 117
    79cc:	21 f4       	brne	.+8      	; 0x79d6 <vfprintf+0x5aa>
    79ce:	0f 7e       	andi	r16, 0xEF	; 239
    79d0:	2a e0       	ldi	r18, 0x0A	; 10
    79d2:	30 e0       	ldi	r19, 0x00	; 0
    79d4:	20 c0       	rjmp	.+64     	; 0x7a16 <vfprintf+0x5ea>
    79d6:	09 7f       	andi	r16, 0xF9	; 249
    79d8:	8f 36       	cpi	r24, 0x6F	; 111
    79da:	a9 f0       	breq	.+42     	; 0x7a06 <vfprintf+0x5da>
    79dc:	80 37       	cpi	r24, 0x70	; 112
    79de:	20 f4       	brcc	.+8      	; 0x79e8 <vfprintf+0x5bc>
    79e0:	88 35       	cpi	r24, 0x58	; 88
    79e2:	09 f0       	breq	.+2      	; 0x79e6 <vfprintf+0x5ba>
    79e4:	b2 c0       	rjmp	.+356    	; 0x7b4a <vfprintf+0x71e>
    79e6:	0b c0       	rjmp	.+22     	; 0x79fe <vfprintf+0x5d2>
    79e8:	80 37       	cpi	r24, 0x70	; 112
    79ea:	21 f0       	breq	.+8      	; 0x79f4 <vfprintf+0x5c8>
    79ec:	88 37       	cpi	r24, 0x78	; 120
    79ee:	09 f0       	breq	.+2      	; 0x79f2 <vfprintf+0x5c6>
    79f0:	ac c0       	rjmp	.+344    	; 0x7b4a <vfprintf+0x71e>
    79f2:	01 c0       	rjmp	.+2      	; 0x79f6 <vfprintf+0x5ca>
    79f4:	00 61       	ori	r16, 0x10	; 16
    79f6:	04 ff       	sbrs	r16, 4
    79f8:	09 c0       	rjmp	.+18     	; 0x7a0c <vfprintf+0x5e0>
    79fa:	04 60       	ori	r16, 0x04	; 4
    79fc:	07 c0       	rjmp	.+14     	; 0x7a0c <vfprintf+0x5e0>
    79fe:	04 ff       	sbrs	r16, 4
    7a00:	08 c0       	rjmp	.+16     	; 0x7a12 <vfprintf+0x5e6>
    7a02:	06 60       	ori	r16, 0x06	; 6
    7a04:	06 c0       	rjmp	.+12     	; 0x7a12 <vfprintf+0x5e6>
    7a06:	28 e0       	ldi	r18, 0x08	; 8
    7a08:	30 e0       	ldi	r19, 0x00	; 0
    7a0a:	05 c0       	rjmp	.+10     	; 0x7a16 <vfprintf+0x5ea>
    7a0c:	20 e1       	ldi	r18, 0x10	; 16
    7a0e:	30 e0       	ldi	r19, 0x00	; 0
    7a10:	02 c0       	rjmp	.+4      	; 0x7a16 <vfprintf+0x5ea>
    7a12:	20 e1       	ldi	r18, 0x10	; 16
    7a14:	32 e0       	ldi	r19, 0x02	; 2
    7a16:	07 ff       	sbrs	r16, 7
    7a18:	0a c0       	rjmp	.+20     	; 0x7a2e <vfprintf+0x602>
    7a1a:	ca 01       	movw	r24, r20
    7a1c:	04 96       	adiw	r24, 0x04	; 4
    7a1e:	9d 87       	std	Y+13, r25	; 0x0d
    7a20:	8c 87       	std	Y+12, r24	; 0x0c
    7a22:	fa 01       	movw	r30, r20
    7a24:	60 81       	ld	r22, Z
    7a26:	71 81       	ldd	r23, Z+1	; 0x01
    7a28:	82 81       	ldd	r24, Z+2	; 0x02
    7a2a:	93 81       	ldd	r25, Z+3	; 0x03
    7a2c:	09 c0       	rjmp	.+18     	; 0x7a40 <vfprintf+0x614>
    7a2e:	ca 01       	movw	r24, r20
    7a30:	02 96       	adiw	r24, 0x02	; 2
    7a32:	9d 87       	std	Y+13, r25	; 0x0d
    7a34:	8c 87       	std	Y+12, r24	; 0x0c
    7a36:	fa 01       	movw	r30, r20
    7a38:	60 81       	ld	r22, Z
    7a3a:	71 81       	ldd	r23, Z+1	; 0x01
    7a3c:	80 e0       	ldi	r24, 0x00	; 0
    7a3e:	90 e0       	ldi	r25, 0x00	; 0
    7a40:	a1 01       	movw	r20, r2
    7a42:	0e 94 e8 43 	call	0x87d0	; 0x87d0 <__ultoa_invert>
    7a46:	98 2e       	mov	r9, r24
    7a48:	92 18       	sub	r9, r2
    7a4a:	0f 77       	andi	r16, 0x7F	; 127
    7a4c:	06 ff       	sbrs	r16, 6
    7a4e:	09 c0       	rjmp	.+18     	; 0x7a62 <vfprintf+0x636>
    7a50:	0e 7f       	andi	r16, 0xFE	; 254
    7a52:	91 16       	cp	r9, r17
    7a54:	30 f4       	brcc	.+12     	; 0x7a62 <vfprintf+0x636>
    7a56:	04 ff       	sbrs	r16, 4
    7a58:	06 c0       	rjmp	.+12     	; 0x7a66 <vfprintf+0x63a>
    7a5a:	02 fd       	sbrc	r16, 2
    7a5c:	04 c0       	rjmp	.+8      	; 0x7a66 <vfprintf+0x63a>
    7a5e:	0f 7e       	andi	r16, 0xEF	; 239
    7a60:	02 c0       	rjmp	.+4      	; 0x7a66 <vfprintf+0x63a>
    7a62:	e9 2c       	mov	r14, r9
    7a64:	01 c0       	rjmp	.+2      	; 0x7a68 <vfprintf+0x63c>
    7a66:	e1 2e       	mov	r14, r17
    7a68:	80 2f       	mov	r24, r16
    7a6a:	90 e0       	ldi	r25, 0x00	; 0
    7a6c:	04 ff       	sbrs	r16, 4
    7a6e:	0c c0       	rjmp	.+24     	; 0x7a88 <vfprintf+0x65c>
    7a70:	fe 01       	movw	r30, r28
    7a72:	e9 0d       	add	r30, r9
    7a74:	f1 1d       	adc	r31, r1
    7a76:	20 81       	ld	r18, Z
    7a78:	20 33       	cpi	r18, 0x30	; 48
    7a7a:	11 f4       	brne	.+4      	; 0x7a80 <vfprintf+0x654>
    7a7c:	09 7e       	andi	r16, 0xE9	; 233
    7a7e:	09 c0       	rjmp	.+18     	; 0x7a92 <vfprintf+0x666>
    7a80:	e3 94       	inc	r14
    7a82:	02 ff       	sbrs	r16, 2
    7a84:	06 c0       	rjmp	.+12     	; 0x7a92 <vfprintf+0x666>
    7a86:	04 c0       	rjmp	.+8      	; 0x7a90 <vfprintf+0x664>
    7a88:	86 78       	andi	r24, 0x86	; 134
    7a8a:	90 70       	andi	r25, 0x00	; 0
    7a8c:	00 97       	sbiw	r24, 0x00	; 0
    7a8e:	09 f0       	breq	.+2      	; 0x7a92 <vfprintf+0x666>
    7a90:	e3 94       	inc	r14
    7a92:	a0 2e       	mov	r10, r16
    7a94:	bb 24       	eor	r11, r11
    7a96:	03 fd       	sbrc	r16, 3
    7a98:	14 c0       	rjmp	.+40     	; 0x7ac2 <vfprintf+0x696>
    7a9a:	00 ff       	sbrs	r16, 0
    7a9c:	0f c0       	rjmp	.+30     	; 0x7abc <vfprintf+0x690>
    7a9e:	ef 14       	cp	r14, r15
    7aa0:	28 f4       	brcc	.+10     	; 0x7aac <vfprintf+0x680>
    7aa2:	19 2d       	mov	r17, r9
    7aa4:	1f 0d       	add	r17, r15
    7aa6:	1e 19       	sub	r17, r14
    7aa8:	ef 2c       	mov	r14, r15
    7aaa:	08 c0       	rjmp	.+16     	; 0x7abc <vfprintf+0x690>
    7aac:	19 2d       	mov	r17, r9
    7aae:	06 c0       	rjmp	.+12     	; 0x7abc <vfprintf+0x690>
    7ab0:	80 e2       	ldi	r24, 0x20	; 32
    7ab2:	90 e0       	ldi	r25, 0x00	; 0
    7ab4:	b6 01       	movw	r22, r12
    7ab6:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7aba:	e3 94       	inc	r14
    7abc:	ef 14       	cp	r14, r15
    7abe:	c0 f3       	brcs	.-16     	; 0x7ab0 <vfprintf+0x684>
    7ac0:	04 c0       	rjmp	.+8      	; 0x7aca <vfprintf+0x69e>
    7ac2:	ef 14       	cp	r14, r15
    7ac4:	10 f4       	brcc	.+4      	; 0x7aca <vfprintf+0x69e>
    7ac6:	fe 18       	sub	r15, r14
    7ac8:	01 c0       	rjmp	.+2      	; 0x7acc <vfprintf+0x6a0>
    7aca:	ff 24       	eor	r15, r15
    7acc:	a4 fe       	sbrs	r10, 4
    7ace:	0f c0       	rjmp	.+30     	; 0x7aee <vfprintf+0x6c2>
    7ad0:	80 e3       	ldi	r24, 0x30	; 48
    7ad2:	90 e0       	ldi	r25, 0x00	; 0
    7ad4:	b6 01       	movw	r22, r12
    7ad6:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7ada:	a2 fe       	sbrs	r10, 2
    7adc:	1f c0       	rjmp	.+62     	; 0x7b1c <vfprintf+0x6f0>
    7ade:	a1 fe       	sbrs	r10, 1
    7ae0:	03 c0       	rjmp	.+6      	; 0x7ae8 <vfprintf+0x6bc>
    7ae2:	88 e5       	ldi	r24, 0x58	; 88
    7ae4:	90 e0       	ldi	r25, 0x00	; 0
    7ae6:	10 c0       	rjmp	.+32     	; 0x7b08 <vfprintf+0x6dc>
    7ae8:	88 e7       	ldi	r24, 0x78	; 120
    7aea:	90 e0       	ldi	r25, 0x00	; 0
    7aec:	0d c0       	rjmp	.+26     	; 0x7b08 <vfprintf+0x6dc>
    7aee:	c5 01       	movw	r24, r10
    7af0:	86 78       	andi	r24, 0x86	; 134
    7af2:	90 70       	andi	r25, 0x00	; 0
    7af4:	00 97       	sbiw	r24, 0x00	; 0
    7af6:	91 f0       	breq	.+36     	; 0x7b1c <vfprintf+0x6f0>
    7af8:	a1 fc       	sbrc	r10, 1
    7afa:	02 c0       	rjmp	.+4      	; 0x7b00 <vfprintf+0x6d4>
    7afc:	80 e2       	ldi	r24, 0x20	; 32
    7afe:	01 c0       	rjmp	.+2      	; 0x7b02 <vfprintf+0x6d6>
    7b00:	8b e2       	ldi	r24, 0x2B	; 43
    7b02:	07 fd       	sbrc	r16, 7
    7b04:	8d e2       	ldi	r24, 0x2D	; 45
    7b06:	90 e0       	ldi	r25, 0x00	; 0
    7b08:	b6 01       	movw	r22, r12
    7b0a:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7b0e:	06 c0       	rjmp	.+12     	; 0x7b1c <vfprintf+0x6f0>
    7b10:	80 e3       	ldi	r24, 0x30	; 48
    7b12:	90 e0       	ldi	r25, 0x00	; 0
    7b14:	b6 01       	movw	r22, r12
    7b16:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7b1a:	11 50       	subi	r17, 0x01	; 1
    7b1c:	91 16       	cp	r9, r17
    7b1e:	c0 f3       	brcs	.-16     	; 0x7b10 <vfprintf+0x6e4>
    7b20:	9a 94       	dec	r9
    7b22:	f1 01       	movw	r30, r2
    7b24:	e9 0d       	add	r30, r9
    7b26:	f1 1d       	adc	r31, r1
    7b28:	80 81       	ld	r24, Z
    7b2a:	90 e0       	ldi	r25, 0x00	; 0
    7b2c:	b6 01       	movw	r22, r12
    7b2e:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7b32:	99 20       	and	r9, r9
    7b34:	a9 f7       	brne	.-22     	; 0x7b20 <vfprintf+0x6f4>
    7b36:	06 c0       	rjmp	.+12     	; 0x7b44 <vfprintf+0x718>
    7b38:	80 e2       	ldi	r24, 0x20	; 32
    7b3a:	90 e0       	ldi	r25, 0x00	; 0
    7b3c:	b6 01       	movw	r22, r12
    7b3e:	0e 94 43 43 	call	0x8686	; 0x8686 <fputc>
    7b42:	fa 94       	dec	r15
    7b44:	ff 20       	and	r15, r15
    7b46:	c1 f7       	brne	.-16     	; 0x7b38 <vfprintf+0x70c>
    7b48:	95 cc       	rjmp	.-1750   	; 0x7474 <vfprintf+0x48>
    7b4a:	f6 01       	movw	r30, r12
    7b4c:	26 81       	ldd	r18, Z+6	; 0x06
    7b4e:	37 81       	ldd	r19, Z+7	; 0x07
    7b50:	02 c0       	rjmp	.+4      	; 0x7b56 <vfprintf+0x72a>
    7b52:	2f ef       	ldi	r18, 0xFF	; 255
    7b54:	3f ef       	ldi	r19, 0xFF	; 255
    7b56:	c9 01       	movw	r24, r18
    7b58:	63 96       	adiw	r28, 0x13	; 19
    7b5a:	0f b6       	in	r0, 0x3f	; 63
    7b5c:	f8 94       	cli
    7b5e:	de bf       	out	0x3e, r29	; 62
    7b60:	0f be       	out	0x3f, r0	; 63
    7b62:	cd bf       	out	0x3d, r28	; 61
    7b64:	cf 91       	pop	r28
    7b66:	df 91       	pop	r29
    7b68:	1f 91       	pop	r17
    7b6a:	0f 91       	pop	r16
    7b6c:	ff 90       	pop	r15
    7b6e:	ef 90       	pop	r14
    7b70:	df 90       	pop	r13
    7b72:	cf 90       	pop	r12
    7b74:	bf 90       	pop	r11
    7b76:	af 90       	pop	r10
    7b78:	9f 90       	pop	r9
    7b7a:	8f 90       	pop	r8
    7b7c:	7f 90       	pop	r7
    7b7e:	6f 90       	pop	r6
    7b80:	5f 90       	pop	r5
    7b82:	4f 90       	pop	r4
    7b84:	3f 90       	pop	r3
    7b86:	2f 90       	pop	r2
    7b88:	08 95       	ret

00007b8a <__subsf3>:
    7b8a:	50 58       	subi	r21, 0x80	; 128

00007b8c <__addsf3>:
    7b8c:	bb 27       	eor	r27, r27
    7b8e:	aa 27       	eor	r26, r26
    7b90:	0e d0       	rcall	.+28     	; 0x7bae <__addsf3x>
    7b92:	48 c1       	rjmp	.+656    	; 0x7e24 <__fp_round>
    7b94:	39 d1       	rcall	.+626    	; 0x7e08 <__fp_pscA>
    7b96:	30 f0       	brcs	.+12     	; 0x7ba4 <__addsf3+0x18>
    7b98:	3e d1       	rcall	.+636    	; 0x7e16 <__fp_pscB>
    7b9a:	20 f0       	brcs	.+8      	; 0x7ba4 <__addsf3+0x18>
    7b9c:	31 f4       	brne	.+12     	; 0x7baa <__addsf3+0x1e>
    7b9e:	9f 3f       	cpi	r25, 0xFF	; 255
    7ba0:	11 f4       	brne	.+4      	; 0x7ba6 <__addsf3+0x1a>
    7ba2:	1e f4       	brtc	.+6      	; 0x7baa <__addsf3+0x1e>
    7ba4:	2e c1       	rjmp	.+604    	; 0x7e02 <__fp_nan>
    7ba6:	0e f4       	brtc	.+2      	; 0x7baa <__addsf3+0x1e>
    7ba8:	e0 95       	com	r30
    7baa:	e7 fb       	bst	r30, 7
    7bac:	24 c1       	rjmp	.+584    	; 0x7df6 <__fp_inf>

00007bae <__addsf3x>:
    7bae:	e9 2f       	mov	r30, r25
    7bb0:	4a d1       	rcall	.+660    	; 0x7e46 <__fp_split3>
    7bb2:	80 f3       	brcs	.-32     	; 0x7b94 <__addsf3+0x8>
    7bb4:	ba 17       	cp	r27, r26
    7bb6:	62 07       	cpc	r22, r18
    7bb8:	73 07       	cpc	r23, r19
    7bba:	84 07       	cpc	r24, r20
    7bbc:	95 07       	cpc	r25, r21
    7bbe:	18 f0       	brcs	.+6      	; 0x7bc6 <__addsf3x+0x18>
    7bc0:	71 f4       	brne	.+28     	; 0x7bde <__addsf3x+0x30>
    7bc2:	9e f5       	brtc	.+102    	; 0x7c2a <__addsf3x+0x7c>
    7bc4:	62 c1       	rjmp	.+708    	; 0x7e8a <__fp_zero>
    7bc6:	0e f4       	brtc	.+2      	; 0x7bca <__addsf3x+0x1c>
    7bc8:	e0 95       	com	r30
    7bca:	0b 2e       	mov	r0, r27
    7bcc:	ba 2f       	mov	r27, r26
    7bce:	a0 2d       	mov	r26, r0
    7bd0:	0b 01       	movw	r0, r22
    7bd2:	b9 01       	movw	r22, r18
    7bd4:	90 01       	movw	r18, r0
    7bd6:	0c 01       	movw	r0, r24
    7bd8:	ca 01       	movw	r24, r20
    7bda:	a0 01       	movw	r20, r0
    7bdc:	11 24       	eor	r1, r1
    7bde:	ff 27       	eor	r31, r31
    7be0:	59 1b       	sub	r21, r25
    7be2:	99 f0       	breq	.+38     	; 0x7c0a <__addsf3x+0x5c>
    7be4:	59 3f       	cpi	r21, 0xF9	; 249
    7be6:	50 f4       	brcc	.+20     	; 0x7bfc <__addsf3x+0x4e>
    7be8:	50 3e       	cpi	r21, 0xE0	; 224
    7bea:	68 f1       	brcs	.+90     	; 0x7c46 <__addsf3x+0x98>
    7bec:	1a 16       	cp	r1, r26
    7bee:	f0 40       	sbci	r31, 0x00	; 0
    7bf0:	a2 2f       	mov	r26, r18
    7bf2:	23 2f       	mov	r18, r19
    7bf4:	34 2f       	mov	r19, r20
    7bf6:	44 27       	eor	r20, r20
    7bf8:	58 5f       	subi	r21, 0xF8	; 248
    7bfa:	f3 cf       	rjmp	.-26     	; 0x7be2 <__addsf3x+0x34>
    7bfc:	46 95       	lsr	r20
    7bfe:	37 95       	ror	r19
    7c00:	27 95       	ror	r18
    7c02:	a7 95       	ror	r26
    7c04:	f0 40       	sbci	r31, 0x00	; 0
    7c06:	53 95       	inc	r21
    7c08:	c9 f7       	brne	.-14     	; 0x7bfc <__addsf3x+0x4e>
    7c0a:	7e f4       	brtc	.+30     	; 0x7c2a <__addsf3x+0x7c>
    7c0c:	1f 16       	cp	r1, r31
    7c0e:	ba 0b       	sbc	r27, r26
    7c10:	62 0b       	sbc	r22, r18
    7c12:	73 0b       	sbc	r23, r19
    7c14:	84 0b       	sbc	r24, r20
    7c16:	ba f0       	brmi	.+46     	; 0x7c46 <__addsf3x+0x98>
    7c18:	91 50       	subi	r25, 0x01	; 1
    7c1a:	a1 f0       	breq	.+40     	; 0x7c44 <__addsf3x+0x96>
    7c1c:	ff 0f       	add	r31, r31
    7c1e:	bb 1f       	adc	r27, r27
    7c20:	66 1f       	adc	r22, r22
    7c22:	77 1f       	adc	r23, r23
    7c24:	88 1f       	adc	r24, r24
    7c26:	c2 f7       	brpl	.-16     	; 0x7c18 <__addsf3x+0x6a>
    7c28:	0e c0       	rjmp	.+28     	; 0x7c46 <__addsf3x+0x98>
    7c2a:	ba 0f       	add	r27, r26
    7c2c:	62 1f       	adc	r22, r18
    7c2e:	73 1f       	adc	r23, r19
    7c30:	84 1f       	adc	r24, r20
    7c32:	48 f4       	brcc	.+18     	; 0x7c46 <__addsf3x+0x98>
    7c34:	87 95       	ror	r24
    7c36:	77 95       	ror	r23
    7c38:	67 95       	ror	r22
    7c3a:	b7 95       	ror	r27
    7c3c:	f7 95       	ror	r31
    7c3e:	9e 3f       	cpi	r25, 0xFE	; 254
    7c40:	08 f0       	brcs	.+2      	; 0x7c44 <__addsf3x+0x96>
    7c42:	b3 cf       	rjmp	.-154    	; 0x7baa <__addsf3+0x1e>
    7c44:	93 95       	inc	r25
    7c46:	88 0f       	add	r24, r24
    7c48:	08 f0       	brcs	.+2      	; 0x7c4c <__addsf3x+0x9e>
    7c4a:	99 27       	eor	r25, r25
    7c4c:	ee 0f       	add	r30, r30
    7c4e:	97 95       	ror	r25
    7c50:	87 95       	ror	r24
    7c52:	08 95       	ret

00007c54 <__divsf3>:
    7c54:	0c d0       	rcall	.+24     	; 0x7c6e <__divsf3x>
    7c56:	e6 c0       	rjmp	.+460    	; 0x7e24 <__fp_round>
    7c58:	de d0       	rcall	.+444    	; 0x7e16 <__fp_pscB>
    7c5a:	40 f0       	brcs	.+16     	; 0x7c6c <__divsf3+0x18>
    7c5c:	d5 d0       	rcall	.+426    	; 0x7e08 <__fp_pscA>
    7c5e:	30 f0       	brcs	.+12     	; 0x7c6c <__divsf3+0x18>
    7c60:	21 f4       	brne	.+8      	; 0x7c6a <__divsf3+0x16>
    7c62:	5f 3f       	cpi	r21, 0xFF	; 255
    7c64:	19 f0       	breq	.+6      	; 0x7c6c <__divsf3+0x18>
    7c66:	c7 c0       	rjmp	.+398    	; 0x7df6 <__fp_inf>
    7c68:	51 11       	cpse	r21, r1
    7c6a:	10 c1       	rjmp	.+544    	; 0x7e8c <__fp_szero>
    7c6c:	ca c0       	rjmp	.+404    	; 0x7e02 <__fp_nan>

00007c6e <__divsf3x>:
    7c6e:	eb d0       	rcall	.+470    	; 0x7e46 <__fp_split3>
    7c70:	98 f3       	brcs	.-26     	; 0x7c58 <__divsf3+0x4>

00007c72 <__divsf3_pse>:
    7c72:	99 23       	and	r25, r25
    7c74:	c9 f3       	breq	.-14     	; 0x7c68 <__divsf3+0x14>
    7c76:	55 23       	and	r21, r21
    7c78:	b1 f3       	breq	.-20     	; 0x7c66 <__divsf3+0x12>
    7c7a:	95 1b       	sub	r25, r21
    7c7c:	55 0b       	sbc	r21, r21
    7c7e:	bb 27       	eor	r27, r27
    7c80:	aa 27       	eor	r26, r26
    7c82:	62 17       	cp	r22, r18
    7c84:	73 07       	cpc	r23, r19
    7c86:	84 07       	cpc	r24, r20
    7c88:	38 f0       	brcs	.+14     	; 0x7c98 <__divsf3_pse+0x26>
    7c8a:	9f 5f       	subi	r25, 0xFF	; 255
    7c8c:	5f 4f       	sbci	r21, 0xFF	; 255
    7c8e:	22 0f       	add	r18, r18
    7c90:	33 1f       	adc	r19, r19
    7c92:	44 1f       	adc	r20, r20
    7c94:	aa 1f       	adc	r26, r26
    7c96:	a9 f3       	breq	.-22     	; 0x7c82 <__divsf3_pse+0x10>
    7c98:	33 d0       	rcall	.+102    	; 0x7d00 <__divsf3_pse+0x8e>
    7c9a:	0e 2e       	mov	r0, r30
    7c9c:	3a f0       	brmi	.+14     	; 0x7cac <__divsf3_pse+0x3a>
    7c9e:	e0 e8       	ldi	r30, 0x80	; 128
    7ca0:	30 d0       	rcall	.+96     	; 0x7d02 <__divsf3_pse+0x90>
    7ca2:	91 50       	subi	r25, 0x01	; 1
    7ca4:	50 40       	sbci	r21, 0x00	; 0
    7ca6:	e6 95       	lsr	r30
    7ca8:	00 1c       	adc	r0, r0
    7caa:	ca f7       	brpl	.-14     	; 0x7c9e <__divsf3_pse+0x2c>
    7cac:	29 d0       	rcall	.+82     	; 0x7d00 <__divsf3_pse+0x8e>
    7cae:	fe 2f       	mov	r31, r30
    7cb0:	27 d0       	rcall	.+78     	; 0x7d00 <__divsf3_pse+0x8e>
    7cb2:	66 0f       	add	r22, r22
    7cb4:	77 1f       	adc	r23, r23
    7cb6:	88 1f       	adc	r24, r24
    7cb8:	bb 1f       	adc	r27, r27
    7cba:	26 17       	cp	r18, r22
    7cbc:	37 07       	cpc	r19, r23
    7cbe:	48 07       	cpc	r20, r24
    7cc0:	ab 07       	cpc	r26, r27
    7cc2:	b0 e8       	ldi	r27, 0x80	; 128
    7cc4:	09 f0       	breq	.+2      	; 0x7cc8 <__divsf3_pse+0x56>
    7cc6:	bb 0b       	sbc	r27, r27
    7cc8:	80 2d       	mov	r24, r0
    7cca:	bf 01       	movw	r22, r30
    7ccc:	ff 27       	eor	r31, r31
    7cce:	93 58       	subi	r25, 0x83	; 131
    7cd0:	5f 4f       	sbci	r21, 0xFF	; 255
    7cd2:	2a f0       	brmi	.+10     	; 0x7cde <__divsf3_pse+0x6c>
    7cd4:	9e 3f       	cpi	r25, 0xFE	; 254
    7cd6:	51 05       	cpc	r21, r1
    7cd8:	68 f0       	brcs	.+26     	; 0x7cf4 <__divsf3_pse+0x82>
    7cda:	8d c0       	rjmp	.+282    	; 0x7df6 <__fp_inf>
    7cdc:	d7 c0       	rjmp	.+430    	; 0x7e8c <__fp_szero>
    7cde:	5f 3f       	cpi	r21, 0xFF	; 255
    7ce0:	ec f3       	brlt	.-6      	; 0x7cdc <__divsf3_pse+0x6a>
    7ce2:	98 3e       	cpi	r25, 0xE8	; 232
    7ce4:	dc f3       	brlt	.-10     	; 0x7cdc <__divsf3_pse+0x6a>
    7ce6:	86 95       	lsr	r24
    7ce8:	77 95       	ror	r23
    7cea:	67 95       	ror	r22
    7cec:	b7 95       	ror	r27
    7cee:	f7 95       	ror	r31
    7cf0:	9f 5f       	subi	r25, 0xFF	; 255
    7cf2:	c9 f7       	brne	.-14     	; 0x7ce6 <__divsf3_pse+0x74>
    7cf4:	88 0f       	add	r24, r24
    7cf6:	91 1d       	adc	r25, r1
    7cf8:	96 95       	lsr	r25
    7cfa:	87 95       	ror	r24
    7cfc:	97 f9       	bld	r25, 7
    7cfe:	08 95       	ret
    7d00:	e1 e0       	ldi	r30, 0x01	; 1
    7d02:	66 0f       	add	r22, r22
    7d04:	77 1f       	adc	r23, r23
    7d06:	88 1f       	adc	r24, r24
    7d08:	bb 1f       	adc	r27, r27
    7d0a:	62 17       	cp	r22, r18
    7d0c:	73 07       	cpc	r23, r19
    7d0e:	84 07       	cpc	r24, r20
    7d10:	ba 07       	cpc	r27, r26
    7d12:	20 f0       	brcs	.+8      	; 0x7d1c <__divsf3_pse+0xaa>
    7d14:	62 1b       	sub	r22, r18
    7d16:	73 0b       	sbc	r23, r19
    7d18:	84 0b       	sbc	r24, r20
    7d1a:	ba 0b       	sbc	r27, r26
    7d1c:	ee 1f       	adc	r30, r30
    7d1e:	88 f7       	brcc	.-30     	; 0x7d02 <__divsf3_pse+0x90>
    7d20:	e0 95       	com	r30
    7d22:	08 95       	ret

00007d24 <__fixunssfsi>:
    7d24:	98 d0       	rcall	.+304    	; 0x7e56 <__fp_splitA>
    7d26:	88 f0       	brcs	.+34     	; 0x7d4a <__fixunssfsi+0x26>
    7d28:	9f 57       	subi	r25, 0x7F	; 127
    7d2a:	90 f0       	brcs	.+36     	; 0x7d50 <__fixunssfsi+0x2c>
    7d2c:	b9 2f       	mov	r27, r25
    7d2e:	99 27       	eor	r25, r25
    7d30:	b7 51       	subi	r27, 0x17	; 23
    7d32:	a0 f0       	brcs	.+40     	; 0x7d5c <__fixunssfsi+0x38>
    7d34:	d1 f0       	breq	.+52     	; 0x7d6a <__fixunssfsi+0x46>
    7d36:	66 0f       	add	r22, r22
    7d38:	77 1f       	adc	r23, r23
    7d3a:	88 1f       	adc	r24, r24
    7d3c:	99 1f       	adc	r25, r25
    7d3e:	1a f0       	brmi	.+6      	; 0x7d46 <__fixunssfsi+0x22>
    7d40:	ba 95       	dec	r27
    7d42:	c9 f7       	brne	.-14     	; 0x7d36 <__fixunssfsi+0x12>
    7d44:	12 c0       	rjmp	.+36     	; 0x7d6a <__fixunssfsi+0x46>
    7d46:	b1 30       	cpi	r27, 0x01	; 1
    7d48:	81 f0       	breq	.+32     	; 0x7d6a <__fixunssfsi+0x46>
    7d4a:	9f d0       	rcall	.+318    	; 0x7e8a <__fp_zero>
    7d4c:	b1 e0       	ldi	r27, 0x01	; 1
    7d4e:	08 95       	ret
    7d50:	9c c0       	rjmp	.+312    	; 0x7e8a <__fp_zero>
    7d52:	67 2f       	mov	r22, r23
    7d54:	78 2f       	mov	r23, r24
    7d56:	88 27       	eor	r24, r24
    7d58:	b8 5f       	subi	r27, 0xF8	; 248
    7d5a:	39 f0       	breq	.+14     	; 0x7d6a <__fixunssfsi+0x46>
    7d5c:	b9 3f       	cpi	r27, 0xF9	; 249
    7d5e:	cc f3       	brlt	.-14     	; 0x7d52 <__fixunssfsi+0x2e>
    7d60:	86 95       	lsr	r24
    7d62:	77 95       	ror	r23
    7d64:	67 95       	ror	r22
    7d66:	b3 95       	inc	r27
    7d68:	d9 f7       	brne	.-10     	; 0x7d60 <__fixunssfsi+0x3c>
    7d6a:	3e f4       	brtc	.+14     	; 0x7d7a <__fixunssfsi+0x56>
    7d6c:	90 95       	com	r25
    7d6e:	80 95       	com	r24
    7d70:	70 95       	com	r23
    7d72:	61 95       	neg	r22
    7d74:	7f 4f       	sbci	r23, 0xFF	; 255
    7d76:	8f 4f       	sbci	r24, 0xFF	; 255
    7d78:	9f 4f       	sbci	r25, 0xFF	; 255
    7d7a:	08 95       	ret

00007d7c <__floatunsisf>:
    7d7c:	e8 94       	clt
    7d7e:	09 c0       	rjmp	.+18     	; 0x7d92 <__floatsisf+0x12>

00007d80 <__floatsisf>:
    7d80:	97 fb       	bst	r25, 7
    7d82:	3e f4       	brtc	.+14     	; 0x7d92 <__floatsisf+0x12>
    7d84:	90 95       	com	r25
    7d86:	80 95       	com	r24
    7d88:	70 95       	com	r23
    7d8a:	61 95       	neg	r22
    7d8c:	7f 4f       	sbci	r23, 0xFF	; 255
    7d8e:	8f 4f       	sbci	r24, 0xFF	; 255
    7d90:	9f 4f       	sbci	r25, 0xFF	; 255
    7d92:	99 23       	and	r25, r25
    7d94:	a9 f0       	breq	.+42     	; 0x7dc0 <__floatsisf+0x40>
    7d96:	f9 2f       	mov	r31, r25
    7d98:	96 e9       	ldi	r25, 0x96	; 150
    7d9a:	bb 27       	eor	r27, r27
    7d9c:	93 95       	inc	r25
    7d9e:	f6 95       	lsr	r31
    7da0:	87 95       	ror	r24
    7da2:	77 95       	ror	r23
    7da4:	67 95       	ror	r22
    7da6:	b7 95       	ror	r27
    7da8:	f1 11       	cpse	r31, r1
    7daa:	f8 cf       	rjmp	.-16     	; 0x7d9c <__floatsisf+0x1c>
    7dac:	fa f4       	brpl	.+62     	; 0x7dec <__floatsisf+0x6c>
    7dae:	bb 0f       	add	r27, r27
    7db0:	11 f4       	brne	.+4      	; 0x7db6 <__floatsisf+0x36>
    7db2:	60 ff       	sbrs	r22, 0
    7db4:	1b c0       	rjmp	.+54     	; 0x7dec <__floatsisf+0x6c>
    7db6:	6f 5f       	subi	r22, 0xFF	; 255
    7db8:	7f 4f       	sbci	r23, 0xFF	; 255
    7dba:	8f 4f       	sbci	r24, 0xFF	; 255
    7dbc:	9f 4f       	sbci	r25, 0xFF	; 255
    7dbe:	16 c0       	rjmp	.+44     	; 0x7dec <__floatsisf+0x6c>
    7dc0:	88 23       	and	r24, r24
    7dc2:	11 f0       	breq	.+4      	; 0x7dc8 <__floatsisf+0x48>
    7dc4:	96 e9       	ldi	r25, 0x96	; 150
    7dc6:	11 c0       	rjmp	.+34     	; 0x7dea <__floatsisf+0x6a>
    7dc8:	77 23       	and	r23, r23
    7dca:	21 f0       	breq	.+8      	; 0x7dd4 <__floatsisf+0x54>
    7dcc:	9e e8       	ldi	r25, 0x8E	; 142
    7dce:	87 2f       	mov	r24, r23
    7dd0:	76 2f       	mov	r23, r22
    7dd2:	05 c0       	rjmp	.+10     	; 0x7dde <__floatsisf+0x5e>
    7dd4:	66 23       	and	r22, r22
    7dd6:	71 f0       	breq	.+28     	; 0x7df4 <__floatsisf+0x74>
    7dd8:	96 e8       	ldi	r25, 0x86	; 134
    7dda:	86 2f       	mov	r24, r22
    7ddc:	70 e0       	ldi	r23, 0x00	; 0
    7dde:	60 e0       	ldi	r22, 0x00	; 0
    7de0:	2a f0       	brmi	.+10     	; 0x7dec <__floatsisf+0x6c>
    7de2:	9a 95       	dec	r25
    7de4:	66 0f       	add	r22, r22
    7de6:	77 1f       	adc	r23, r23
    7de8:	88 1f       	adc	r24, r24
    7dea:	da f7       	brpl	.-10     	; 0x7de2 <__floatsisf+0x62>
    7dec:	88 0f       	add	r24, r24
    7dee:	96 95       	lsr	r25
    7df0:	87 95       	ror	r24
    7df2:	97 f9       	bld	r25, 7
    7df4:	08 95       	ret

00007df6 <__fp_inf>:
    7df6:	97 f9       	bld	r25, 7
    7df8:	9f 67       	ori	r25, 0x7F	; 127
    7dfa:	80 e8       	ldi	r24, 0x80	; 128
    7dfc:	70 e0       	ldi	r23, 0x00	; 0
    7dfe:	60 e0       	ldi	r22, 0x00	; 0
    7e00:	08 95       	ret

00007e02 <__fp_nan>:
    7e02:	9f ef       	ldi	r25, 0xFF	; 255
    7e04:	80 ec       	ldi	r24, 0xC0	; 192
    7e06:	08 95       	ret

00007e08 <__fp_pscA>:
    7e08:	00 24       	eor	r0, r0
    7e0a:	0a 94       	dec	r0
    7e0c:	16 16       	cp	r1, r22
    7e0e:	17 06       	cpc	r1, r23
    7e10:	18 06       	cpc	r1, r24
    7e12:	09 06       	cpc	r0, r25
    7e14:	08 95       	ret

00007e16 <__fp_pscB>:
    7e16:	00 24       	eor	r0, r0
    7e18:	0a 94       	dec	r0
    7e1a:	12 16       	cp	r1, r18
    7e1c:	13 06       	cpc	r1, r19
    7e1e:	14 06       	cpc	r1, r20
    7e20:	05 06       	cpc	r0, r21
    7e22:	08 95       	ret

00007e24 <__fp_round>:
    7e24:	09 2e       	mov	r0, r25
    7e26:	03 94       	inc	r0
    7e28:	00 0c       	add	r0, r0
    7e2a:	11 f4       	brne	.+4      	; 0x7e30 <__fp_round+0xc>
    7e2c:	88 23       	and	r24, r24
    7e2e:	52 f0       	brmi	.+20     	; 0x7e44 <__fp_round+0x20>
    7e30:	bb 0f       	add	r27, r27
    7e32:	40 f4       	brcc	.+16     	; 0x7e44 <__fp_round+0x20>
    7e34:	bf 2b       	or	r27, r31
    7e36:	11 f4       	brne	.+4      	; 0x7e3c <__fp_round+0x18>
    7e38:	60 ff       	sbrs	r22, 0
    7e3a:	04 c0       	rjmp	.+8      	; 0x7e44 <__fp_round+0x20>
    7e3c:	6f 5f       	subi	r22, 0xFF	; 255
    7e3e:	7f 4f       	sbci	r23, 0xFF	; 255
    7e40:	8f 4f       	sbci	r24, 0xFF	; 255
    7e42:	9f 4f       	sbci	r25, 0xFF	; 255
    7e44:	08 95       	ret

00007e46 <__fp_split3>:
    7e46:	57 fd       	sbrc	r21, 7
    7e48:	90 58       	subi	r25, 0x80	; 128
    7e4a:	44 0f       	add	r20, r20
    7e4c:	55 1f       	adc	r21, r21
    7e4e:	59 f0       	breq	.+22     	; 0x7e66 <__fp_splitA+0x10>
    7e50:	5f 3f       	cpi	r21, 0xFF	; 255
    7e52:	71 f0       	breq	.+28     	; 0x7e70 <__fp_splitA+0x1a>
    7e54:	47 95       	ror	r20

00007e56 <__fp_splitA>:
    7e56:	88 0f       	add	r24, r24
    7e58:	97 fb       	bst	r25, 7
    7e5a:	99 1f       	adc	r25, r25
    7e5c:	61 f0       	breq	.+24     	; 0x7e76 <__fp_splitA+0x20>
    7e5e:	9f 3f       	cpi	r25, 0xFF	; 255
    7e60:	79 f0       	breq	.+30     	; 0x7e80 <__fp_splitA+0x2a>
    7e62:	87 95       	ror	r24
    7e64:	08 95       	ret
    7e66:	12 16       	cp	r1, r18
    7e68:	13 06       	cpc	r1, r19
    7e6a:	14 06       	cpc	r1, r20
    7e6c:	55 1f       	adc	r21, r21
    7e6e:	f2 cf       	rjmp	.-28     	; 0x7e54 <__fp_split3+0xe>
    7e70:	46 95       	lsr	r20
    7e72:	f1 df       	rcall	.-30     	; 0x7e56 <__fp_splitA>
    7e74:	08 c0       	rjmp	.+16     	; 0x7e86 <__fp_splitA+0x30>
    7e76:	16 16       	cp	r1, r22
    7e78:	17 06       	cpc	r1, r23
    7e7a:	18 06       	cpc	r1, r24
    7e7c:	99 1f       	adc	r25, r25
    7e7e:	f1 cf       	rjmp	.-30     	; 0x7e62 <__fp_splitA+0xc>
    7e80:	86 95       	lsr	r24
    7e82:	71 05       	cpc	r23, r1
    7e84:	61 05       	cpc	r22, r1
    7e86:	08 94       	sec
    7e88:	08 95       	ret

00007e8a <__fp_zero>:
    7e8a:	e8 94       	clt

00007e8c <__fp_szero>:
    7e8c:	bb 27       	eor	r27, r27
    7e8e:	66 27       	eor	r22, r22
    7e90:	77 27       	eor	r23, r23
    7e92:	cb 01       	movw	r24, r22
    7e94:	97 f9       	bld	r25, 7
    7e96:	08 95       	ret

00007e98 <__gesf2>:
    7e98:	28 d1       	rcall	.+592    	; 0x80ea <__fp_cmp>
    7e9a:	08 f4       	brcc	.+2      	; 0x7e9e <__gesf2+0x6>
    7e9c:	8f ef       	ldi	r24, 0xFF	; 255
    7e9e:	08 95       	ret
    7ea0:	0e f0       	brts	.+2      	; 0x7ea4 <__gesf2+0xc>
    7ea2:	47 c1       	rjmp	.+654    	; 0x8132 <__fp_mpack>
    7ea4:	ae cf       	rjmp	.-164    	; 0x7e02 <__fp_nan>
    7ea6:	68 94       	set
    7ea8:	a6 cf       	rjmp	.-180    	; 0x7df6 <__fp_inf>

00007eaa <log>:
    7eaa:	d5 df       	rcall	.-86     	; 0x7e56 <__fp_splitA>
    7eac:	c8 f3       	brcs	.-14     	; 0x7ea0 <__gesf2+0x8>
    7eae:	99 23       	and	r25, r25
    7eb0:	d1 f3       	breq	.-12     	; 0x7ea6 <__gesf2+0xe>
    7eb2:	c6 f3       	brts	.-16     	; 0x7ea4 <__gesf2+0xc>
    7eb4:	df 93       	push	r29
    7eb6:	cf 93       	push	r28
    7eb8:	1f 93       	push	r17
    7eba:	0f 93       	push	r16
    7ebc:	ff 92       	push	r15
    7ebe:	c9 2f       	mov	r28, r25
    7ec0:	dd 27       	eor	r29, r29
    7ec2:	88 23       	and	r24, r24
    7ec4:	2a f0       	brmi	.+10     	; 0x7ed0 <log+0x26>
    7ec6:	21 97       	sbiw	r28, 0x01	; 1
    7ec8:	66 0f       	add	r22, r22
    7eca:	77 1f       	adc	r23, r23
    7ecc:	88 1f       	adc	r24, r24
    7ece:	da f7       	brpl	.-10     	; 0x7ec6 <log+0x1c>
    7ed0:	20 e0       	ldi	r18, 0x00	; 0
    7ed2:	30 e0       	ldi	r19, 0x00	; 0
    7ed4:	40 e8       	ldi	r20, 0x80	; 128
    7ed6:	5f eb       	ldi	r21, 0xBF	; 191
    7ed8:	9f e3       	ldi	r25, 0x3F	; 63
    7eda:	88 39       	cpi	r24, 0x98	; 152
    7edc:	20 f0       	brcs	.+8      	; 0x7ee6 <log+0x3c>
    7ede:	80 3e       	cpi	r24, 0xE0	; 224
    7ee0:	30 f0       	brcs	.+12     	; 0x7eee <log+0x44>
    7ee2:	21 96       	adiw	r28, 0x01	; 1
    7ee4:	8f 77       	andi	r24, 0x7F	; 127
    7ee6:	52 de       	rcall	.-860    	; 0x7b8c <__addsf3>
    7ee8:	e8 eb       	ldi	r30, 0xB8	; 184
    7eea:	f0 e0       	ldi	r31, 0x00	; 0
    7eec:	03 c0       	rjmp	.+6      	; 0x7ef4 <log+0x4a>
    7eee:	4e de       	rcall	.-868    	; 0x7b8c <__addsf3>
    7ef0:	e5 ee       	ldi	r30, 0xE5	; 229
    7ef2:	f0 e0       	ldi	r31, 0x00	; 0
    7ef4:	2c d1       	rcall	.+600    	; 0x814e <__fp_powser>
    7ef6:	8b 01       	movw	r16, r22
    7ef8:	be 01       	movw	r22, r28
    7efa:	ec 01       	movw	r28, r24
    7efc:	fb 2e       	mov	r15, r27
    7efe:	6f 57       	subi	r22, 0x7F	; 127
    7f00:	71 09       	sbc	r23, r1
    7f02:	75 95       	asr	r23
    7f04:	77 1f       	adc	r23, r23
    7f06:	88 0b       	sbc	r24, r24
    7f08:	99 0b       	sbc	r25, r25
    7f0a:	3a df       	rcall	.-396    	; 0x7d80 <__floatsisf>
    7f0c:	28 e1       	ldi	r18, 0x18	; 24
    7f0e:	32 e7       	ldi	r19, 0x72	; 114
    7f10:	41 e3       	ldi	r20, 0x31	; 49
    7f12:	5f e3       	ldi	r21, 0x3F	; 63
    7f14:	16 d0       	rcall	.+44     	; 0x7f42 <__mulsf3x>
    7f16:	af 2d       	mov	r26, r15
    7f18:	98 01       	movw	r18, r16
    7f1a:	ae 01       	movw	r20, r28
    7f1c:	ff 90       	pop	r15
    7f1e:	0f 91       	pop	r16
    7f20:	1f 91       	pop	r17
    7f22:	cf 91       	pop	r28
    7f24:	df 91       	pop	r29
    7f26:	43 de       	rcall	.-890    	; 0x7bae <__addsf3x>
    7f28:	7d cf       	rjmp	.-262    	; 0x7e24 <__fp_round>

00007f2a <__mulsf3>:
    7f2a:	0b d0       	rcall	.+22     	; 0x7f42 <__mulsf3x>
    7f2c:	7b cf       	rjmp	.-266    	; 0x7e24 <__fp_round>
    7f2e:	6c df       	rcall	.-296    	; 0x7e08 <__fp_pscA>
    7f30:	28 f0       	brcs	.+10     	; 0x7f3c <__mulsf3+0x12>
    7f32:	71 df       	rcall	.-286    	; 0x7e16 <__fp_pscB>
    7f34:	18 f0       	brcs	.+6      	; 0x7f3c <__mulsf3+0x12>
    7f36:	95 23       	and	r25, r21
    7f38:	09 f0       	breq	.+2      	; 0x7f3c <__mulsf3+0x12>
    7f3a:	5d cf       	rjmp	.-326    	; 0x7df6 <__fp_inf>
    7f3c:	62 cf       	rjmp	.-316    	; 0x7e02 <__fp_nan>
    7f3e:	11 24       	eor	r1, r1
    7f40:	a5 cf       	rjmp	.-182    	; 0x7e8c <__fp_szero>

00007f42 <__mulsf3x>:
    7f42:	81 df       	rcall	.-254    	; 0x7e46 <__fp_split3>
    7f44:	a0 f3       	brcs	.-24     	; 0x7f2e <__mulsf3+0x4>

00007f46 <__mulsf3_pse>:
    7f46:	95 9f       	mul	r25, r21
    7f48:	d1 f3       	breq	.-12     	; 0x7f3e <__mulsf3+0x14>
    7f4a:	95 0f       	add	r25, r21
    7f4c:	50 e0       	ldi	r21, 0x00	; 0
    7f4e:	55 1f       	adc	r21, r21
    7f50:	62 9f       	mul	r22, r18
    7f52:	f0 01       	movw	r30, r0
    7f54:	72 9f       	mul	r23, r18
    7f56:	bb 27       	eor	r27, r27
    7f58:	f0 0d       	add	r31, r0
    7f5a:	b1 1d       	adc	r27, r1
    7f5c:	63 9f       	mul	r22, r19
    7f5e:	aa 27       	eor	r26, r26
    7f60:	f0 0d       	add	r31, r0
    7f62:	b1 1d       	adc	r27, r1
    7f64:	aa 1f       	adc	r26, r26
    7f66:	64 9f       	mul	r22, r20
    7f68:	66 27       	eor	r22, r22
    7f6a:	b0 0d       	add	r27, r0
    7f6c:	a1 1d       	adc	r26, r1
    7f6e:	66 1f       	adc	r22, r22
    7f70:	82 9f       	mul	r24, r18
    7f72:	22 27       	eor	r18, r18
    7f74:	b0 0d       	add	r27, r0
    7f76:	a1 1d       	adc	r26, r1
    7f78:	62 1f       	adc	r22, r18
    7f7a:	73 9f       	mul	r23, r19
    7f7c:	b0 0d       	add	r27, r0
    7f7e:	a1 1d       	adc	r26, r1
    7f80:	62 1f       	adc	r22, r18
    7f82:	83 9f       	mul	r24, r19
    7f84:	a0 0d       	add	r26, r0
    7f86:	61 1d       	adc	r22, r1
    7f88:	22 1f       	adc	r18, r18
    7f8a:	74 9f       	mul	r23, r20
    7f8c:	33 27       	eor	r19, r19
    7f8e:	a0 0d       	add	r26, r0
    7f90:	61 1d       	adc	r22, r1
    7f92:	23 1f       	adc	r18, r19
    7f94:	84 9f       	mul	r24, r20
    7f96:	60 0d       	add	r22, r0
    7f98:	21 1d       	adc	r18, r1
    7f9a:	82 2f       	mov	r24, r18
    7f9c:	76 2f       	mov	r23, r22
    7f9e:	6a 2f       	mov	r22, r26
    7fa0:	11 24       	eor	r1, r1
    7fa2:	9f 57       	subi	r25, 0x7F	; 127
    7fa4:	50 40       	sbci	r21, 0x00	; 0
    7fa6:	8a f0       	brmi	.+34     	; 0x7fca <__mulsf3_pse+0x84>
    7fa8:	e1 f0       	breq	.+56     	; 0x7fe2 <__mulsf3_pse+0x9c>
    7faa:	88 23       	and	r24, r24
    7fac:	4a f0       	brmi	.+18     	; 0x7fc0 <__mulsf3_pse+0x7a>
    7fae:	ee 0f       	add	r30, r30
    7fb0:	ff 1f       	adc	r31, r31
    7fb2:	bb 1f       	adc	r27, r27
    7fb4:	66 1f       	adc	r22, r22
    7fb6:	77 1f       	adc	r23, r23
    7fb8:	88 1f       	adc	r24, r24
    7fba:	91 50       	subi	r25, 0x01	; 1
    7fbc:	50 40       	sbci	r21, 0x00	; 0
    7fbe:	a9 f7       	brne	.-22     	; 0x7faa <__mulsf3_pse+0x64>
    7fc0:	9e 3f       	cpi	r25, 0xFE	; 254
    7fc2:	51 05       	cpc	r21, r1
    7fc4:	70 f0       	brcs	.+28     	; 0x7fe2 <__mulsf3_pse+0x9c>
    7fc6:	17 cf       	rjmp	.-466    	; 0x7df6 <__fp_inf>
    7fc8:	61 cf       	rjmp	.-318    	; 0x7e8c <__fp_szero>
    7fca:	5f 3f       	cpi	r21, 0xFF	; 255
    7fcc:	ec f3       	brlt	.-6      	; 0x7fc8 <__mulsf3_pse+0x82>
    7fce:	98 3e       	cpi	r25, 0xE8	; 232
    7fd0:	dc f3       	brlt	.-10     	; 0x7fc8 <__mulsf3_pse+0x82>
    7fd2:	86 95       	lsr	r24
    7fd4:	77 95       	ror	r23
    7fd6:	67 95       	ror	r22
    7fd8:	b7 95       	ror	r27
    7fda:	f7 95       	ror	r31
    7fdc:	e7 95       	ror	r30
    7fde:	9f 5f       	subi	r25, 0xFF	; 255
    7fe0:	c1 f7       	brne	.-16     	; 0x7fd2 <__mulsf3_pse+0x8c>
    7fe2:	fe 2b       	or	r31, r30
    7fe4:	88 0f       	add	r24, r24
    7fe6:	91 1d       	adc	r25, r1
    7fe8:	96 95       	lsr	r25
    7fea:	87 95       	ror	r24
    7fec:	97 f9       	bld	r25, 7
    7fee:	08 95       	ret

00007ff0 <pow>:
    7ff0:	fa 01       	movw	r30, r20
    7ff2:	ee 0f       	add	r30, r30
    7ff4:	ff 1f       	adc	r31, r31
    7ff6:	30 96       	adiw	r30, 0x00	; 0
    7ff8:	21 05       	cpc	r18, r1
    7ffa:	31 05       	cpc	r19, r1
    7ffc:	99 f1       	breq	.+102    	; 0x8064 <pow+0x74>
    7ffe:	61 15       	cp	r22, r1
    8000:	71 05       	cpc	r23, r1
    8002:	61 f4       	brne	.+24     	; 0x801c <pow+0x2c>
    8004:	80 38       	cpi	r24, 0x80	; 128
    8006:	bf e3       	ldi	r27, 0x3F	; 63
    8008:	9b 07       	cpc	r25, r27
    800a:	49 f1       	breq	.+82     	; 0x805e <pow+0x6e>
    800c:	68 94       	set
    800e:	90 38       	cpi	r25, 0x80	; 128
    8010:	81 05       	cpc	r24, r1
    8012:	61 f0       	breq	.+24     	; 0x802c <pow+0x3c>
    8014:	80 38       	cpi	r24, 0x80	; 128
    8016:	bf ef       	ldi	r27, 0xFF	; 255
    8018:	9b 07       	cpc	r25, r27
    801a:	41 f0       	breq	.+16     	; 0x802c <pow+0x3c>
    801c:	99 23       	and	r25, r25
    801e:	42 f5       	brpl	.+80     	; 0x8070 <pow+0x80>
    8020:	ff 3f       	cpi	r31, 0xFF	; 255
    8022:	e1 05       	cpc	r30, r1
    8024:	31 05       	cpc	r19, r1
    8026:	21 05       	cpc	r18, r1
    8028:	11 f1       	breq	.+68     	; 0x806e <pow+0x7e>
    802a:	e8 94       	clt
    802c:	08 94       	sec
    802e:	e7 95       	ror	r30
    8030:	d9 01       	movw	r26, r18
    8032:	aa 23       	and	r26, r26
    8034:	29 f4       	brne	.+10     	; 0x8040 <pow+0x50>
    8036:	ab 2f       	mov	r26, r27
    8038:	be 2f       	mov	r27, r30
    803a:	f8 5f       	subi	r31, 0xF8	; 248
    803c:	d0 f3       	brcs	.-12     	; 0x8032 <pow+0x42>
    803e:	10 c0       	rjmp	.+32     	; 0x8060 <pow+0x70>
    8040:	ff 5f       	subi	r31, 0xFF	; 255
    8042:	70 f4       	brcc	.+28     	; 0x8060 <pow+0x70>
    8044:	a6 95       	lsr	r26
    8046:	e0 f7       	brcc	.-8      	; 0x8040 <pow+0x50>
    8048:	f7 39       	cpi	r31, 0x97	; 151
    804a:	50 f0       	brcs	.+20     	; 0x8060 <pow+0x70>
    804c:	19 f0       	breq	.+6      	; 0x8054 <pow+0x64>
    804e:	ff 3a       	cpi	r31, 0xAF	; 175
    8050:	38 f4       	brcc	.+14     	; 0x8060 <pow+0x70>
    8052:	9f 77       	andi	r25, 0x7F	; 127
    8054:	9f 93       	push	r25
    8056:	0c d0       	rcall	.+24     	; 0x8070 <pow+0x80>
    8058:	0f 90       	pop	r0
    805a:	07 fc       	sbrc	r0, 7
    805c:	90 58       	subi	r25, 0x80	; 128
    805e:	08 95       	ret
    8060:	3e f0       	brts	.+14     	; 0x8070 <pow+0x80>
    8062:	cf ce       	rjmp	.-610    	; 0x7e02 <__fp_nan>
    8064:	60 e0       	ldi	r22, 0x00	; 0
    8066:	70 e0       	ldi	r23, 0x00	; 0
    8068:	80 e8       	ldi	r24, 0x80	; 128
    806a:	9f e3       	ldi	r25, 0x3F	; 63
    806c:	08 95       	ret
    806e:	4f e7       	ldi	r20, 0x7F	; 127
    8070:	9f 77       	andi	r25, 0x7F	; 127
    8072:	5f 93       	push	r21
    8074:	4f 93       	push	r20
    8076:	3f 93       	push	r19
    8078:	2f 93       	push	r18
    807a:	17 df       	rcall	.-466    	; 0x7eaa <log>
    807c:	2f 91       	pop	r18
    807e:	3f 91       	pop	r19
    8080:	4f 91       	pop	r20
    8082:	5f 91       	pop	r21
    8084:	52 df       	rcall	.-348    	; 0x7f2a <__mulsf3>
    8086:	05 c0       	rjmp	.+10     	; 0x8092 <exp>
    8088:	19 f4       	brne	.+6      	; 0x8090 <pow+0xa0>
    808a:	0e f0       	brts	.+2      	; 0x808e <pow+0x9e>
    808c:	b4 ce       	rjmp	.-664    	; 0x7df6 <__fp_inf>
    808e:	fd ce       	rjmp	.-518    	; 0x7e8a <__fp_zero>
    8090:	b8 ce       	rjmp	.-656    	; 0x7e02 <__fp_nan>

00008092 <exp>:
    8092:	e1 de       	rcall	.-574    	; 0x7e56 <__fp_splitA>
    8094:	c8 f3       	brcs	.-14     	; 0x8088 <pow+0x98>
    8096:	96 38       	cpi	r25, 0x86	; 134
    8098:	c0 f7       	brcc	.-16     	; 0x808a <pow+0x9a>
    809a:	07 f8       	bld	r0, 7
    809c:	0f 92       	push	r0
    809e:	e8 94       	clt
    80a0:	2b e3       	ldi	r18, 0x3B	; 59
    80a2:	3a ea       	ldi	r19, 0xAA	; 170
    80a4:	48 eb       	ldi	r20, 0xB8	; 184
    80a6:	5f e7       	ldi	r21, 0x7F	; 127
    80a8:	4e df       	rcall	.-356    	; 0x7f46 <__mulsf3_pse>
    80aa:	0f 92       	push	r0
    80ac:	0f 92       	push	r0
    80ae:	0f 92       	push	r0
    80b0:	4d b7       	in	r20, 0x3d	; 61
    80b2:	5e b7       	in	r21, 0x3e	; 62
    80b4:	0f 92       	push	r0
    80b6:	ad d0       	rcall	.+346    	; 0x8212 <modf>
    80b8:	e2 e1       	ldi	r30, 0x12	; 18
    80ba:	f1 e0       	ldi	r31, 0x01	; 1
    80bc:	48 d0       	rcall	.+144    	; 0x814e <__fp_powser>
    80be:	4f 91       	pop	r20
    80c0:	5f 91       	pop	r21
    80c2:	ef 91       	pop	r30
    80c4:	ff 91       	pop	r31
    80c6:	e5 95       	asr	r30
    80c8:	ee 1f       	adc	r30, r30
    80ca:	ff 1f       	adc	r31, r31
    80cc:	49 f0       	breq	.+18     	; 0x80e0 <exp+0x4e>
    80ce:	fe 57       	subi	r31, 0x7E	; 126
    80d0:	e0 68       	ori	r30, 0x80	; 128
    80d2:	44 27       	eor	r20, r20
    80d4:	ee 0f       	add	r30, r30
    80d6:	44 1f       	adc	r20, r20
    80d8:	fa 95       	dec	r31
    80da:	e1 f7       	brne	.-8      	; 0x80d4 <exp+0x42>
    80dc:	41 95       	neg	r20
    80de:	55 0b       	sbc	r21, r21
    80e0:	64 d0       	rcall	.+200    	; 0x81aa <ldexp>
    80e2:	0f 90       	pop	r0
    80e4:	07 fe       	sbrs	r0, 7
    80e6:	58 c0       	rjmp	.+176    	; 0x8198 <inverse>
    80e8:	08 95       	ret

000080ea <__fp_cmp>:
    80ea:	99 0f       	add	r25, r25
    80ec:	00 08       	sbc	r0, r0
    80ee:	55 0f       	add	r21, r21
    80f0:	aa 0b       	sbc	r26, r26
    80f2:	e0 e8       	ldi	r30, 0x80	; 128
    80f4:	fe ef       	ldi	r31, 0xFE	; 254
    80f6:	16 16       	cp	r1, r22
    80f8:	17 06       	cpc	r1, r23
    80fa:	e8 07       	cpc	r30, r24
    80fc:	f9 07       	cpc	r31, r25
    80fe:	c0 f0       	brcs	.+48     	; 0x8130 <__fp_cmp+0x46>
    8100:	12 16       	cp	r1, r18
    8102:	13 06       	cpc	r1, r19
    8104:	e4 07       	cpc	r30, r20
    8106:	f5 07       	cpc	r31, r21
    8108:	98 f0       	brcs	.+38     	; 0x8130 <__fp_cmp+0x46>
    810a:	62 1b       	sub	r22, r18
    810c:	73 0b       	sbc	r23, r19
    810e:	84 0b       	sbc	r24, r20
    8110:	95 0b       	sbc	r25, r21
    8112:	39 f4       	brne	.+14     	; 0x8122 <__fp_cmp+0x38>
    8114:	0a 26       	eor	r0, r26
    8116:	61 f0       	breq	.+24     	; 0x8130 <__fp_cmp+0x46>
    8118:	23 2b       	or	r18, r19
    811a:	24 2b       	or	r18, r20
    811c:	25 2b       	or	r18, r21
    811e:	21 f4       	brne	.+8      	; 0x8128 <__fp_cmp+0x3e>
    8120:	08 95       	ret
    8122:	0a 26       	eor	r0, r26
    8124:	09 f4       	brne	.+2      	; 0x8128 <__fp_cmp+0x3e>
    8126:	a1 40       	sbci	r26, 0x01	; 1
    8128:	a6 95       	lsr	r26
    812a:	8f ef       	ldi	r24, 0xFF	; 255
    812c:	81 1d       	adc	r24, r1
    812e:	81 1d       	adc	r24, r1
    8130:	08 95       	ret

00008132 <__fp_mpack>:
    8132:	9f 3f       	cpi	r25, 0xFF	; 255
    8134:	31 f0       	breq	.+12     	; 0x8142 <__fp_mpack_finite+0xc>

00008136 <__fp_mpack_finite>:
    8136:	91 50       	subi	r25, 0x01	; 1
    8138:	20 f4       	brcc	.+8      	; 0x8142 <__fp_mpack_finite+0xc>
    813a:	87 95       	ror	r24
    813c:	77 95       	ror	r23
    813e:	67 95       	ror	r22
    8140:	b7 95       	ror	r27
    8142:	88 0f       	add	r24, r24
    8144:	91 1d       	adc	r25, r1
    8146:	96 95       	lsr	r25
    8148:	87 95       	ror	r24
    814a:	97 f9       	bld	r25, 7
    814c:	08 95       	ret

0000814e <__fp_powser>:
    814e:	df 93       	push	r29
    8150:	cf 93       	push	r28
    8152:	1f 93       	push	r17
    8154:	0f 93       	push	r16
    8156:	ff 92       	push	r15
    8158:	ef 92       	push	r14
    815a:	df 92       	push	r13
    815c:	7b 01       	movw	r14, r22
    815e:	8c 01       	movw	r16, r24
    8160:	68 94       	set
    8162:	05 c0       	rjmp	.+10     	; 0x816e <__fp_powser+0x20>
    8164:	da 2e       	mov	r13, r26
    8166:	ef 01       	movw	r28, r30
    8168:	ec de       	rcall	.-552    	; 0x7f42 <__mulsf3x>
    816a:	fe 01       	movw	r30, r28
    816c:	e8 94       	clt
    816e:	a5 91       	lpm	r26, Z+
    8170:	25 91       	lpm	r18, Z+
    8172:	35 91       	lpm	r19, Z+
    8174:	45 91       	lpm	r20, Z+
    8176:	55 91       	lpm	r21, Z+
    8178:	ae f3       	brts	.-22     	; 0x8164 <__fp_powser+0x16>
    817a:	ef 01       	movw	r28, r30
    817c:	18 dd       	rcall	.-1488   	; 0x7bae <__addsf3x>
    817e:	fe 01       	movw	r30, r28
    8180:	97 01       	movw	r18, r14
    8182:	a8 01       	movw	r20, r16
    8184:	da 94       	dec	r13
    8186:	79 f7       	brne	.-34     	; 0x8166 <__fp_powser+0x18>
    8188:	df 90       	pop	r13
    818a:	ef 90       	pop	r14
    818c:	ff 90       	pop	r15
    818e:	0f 91       	pop	r16
    8190:	1f 91       	pop	r17
    8192:	cf 91       	pop	r28
    8194:	df 91       	pop	r29
    8196:	08 95       	ret

00008198 <inverse>:
    8198:	9b 01       	movw	r18, r22
    819a:	ac 01       	movw	r20, r24
    819c:	60 e0       	ldi	r22, 0x00	; 0
    819e:	70 e0       	ldi	r23, 0x00	; 0
    81a0:	80 e8       	ldi	r24, 0x80	; 128
    81a2:	9f e3       	ldi	r25, 0x3F	; 63
    81a4:	57 cd       	rjmp	.-1362   	; 0x7c54 <__divsf3>
    81a6:	27 ce       	rjmp	.-946    	; 0x7df6 <__fp_inf>
    81a8:	c4 cf       	rjmp	.-120    	; 0x8132 <__fp_mpack>

000081aa <ldexp>:
    81aa:	55 de       	rcall	.-854    	; 0x7e56 <__fp_splitA>
    81ac:	e8 f3       	brcs	.-6      	; 0x81a8 <inverse+0x10>
    81ae:	99 23       	and	r25, r25
    81b0:	d9 f3       	breq	.-10     	; 0x81a8 <inverse+0x10>
    81b2:	94 0f       	add	r25, r20
    81b4:	51 1d       	adc	r21, r1
    81b6:	bb f3       	brvs	.-18     	; 0x81a6 <inverse+0xe>
    81b8:	91 50       	subi	r25, 0x01	; 1
    81ba:	50 40       	sbci	r21, 0x00	; 0
    81bc:	94 f0       	brlt	.+36     	; 0x81e2 <ldexp+0x38>
    81be:	59 f0       	breq	.+22     	; 0x81d6 <ldexp+0x2c>
    81c0:	88 23       	and	r24, r24
    81c2:	32 f0       	brmi	.+12     	; 0x81d0 <ldexp+0x26>
    81c4:	66 0f       	add	r22, r22
    81c6:	77 1f       	adc	r23, r23
    81c8:	88 1f       	adc	r24, r24
    81ca:	91 50       	subi	r25, 0x01	; 1
    81cc:	50 40       	sbci	r21, 0x00	; 0
    81ce:	c1 f7       	brne	.-16     	; 0x81c0 <ldexp+0x16>
    81d0:	9e 3f       	cpi	r25, 0xFE	; 254
    81d2:	51 05       	cpc	r21, r1
    81d4:	44 f7       	brge	.-48     	; 0x81a6 <inverse+0xe>
    81d6:	88 0f       	add	r24, r24
    81d8:	91 1d       	adc	r25, r1
    81da:	96 95       	lsr	r25
    81dc:	87 95       	ror	r24
    81de:	97 f9       	bld	r25, 7
    81e0:	08 95       	ret
    81e2:	5f 3f       	cpi	r21, 0xFF	; 255
    81e4:	ac f0       	brlt	.+42     	; 0x8210 <ldexp+0x66>
    81e6:	98 3e       	cpi	r25, 0xE8	; 232
    81e8:	9c f0       	brlt	.+38     	; 0x8210 <ldexp+0x66>
    81ea:	bb 27       	eor	r27, r27
    81ec:	86 95       	lsr	r24
    81ee:	77 95       	ror	r23
    81f0:	67 95       	ror	r22
    81f2:	b7 95       	ror	r27
    81f4:	08 f4       	brcc	.+2      	; 0x81f8 <ldexp+0x4e>
    81f6:	b1 60       	ori	r27, 0x01	; 1
    81f8:	93 95       	inc	r25
    81fa:	c1 f7       	brne	.-16     	; 0x81ec <ldexp+0x42>
    81fc:	bb 0f       	add	r27, r27
    81fe:	58 f7       	brcc	.-42     	; 0x81d6 <ldexp+0x2c>
    8200:	11 f4       	brne	.+4      	; 0x8206 <ldexp+0x5c>
    8202:	60 ff       	sbrs	r22, 0
    8204:	e8 cf       	rjmp	.-48     	; 0x81d6 <ldexp+0x2c>
    8206:	6f 5f       	subi	r22, 0xFF	; 255
    8208:	7f 4f       	sbci	r23, 0xFF	; 255
    820a:	8f 4f       	sbci	r24, 0xFF	; 255
    820c:	9f 4f       	sbci	r25, 0xFF	; 255
    820e:	e3 cf       	rjmp	.-58     	; 0x81d6 <ldexp+0x2c>
    8210:	3d ce       	rjmp	.-902    	; 0x7e8c <__fp_szero>

00008212 <modf>:
    8212:	fa 01       	movw	r30, r20
    8214:	dc 01       	movw	r26, r24
    8216:	aa 0f       	add	r26, r26
    8218:	bb 1f       	adc	r27, r27
    821a:	9b 01       	movw	r18, r22
    821c:	ac 01       	movw	r20, r24
    821e:	bf 57       	subi	r27, 0x7F	; 127
    8220:	28 f4       	brcc	.+10     	; 0x822c <modf+0x1a>
    8222:	22 27       	eor	r18, r18
    8224:	33 27       	eor	r19, r19
    8226:	44 27       	eor	r20, r20
    8228:	50 78       	andi	r21, 0x80	; 128
    822a:	1f c0       	rjmp	.+62     	; 0x826a <modf+0x58>
    822c:	b7 51       	subi	r27, 0x17	; 23
    822e:	88 f4       	brcc	.+34     	; 0x8252 <modf+0x40>
    8230:	ab 2f       	mov	r26, r27
    8232:	00 24       	eor	r0, r0
    8234:	46 95       	lsr	r20
    8236:	37 95       	ror	r19
    8238:	27 95       	ror	r18
    823a:	01 1c       	adc	r0, r1
    823c:	a3 95       	inc	r26
    823e:	d2 f3       	brmi	.-12     	; 0x8234 <modf+0x22>
    8240:	00 20       	and	r0, r0
    8242:	69 f0       	breq	.+26     	; 0x825e <modf+0x4c>
    8244:	22 0f       	add	r18, r18
    8246:	33 1f       	adc	r19, r19
    8248:	44 1f       	adc	r20, r20
    824a:	b3 95       	inc	r27
    824c:	da f3       	brmi	.-10     	; 0x8244 <modf+0x32>
    824e:	0d d0       	rcall	.+26     	; 0x826a <modf+0x58>
    8250:	9c cc       	rjmp	.-1736   	; 0x7b8a <__subsf3>
    8252:	61 30       	cpi	r22, 0x01	; 1
    8254:	71 05       	cpc	r23, r1
    8256:	a0 e8       	ldi	r26, 0x80	; 128
    8258:	8a 07       	cpc	r24, r26
    825a:	b9 46       	sbci	r27, 0x69	; 105
    825c:	30 f4       	brcc	.+12     	; 0x826a <modf+0x58>
    825e:	9b 01       	movw	r18, r22
    8260:	ac 01       	movw	r20, r24
    8262:	66 27       	eor	r22, r22
    8264:	77 27       	eor	r23, r23
    8266:	88 27       	eor	r24, r24
    8268:	90 78       	andi	r25, 0x80	; 128
    826a:	30 96       	adiw	r30, 0x00	; 0
    826c:	21 f0       	breq	.+8      	; 0x8276 <modf+0x64>
    826e:	20 83       	st	Z, r18
    8270:	31 83       	std	Z+1, r19	; 0x01
    8272:	42 83       	std	Z+2, r20	; 0x02
    8274:	53 83       	std	Z+3, r21	; 0x03
    8276:	08 95       	ret

00008278 <__mulsi3>:
    8278:	62 9f       	mul	r22, r18
    827a:	d0 01       	movw	r26, r0
    827c:	73 9f       	mul	r23, r19
    827e:	f0 01       	movw	r30, r0
    8280:	82 9f       	mul	r24, r18
    8282:	e0 0d       	add	r30, r0
    8284:	f1 1d       	adc	r31, r1
    8286:	64 9f       	mul	r22, r20
    8288:	e0 0d       	add	r30, r0
    828a:	f1 1d       	adc	r31, r1
    828c:	92 9f       	mul	r25, r18
    828e:	f0 0d       	add	r31, r0
    8290:	83 9f       	mul	r24, r19
    8292:	f0 0d       	add	r31, r0
    8294:	74 9f       	mul	r23, r20
    8296:	f0 0d       	add	r31, r0
    8298:	65 9f       	mul	r22, r21
    829a:	f0 0d       	add	r31, r0
    829c:	99 27       	eor	r25, r25
    829e:	72 9f       	mul	r23, r18
    82a0:	b0 0d       	add	r27, r0
    82a2:	e1 1d       	adc	r30, r1
    82a4:	f9 1f       	adc	r31, r25
    82a6:	63 9f       	mul	r22, r19
    82a8:	b0 0d       	add	r27, r0
    82aa:	e1 1d       	adc	r30, r1
    82ac:	f9 1f       	adc	r31, r25
    82ae:	bd 01       	movw	r22, r26
    82b0:	cf 01       	movw	r24, r30
    82b2:	11 24       	eor	r1, r1
    82b4:	08 95       	ret

000082b6 <__udivmodhi4>:
    82b6:	aa 1b       	sub	r26, r26
    82b8:	bb 1b       	sub	r27, r27
    82ba:	51 e1       	ldi	r21, 0x11	; 17
    82bc:	07 c0       	rjmp	.+14     	; 0x82cc <__udivmodhi4_ep>

000082be <__udivmodhi4_loop>:
    82be:	aa 1f       	adc	r26, r26
    82c0:	bb 1f       	adc	r27, r27
    82c2:	a6 17       	cp	r26, r22
    82c4:	b7 07       	cpc	r27, r23
    82c6:	10 f0       	brcs	.+4      	; 0x82cc <__udivmodhi4_ep>
    82c8:	a6 1b       	sub	r26, r22
    82ca:	b7 0b       	sbc	r27, r23

000082cc <__udivmodhi4_ep>:
    82cc:	88 1f       	adc	r24, r24
    82ce:	99 1f       	adc	r25, r25
    82d0:	5a 95       	dec	r21
    82d2:	a9 f7       	brne	.-22     	; 0x82be <__udivmodhi4_loop>
    82d4:	80 95       	com	r24
    82d6:	90 95       	com	r25
    82d8:	bc 01       	movw	r22, r24
    82da:	cd 01       	movw	r24, r26
    82dc:	08 95       	ret

000082de <__udivmodsi4>:
    82de:	a1 e2       	ldi	r26, 0x21	; 33
    82e0:	1a 2e       	mov	r1, r26
    82e2:	aa 1b       	sub	r26, r26
    82e4:	bb 1b       	sub	r27, r27
    82e6:	fd 01       	movw	r30, r26
    82e8:	0d c0       	rjmp	.+26     	; 0x8304 <__udivmodsi4_ep>

000082ea <__udivmodsi4_loop>:
    82ea:	aa 1f       	adc	r26, r26
    82ec:	bb 1f       	adc	r27, r27
    82ee:	ee 1f       	adc	r30, r30
    82f0:	ff 1f       	adc	r31, r31
    82f2:	a2 17       	cp	r26, r18
    82f4:	b3 07       	cpc	r27, r19
    82f6:	e4 07       	cpc	r30, r20
    82f8:	f5 07       	cpc	r31, r21
    82fa:	20 f0       	brcs	.+8      	; 0x8304 <__udivmodsi4_ep>
    82fc:	a2 1b       	sub	r26, r18
    82fe:	b3 0b       	sbc	r27, r19
    8300:	e4 0b       	sbc	r30, r20
    8302:	f5 0b       	sbc	r31, r21

00008304 <__udivmodsi4_ep>:
    8304:	66 1f       	adc	r22, r22
    8306:	77 1f       	adc	r23, r23
    8308:	88 1f       	adc	r24, r24
    830a:	99 1f       	adc	r25, r25
    830c:	1a 94       	dec	r1
    830e:	69 f7       	brne	.-38     	; 0x82ea <__udivmodsi4_loop>
    8310:	60 95       	com	r22
    8312:	70 95       	com	r23
    8314:	80 95       	com	r24
    8316:	90 95       	com	r25
    8318:	9b 01       	movw	r18, r22
    831a:	ac 01       	movw	r20, r24
    831c:	bd 01       	movw	r22, r26
    831e:	cf 01       	movw	r24, r30
    8320:	08 95       	ret

00008322 <__prologue_saves__>:
    8322:	2f 92       	push	r2
    8324:	3f 92       	push	r3
    8326:	4f 92       	push	r4
    8328:	5f 92       	push	r5
    832a:	6f 92       	push	r6
    832c:	7f 92       	push	r7
    832e:	8f 92       	push	r8
    8330:	9f 92       	push	r9
    8332:	af 92       	push	r10
    8334:	bf 92       	push	r11
    8336:	cf 92       	push	r12
    8338:	df 92       	push	r13
    833a:	ef 92       	push	r14
    833c:	ff 92       	push	r15
    833e:	0f 93       	push	r16
    8340:	1f 93       	push	r17
    8342:	cf 93       	push	r28
    8344:	df 93       	push	r29
    8346:	cd b7       	in	r28, 0x3d	; 61
    8348:	de b7       	in	r29, 0x3e	; 62
    834a:	ca 1b       	sub	r28, r26
    834c:	db 0b       	sbc	r29, r27
    834e:	0f b6       	in	r0, 0x3f	; 63
    8350:	f8 94       	cli
    8352:	de bf       	out	0x3e, r29	; 62
    8354:	0f be       	out	0x3f, r0	; 63
    8356:	cd bf       	out	0x3d, r28	; 61
    8358:	09 94       	ijmp

0000835a <__epilogue_restores__>:
    835a:	2a 88       	ldd	r2, Y+18	; 0x12
    835c:	39 88       	ldd	r3, Y+17	; 0x11
    835e:	48 88       	ldd	r4, Y+16	; 0x10
    8360:	5f 84       	ldd	r5, Y+15	; 0x0f
    8362:	6e 84       	ldd	r6, Y+14	; 0x0e
    8364:	7d 84       	ldd	r7, Y+13	; 0x0d
    8366:	8c 84       	ldd	r8, Y+12	; 0x0c
    8368:	9b 84       	ldd	r9, Y+11	; 0x0b
    836a:	aa 84       	ldd	r10, Y+10	; 0x0a
    836c:	b9 84       	ldd	r11, Y+9	; 0x09
    836e:	c8 84       	ldd	r12, Y+8	; 0x08
    8370:	df 80       	ldd	r13, Y+7	; 0x07
    8372:	ee 80       	ldd	r14, Y+6	; 0x06
    8374:	fd 80       	ldd	r15, Y+5	; 0x05
    8376:	0c 81       	ldd	r16, Y+4	; 0x04
    8378:	1b 81       	ldd	r17, Y+3	; 0x03
    837a:	aa 81       	ldd	r26, Y+2	; 0x02
    837c:	b9 81       	ldd	r27, Y+1	; 0x01
    837e:	ce 0f       	add	r28, r30
    8380:	d1 1d       	adc	r29, r1
    8382:	0f b6       	in	r0, 0x3f	; 63
    8384:	f8 94       	cli
    8386:	de bf       	out	0x3e, r29	; 62
    8388:	0f be       	out	0x3f, r0	; 63
    838a:	cd bf       	out	0x3d, r28	; 61
    838c:	ed 01       	movw	r28, r26
    838e:	08 95       	ret

00008390 <__ftoa_engine>:
    8390:	28 30       	cpi	r18, 0x08	; 8
    8392:	08 f0       	brcs	.+2      	; 0x8396 <__ftoa_engine+0x6>
    8394:	27 e0       	ldi	r18, 0x07	; 7
    8396:	33 27       	eor	r19, r19
    8398:	da 01       	movw	r26, r20
    839a:	99 0f       	add	r25, r25
    839c:	31 1d       	adc	r19, r1
    839e:	87 fd       	sbrc	r24, 7
    83a0:	91 60       	ori	r25, 0x01	; 1
    83a2:	00 96       	adiw	r24, 0x00	; 0
    83a4:	61 05       	cpc	r22, r1
    83a6:	71 05       	cpc	r23, r1
    83a8:	39 f4       	brne	.+14     	; 0x83b8 <__ftoa_engine+0x28>
    83aa:	32 60       	ori	r19, 0x02	; 2
    83ac:	2e 5f       	subi	r18, 0xFE	; 254
    83ae:	3d 93       	st	X+, r19
    83b0:	30 e3       	ldi	r19, 0x30	; 48
    83b2:	2a 95       	dec	r18
    83b4:	e1 f7       	brne	.-8      	; 0x83ae <__ftoa_engine+0x1e>
    83b6:	08 95       	ret
    83b8:	9f 3f       	cpi	r25, 0xFF	; 255
    83ba:	30 f0       	brcs	.+12     	; 0x83c8 <__ftoa_engine+0x38>
    83bc:	80 38       	cpi	r24, 0x80	; 128
    83be:	71 05       	cpc	r23, r1
    83c0:	61 05       	cpc	r22, r1
    83c2:	09 f0       	breq	.+2      	; 0x83c6 <__ftoa_engine+0x36>
    83c4:	3c 5f       	subi	r19, 0xFC	; 252
    83c6:	3c 5f       	subi	r19, 0xFC	; 252
    83c8:	3d 93       	st	X+, r19
    83ca:	91 30       	cpi	r25, 0x01	; 1
    83cc:	08 f0       	brcs	.+2      	; 0x83d0 <__ftoa_engine+0x40>
    83ce:	80 68       	ori	r24, 0x80	; 128
    83d0:	91 1d       	adc	r25, r1
    83d2:	df 93       	push	r29
    83d4:	cf 93       	push	r28
    83d6:	1f 93       	push	r17
    83d8:	0f 93       	push	r16
    83da:	ff 92       	push	r15
    83dc:	ef 92       	push	r14
    83de:	19 2f       	mov	r17, r25
    83e0:	98 7f       	andi	r25, 0xF8	; 248
    83e2:	96 95       	lsr	r25
    83e4:	e9 2f       	mov	r30, r25
    83e6:	96 95       	lsr	r25
    83e8:	96 95       	lsr	r25
    83ea:	e9 0f       	add	r30, r25
    83ec:	ff 27       	eor	r31, r31
    83ee:	e9 5f       	subi	r30, 0xF9	; 249
    83f0:	f6 4f       	sbci	r31, 0xF6	; 246
    83f2:	99 27       	eor	r25, r25
    83f4:	33 27       	eor	r19, r19
    83f6:	ee 24       	eor	r14, r14
    83f8:	ff 24       	eor	r15, r15
    83fa:	a7 01       	movw	r20, r14
    83fc:	e7 01       	movw	r28, r14
    83fe:	05 90       	lpm	r0, Z+
    8400:	08 94       	sec
    8402:	07 94       	ror	r0
    8404:	28 f4       	brcc	.+10     	; 0x8410 <__ftoa_engine+0x80>
    8406:	36 0f       	add	r19, r22
    8408:	e7 1e       	adc	r14, r23
    840a:	f8 1e       	adc	r15, r24
    840c:	49 1f       	adc	r20, r25
    840e:	51 1d       	adc	r21, r1
    8410:	66 0f       	add	r22, r22
    8412:	77 1f       	adc	r23, r23
    8414:	88 1f       	adc	r24, r24
    8416:	99 1f       	adc	r25, r25
    8418:	06 94       	lsr	r0
    841a:	a1 f7       	brne	.-24     	; 0x8404 <__ftoa_engine+0x74>
    841c:	05 90       	lpm	r0, Z+
    841e:	07 94       	ror	r0
    8420:	28 f4       	brcc	.+10     	; 0x842c <__ftoa_engine+0x9c>
    8422:	e7 0e       	add	r14, r23
    8424:	f8 1e       	adc	r15, r24
    8426:	49 1f       	adc	r20, r25
    8428:	56 1f       	adc	r21, r22
    842a:	c1 1d       	adc	r28, r1
    842c:	77 0f       	add	r23, r23
    842e:	88 1f       	adc	r24, r24
    8430:	99 1f       	adc	r25, r25
    8432:	66 1f       	adc	r22, r22
    8434:	06 94       	lsr	r0
    8436:	a1 f7       	brne	.-24     	; 0x8420 <__ftoa_engine+0x90>
    8438:	05 90       	lpm	r0, Z+
    843a:	07 94       	ror	r0
    843c:	28 f4       	brcc	.+10     	; 0x8448 <__ftoa_engine+0xb8>
    843e:	f8 0e       	add	r15, r24
    8440:	49 1f       	adc	r20, r25
    8442:	56 1f       	adc	r21, r22
    8444:	c7 1f       	adc	r28, r23
    8446:	d1 1d       	adc	r29, r1
    8448:	88 0f       	add	r24, r24
    844a:	99 1f       	adc	r25, r25
    844c:	66 1f       	adc	r22, r22
    844e:	77 1f       	adc	r23, r23
    8450:	06 94       	lsr	r0
    8452:	a1 f7       	brne	.-24     	; 0x843c <__ftoa_engine+0xac>
    8454:	05 90       	lpm	r0, Z+
    8456:	07 94       	ror	r0
    8458:	20 f4       	brcc	.+8      	; 0x8462 <__ftoa_engine+0xd2>
    845a:	49 0f       	add	r20, r25
    845c:	56 1f       	adc	r21, r22
    845e:	c7 1f       	adc	r28, r23
    8460:	d8 1f       	adc	r29, r24
    8462:	99 0f       	add	r25, r25
    8464:	66 1f       	adc	r22, r22
    8466:	77 1f       	adc	r23, r23
    8468:	88 1f       	adc	r24, r24
    846a:	06 94       	lsr	r0
    846c:	a9 f7       	brne	.-22     	; 0x8458 <__ftoa_engine+0xc8>
    846e:	84 91       	lpm	r24, Z+
    8470:	10 95       	com	r17
    8472:	17 70       	andi	r17, 0x07	; 7
    8474:	41 f0       	breq	.+16     	; 0x8486 <__ftoa_engine+0xf6>
    8476:	d6 95       	lsr	r29
    8478:	c7 95       	ror	r28
    847a:	57 95       	ror	r21
    847c:	47 95       	ror	r20
    847e:	f7 94       	ror	r15
    8480:	e7 94       	ror	r14
    8482:	1a 95       	dec	r17
    8484:	c1 f7       	brne	.-16     	; 0x8476 <__ftoa_engine+0xe6>
    8486:	ed ea       	ldi	r30, 0xAD	; 173
    8488:	f8 e0       	ldi	r31, 0x08	; 8
    848a:	68 94       	set
    848c:	15 90       	lpm	r1, Z+
    848e:	15 91       	lpm	r17, Z+
    8490:	35 91       	lpm	r19, Z+
    8492:	65 91       	lpm	r22, Z+
    8494:	95 91       	lpm	r25, Z+
    8496:	05 90       	lpm	r0, Z+
    8498:	7f e2       	ldi	r23, 0x2F	; 47
    849a:	73 95       	inc	r23
    849c:	e1 18       	sub	r14, r1
    849e:	f1 0a       	sbc	r15, r17
    84a0:	43 0b       	sbc	r20, r19
    84a2:	56 0b       	sbc	r21, r22
    84a4:	c9 0b       	sbc	r28, r25
    84a6:	d0 09       	sbc	r29, r0
    84a8:	c0 f7       	brcc	.-16     	; 0x849a <__ftoa_engine+0x10a>
    84aa:	e1 0c       	add	r14, r1
    84ac:	f1 1e       	adc	r15, r17
    84ae:	43 1f       	adc	r20, r19
    84b0:	56 1f       	adc	r21, r22
    84b2:	c9 1f       	adc	r28, r25
    84b4:	d0 1d       	adc	r29, r0
    84b6:	7e f4       	brtc	.+30     	; 0x84d6 <__ftoa_engine+0x146>
    84b8:	70 33       	cpi	r23, 0x30	; 48
    84ba:	11 f4       	brne	.+4      	; 0x84c0 <__ftoa_engine+0x130>
    84bc:	8a 95       	dec	r24
    84be:	e6 cf       	rjmp	.-52     	; 0x848c <__ftoa_engine+0xfc>
    84c0:	e8 94       	clt
    84c2:	01 50       	subi	r16, 0x01	; 1
    84c4:	30 f0       	brcs	.+12     	; 0x84d2 <__ftoa_engine+0x142>
    84c6:	08 0f       	add	r16, r24
    84c8:	0a f4       	brpl	.+2      	; 0x84cc <__ftoa_engine+0x13c>
    84ca:	00 27       	eor	r16, r16
    84cc:	02 17       	cp	r16, r18
    84ce:	08 f4       	brcc	.+2      	; 0x84d2 <__ftoa_engine+0x142>
    84d0:	20 2f       	mov	r18, r16
    84d2:	23 95       	inc	r18
    84d4:	02 2f       	mov	r16, r18
    84d6:	7a 33       	cpi	r23, 0x3A	; 58
    84d8:	28 f0       	brcs	.+10     	; 0x84e4 <__ftoa_engine+0x154>
    84da:	79 e3       	ldi	r23, 0x39	; 57
    84dc:	7d 93       	st	X+, r23
    84de:	2a 95       	dec	r18
    84e0:	e9 f7       	brne	.-6      	; 0x84dc <__ftoa_engine+0x14c>
    84e2:	10 c0       	rjmp	.+32     	; 0x8504 <__ftoa_engine+0x174>
    84e4:	7d 93       	st	X+, r23
    84e6:	2a 95       	dec	r18
    84e8:	89 f6       	brne	.-94     	; 0x848c <__ftoa_engine+0xfc>
    84ea:	06 94       	lsr	r0
    84ec:	97 95       	ror	r25
    84ee:	67 95       	ror	r22
    84f0:	37 95       	ror	r19
    84f2:	17 95       	ror	r17
    84f4:	17 94       	ror	r1
    84f6:	e1 18       	sub	r14, r1
    84f8:	f1 0a       	sbc	r15, r17
    84fa:	43 0b       	sbc	r20, r19
    84fc:	56 0b       	sbc	r21, r22
    84fe:	c9 0b       	sbc	r28, r25
    8500:	d0 09       	sbc	r29, r0
    8502:	98 f0       	brcs	.+38     	; 0x852a <__ftoa_engine+0x19a>
    8504:	23 95       	inc	r18
    8506:	7e 91       	ld	r23, -X
    8508:	73 95       	inc	r23
    850a:	7a 33       	cpi	r23, 0x3A	; 58
    850c:	08 f0       	brcs	.+2      	; 0x8510 <__ftoa_engine+0x180>
    850e:	70 e3       	ldi	r23, 0x30	; 48
    8510:	7c 93       	st	X, r23
    8512:	20 13       	cpse	r18, r16
    8514:	b8 f7       	brcc	.-18     	; 0x8504 <__ftoa_engine+0x174>
    8516:	7e 91       	ld	r23, -X
    8518:	70 61       	ori	r23, 0x10	; 16
    851a:	7d 93       	st	X+, r23
    851c:	30 f0       	brcs	.+12     	; 0x852a <__ftoa_engine+0x19a>
    851e:	83 95       	inc	r24
    8520:	71 e3       	ldi	r23, 0x31	; 49
    8522:	7d 93       	st	X+, r23
    8524:	70 e3       	ldi	r23, 0x30	; 48
    8526:	2a 95       	dec	r18
    8528:	e1 f7       	brne	.-8      	; 0x8522 <__ftoa_engine+0x192>
    852a:	11 24       	eor	r1, r1
    852c:	ef 90       	pop	r14
    852e:	ff 90       	pop	r15
    8530:	0f 91       	pop	r16
    8532:	1f 91       	pop	r17
    8534:	cf 91       	pop	r28
    8536:	df 91       	pop	r29
    8538:	99 27       	eor	r25, r25
    853a:	87 fd       	sbrc	r24, 7
    853c:	90 95       	com	r25
    853e:	08 95       	ret

00008540 <strnlen_P>:
    8540:	fc 01       	movw	r30, r24
    8542:	05 90       	lpm	r0, Z+
    8544:	61 50       	subi	r22, 0x01	; 1
    8546:	70 40       	sbci	r23, 0x00	; 0
    8548:	01 10       	cpse	r0, r1
    854a:	d8 f7       	brcc	.-10     	; 0x8542 <strnlen_P+0x2>
    854c:	80 95       	com	r24
    854e:	90 95       	com	r25
    8550:	8e 0f       	add	r24, r30
    8552:	9f 1f       	adc	r25, r31
    8554:	08 95       	ret

00008556 <strnlen>:
    8556:	fc 01       	movw	r30, r24
    8558:	61 50       	subi	r22, 0x01	; 1
    855a:	70 40       	sbci	r23, 0x00	; 0
    855c:	01 90       	ld	r0, Z+
    855e:	01 10       	cpse	r0, r1
    8560:	d8 f7       	brcc	.-10     	; 0x8558 <strnlen+0x2>
    8562:	80 95       	com	r24
    8564:	90 95       	com	r25
    8566:	8e 0f       	add	r24, r30
    8568:	9f 1f       	adc	r25, r31
    856a:	08 95       	ret

0000856c <fdevopen>:
    856c:	0f 93       	push	r16
    856e:	1f 93       	push	r17
    8570:	cf 93       	push	r28
    8572:	df 93       	push	r29
    8574:	8c 01       	movw	r16, r24
    8576:	eb 01       	movw	r28, r22
    8578:	00 97       	sbiw	r24, 0x00	; 0
    857a:	11 f4       	brne	.+4      	; 0x8580 <fdevopen+0x14>
    857c:	20 97       	sbiw	r28, 0x00	; 0
    857e:	c9 f1       	breq	.+114    	; 0x85f2 <fdevopen+0x86>
    8580:	81 e0       	ldi	r24, 0x01	; 1
    8582:	90 e0       	ldi	r25, 0x00	; 0
    8584:	6e e0       	ldi	r22, 0x0E	; 14
    8586:	70 e0       	ldi	r23, 0x00	; 0
    8588:	0e 94 5b 44 	call	0x88b6	; 0x88b6 <calloc>
    858c:	fc 01       	movw	r30, r24
    858e:	9c 01       	movw	r18, r24
    8590:	00 97       	sbiw	r24, 0x00	; 0
    8592:	89 f1       	breq	.+98     	; 0x85f6 <fdevopen+0x8a>
    8594:	80 e8       	ldi	r24, 0x80	; 128
    8596:	83 83       	std	Z+3, r24	; 0x03
    8598:	20 97       	sbiw	r28, 0x00	; 0
    859a:	71 f0       	breq	.+28     	; 0x85b8 <fdevopen+0x4c>
    859c:	d3 87       	std	Z+11, r29	; 0x0b
    859e:	c2 87       	std	Z+10, r28	; 0x0a
    85a0:	81 e8       	ldi	r24, 0x81	; 129
    85a2:	83 83       	std	Z+3, r24	; 0x03
    85a4:	80 91 21 07 	lds	r24, 0x0721
    85a8:	90 91 22 07 	lds	r25, 0x0722
    85ac:	00 97       	sbiw	r24, 0x00	; 0
    85ae:	21 f4       	brne	.+8      	; 0x85b8 <fdevopen+0x4c>
    85b0:	f0 93 22 07 	sts	0x0722, r31
    85b4:	e0 93 21 07 	sts	0x0721, r30
    85b8:	01 15       	cp	r16, r1
    85ba:	11 05       	cpc	r17, r1
    85bc:	e1 f0       	breq	.+56     	; 0x85f6 <fdevopen+0x8a>
    85be:	11 87       	std	Z+9, r17	; 0x09
    85c0:	00 87       	std	Z+8, r16	; 0x08
    85c2:	83 81       	ldd	r24, Z+3	; 0x03
    85c4:	82 60       	ori	r24, 0x02	; 2
    85c6:	83 83       	std	Z+3, r24	; 0x03
    85c8:	80 91 23 07 	lds	r24, 0x0723
    85cc:	90 91 24 07 	lds	r25, 0x0724
    85d0:	00 97       	sbiw	r24, 0x00	; 0
    85d2:	89 f4       	brne	.+34     	; 0x85f6 <fdevopen+0x8a>
    85d4:	f0 93 24 07 	sts	0x0724, r31
    85d8:	e0 93 23 07 	sts	0x0723, r30
    85dc:	80 91 25 07 	lds	r24, 0x0725
    85e0:	90 91 26 07 	lds	r25, 0x0726
    85e4:	00 97       	sbiw	r24, 0x00	; 0
    85e6:	39 f4       	brne	.+14     	; 0x85f6 <fdevopen+0x8a>
    85e8:	f0 93 26 07 	sts	0x0726, r31
    85ec:	e0 93 25 07 	sts	0x0725, r30
    85f0:	02 c0       	rjmp	.+4      	; 0x85f6 <fdevopen+0x8a>
    85f2:	20 e0       	ldi	r18, 0x00	; 0
    85f4:	30 e0       	ldi	r19, 0x00	; 0
    85f6:	c9 01       	movw	r24, r18
    85f8:	df 91       	pop	r29
    85fa:	cf 91       	pop	r28
    85fc:	1f 91       	pop	r17
    85fe:	0f 91       	pop	r16
    8600:	08 95       	ret

00008602 <fgetc>:
    8602:	cf 93       	push	r28
    8604:	df 93       	push	r29
    8606:	ec 01       	movw	r28, r24
    8608:	3b 81       	ldd	r19, Y+3	; 0x03
    860a:	30 ff       	sbrs	r19, 0
    860c:	36 c0       	rjmp	.+108    	; 0x867a <fgetc+0x78>
    860e:	36 ff       	sbrs	r19, 6
    8610:	09 c0       	rjmp	.+18     	; 0x8624 <fgetc+0x22>
    8612:	3f 7b       	andi	r19, 0xBF	; 191
    8614:	3b 83       	std	Y+3, r19	; 0x03
    8616:	8e 81       	ldd	r24, Y+6	; 0x06
    8618:	9f 81       	ldd	r25, Y+7	; 0x07
    861a:	01 96       	adiw	r24, 0x01	; 1
    861c:	9f 83       	std	Y+7, r25	; 0x07
    861e:	8e 83       	std	Y+6, r24	; 0x06
    8620:	2a 81       	ldd	r18, Y+2	; 0x02
    8622:	29 c0       	rjmp	.+82     	; 0x8676 <fgetc+0x74>
    8624:	32 ff       	sbrs	r19, 2
    8626:	0f c0       	rjmp	.+30     	; 0x8646 <fgetc+0x44>
    8628:	e8 81       	ld	r30, Y
    862a:	f9 81       	ldd	r31, Y+1	; 0x01
    862c:	80 81       	ld	r24, Z
    862e:	99 27       	eor	r25, r25
    8630:	87 fd       	sbrc	r24, 7
    8632:	90 95       	com	r25
    8634:	00 97       	sbiw	r24, 0x00	; 0
    8636:	19 f4       	brne	.+6      	; 0x863e <fgetc+0x3c>
    8638:	30 62       	ori	r19, 0x20	; 32
    863a:	3b 83       	std	Y+3, r19	; 0x03
    863c:	1e c0       	rjmp	.+60     	; 0x867a <fgetc+0x78>
    863e:	31 96       	adiw	r30, 0x01	; 1
    8640:	f9 83       	std	Y+1, r31	; 0x01
    8642:	e8 83       	st	Y, r30
    8644:	11 c0       	rjmp	.+34     	; 0x8668 <fgetc+0x66>
    8646:	ea 85       	ldd	r30, Y+10	; 0x0a
    8648:	fb 85       	ldd	r31, Y+11	; 0x0b
    864a:	ce 01       	movw	r24, r28
    864c:	09 95       	icall
    864e:	97 ff       	sbrs	r25, 7
    8650:	0b c0       	rjmp	.+22     	; 0x8668 <fgetc+0x66>
    8652:	2b 81       	ldd	r18, Y+3	; 0x03
    8654:	3f ef       	ldi	r19, 0xFF	; 255
    8656:	8f 3f       	cpi	r24, 0xFF	; 255
    8658:	93 07       	cpc	r25, r19
    865a:	11 f4       	brne	.+4      	; 0x8660 <fgetc+0x5e>
    865c:	80 e1       	ldi	r24, 0x10	; 16
    865e:	01 c0       	rjmp	.+2      	; 0x8662 <fgetc+0x60>
    8660:	80 e2       	ldi	r24, 0x20	; 32
    8662:	82 2b       	or	r24, r18
    8664:	8b 83       	std	Y+3, r24	; 0x03
    8666:	09 c0       	rjmp	.+18     	; 0x867a <fgetc+0x78>
    8668:	2e 81       	ldd	r18, Y+6	; 0x06
    866a:	3f 81       	ldd	r19, Y+7	; 0x07
    866c:	2f 5f       	subi	r18, 0xFF	; 255
    866e:	3f 4f       	sbci	r19, 0xFF	; 255
    8670:	3f 83       	std	Y+7, r19	; 0x07
    8672:	2e 83       	std	Y+6, r18	; 0x06
    8674:	28 2f       	mov	r18, r24
    8676:	30 e0       	ldi	r19, 0x00	; 0
    8678:	02 c0       	rjmp	.+4      	; 0x867e <fgetc+0x7c>
    867a:	2f ef       	ldi	r18, 0xFF	; 255
    867c:	3f ef       	ldi	r19, 0xFF	; 255
    867e:	c9 01       	movw	r24, r18
    8680:	df 91       	pop	r29
    8682:	cf 91       	pop	r28
    8684:	08 95       	ret

00008686 <fputc>:
    8686:	0f 93       	push	r16
    8688:	1f 93       	push	r17
    868a:	cf 93       	push	r28
    868c:	df 93       	push	r29
    868e:	8c 01       	movw	r16, r24
    8690:	eb 01       	movw	r28, r22
    8692:	8b 81       	ldd	r24, Y+3	; 0x03
    8694:	81 ff       	sbrs	r24, 1
    8696:	1b c0       	rjmp	.+54     	; 0x86ce <fputc+0x48>
    8698:	82 ff       	sbrs	r24, 2
    869a:	0d c0       	rjmp	.+26     	; 0x86b6 <fputc+0x30>
    869c:	2e 81       	ldd	r18, Y+6	; 0x06
    869e:	3f 81       	ldd	r19, Y+7	; 0x07
    86a0:	8c 81       	ldd	r24, Y+4	; 0x04
    86a2:	9d 81       	ldd	r25, Y+5	; 0x05
    86a4:	28 17       	cp	r18, r24
    86a6:	39 07       	cpc	r19, r25
    86a8:	64 f4       	brge	.+24     	; 0x86c2 <fputc+0x3c>
    86aa:	e8 81       	ld	r30, Y
    86ac:	f9 81       	ldd	r31, Y+1	; 0x01
    86ae:	01 93       	st	Z+, r16
    86b0:	f9 83       	std	Y+1, r31	; 0x01
    86b2:	e8 83       	st	Y, r30
    86b4:	06 c0       	rjmp	.+12     	; 0x86c2 <fputc+0x3c>
    86b6:	e8 85       	ldd	r30, Y+8	; 0x08
    86b8:	f9 85       	ldd	r31, Y+9	; 0x09
    86ba:	80 2f       	mov	r24, r16
    86bc:	09 95       	icall
    86be:	00 97       	sbiw	r24, 0x00	; 0
    86c0:	31 f4       	brne	.+12     	; 0x86ce <fputc+0x48>
    86c2:	8e 81       	ldd	r24, Y+6	; 0x06
    86c4:	9f 81       	ldd	r25, Y+7	; 0x07
    86c6:	01 96       	adiw	r24, 0x01	; 1
    86c8:	9f 83       	std	Y+7, r25	; 0x07
    86ca:	8e 83       	std	Y+6, r24	; 0x06
    86cc:	02 c0       	rjmp	.+4      	; 0x86d2 <fputc+0x4c>
    86ce:	0f ef       	ldi	r16, 0xFF	; 255
    86d0:	1f ef       	ldi	r17, 0xFF	; 255
    86d2:	c8 01       	movw	r24, r16
    86d4:	df 91       	pop	r29
    86d6:	cf 91       	pop	r28
    86d8:	1f 91       	pop	r17
    86da:	0f 91       	pop	r16
    86dc:	08 95       	ret

000086de <printf>:
    86de:	df 93       	push	r29
    86e0:	cf 93       	push	r28
    86e2:	cd b7       	in	r28, 0x3d	; 61
    86e4:	de b7       	in	r29, 0x3e	; 62
    86e6:	fe 01       	movw	r30, r28
    86e8:	35 96       	adiw	r30, 0x05	; 5
    86ea:	61 91       	ld	r22, Z+
    86ec:	71 91       	ld	r23, Z+
    86ee:	80 91 23 07 	lds	r24, 0x0723
    86f2:	90 91 24 07 	lds	r25, 0x0724
    86f6:	af 01       	movw	r20, r30
    86f8:	0e 94 16 3a 	call	0x742c	; 0x742c <vfprintf>
    86fc:	cf 91       	pop	r28
    86fe:	df 91       	pop	r29
    8700:	08 95       	ret

00008702 <puts>:
    8702:	ef 92       	push	r14
    8704:	ff 92       	push	r15
    8706:	0f 93       	push	r16
    8708:	1f 93       	push	r17
    870a:	cf 93       	push	r28
    870c:	df 93       	push	r29
    870e:	8c 01       	movw	r16, r24
    8710:	e0 91 23 07 	lds	r30, 0x0723
    8714:	f0 91 24 07 	lds	r31, 0x0724
    8718:	83 81       	ldd	r24, Z+3	; 0x03
    871a:	81 ff       	sbrs	r24, 1
    871c:	1f c0       	rjmp	.+62     	; 0x875c <puts+0x5a>
    871e:	c0 e0       	ldi	r28, 0x00	; 0
    8720:	d0 e0       	ldi	r29, 0x00	; 0
    8722:	0a c0       	rjmp	.+20     	; 0x8738 <puts+0x36>
    8724:	db 01       	movw	r26, r22
    8726:	18 96       	adiw	r26, 0x08	; 8
    8728:	ed 91       	ld	r30, X+
    872a:	fc 91       	ld	r31, X
    872c:	19 97       	sbiw	r26, 0x09	; 9
    872e:	09 95       	icall
    8730:	00 97       	sbiw	r24, 0x00	; 0
    8732:	11 f0       	breq	.+4      	; 0x8738 <puts+0x36>
    8734:	cf ef       	ldi	r28, 0xFF	; 255
    8736:	df ef       	ldi	r29, 0xFF	; 255
    8738:	f8 01       	movw	r30, r16
    873a:	81 91       	ld	r24, Z+
    873c:	8f 01       	movw	r16, r30
    873e:	60 91 23 07 	lds	r22, 0x0723
    8742:	70 91 24 07 	lds	r23, 0x0724
    8746:	88 23       	and	r24, r24
    8748:	69 f7       	brne	.-38     	; 0x8724 <puts+0x22>
    874a:	db 01       	movw	r26, r22
    874c:	18 96       	adiw	r26, 0x08	; 8
    874e:	ed 91       	ld	r30, X+
    8750:	fc 91       	ld	r31, X
    8752:	19 97       	sbiw	r26, 0x09	; 9
    8754:	8a e0       	ldi	r24, 0x0A	; 10
    8756:	09 95       	icall
    8758:	00 97       	sbiw	r24, 0x00	; 0
    875a:	11 f0       	breq	.+4      	; 0x8760 <puts+0x5e>
    875c:	cf ef       	ldi	r28, 0xFF	; 255
    875e:	df ef       	ldi	r29, 0xFF	; 255
    8760:	ce 01       	movw	r24, r28
    8762:	df 91       	pop	r29
    8764:	cf 91       	pop	r28
    8766:	1f 91       	pop	r17
    8768:	0f 91       	pop	r16
    876a:	ff 90       	pop	r15
    876c:	ef 90       	pop	r14
    876e:	08 95       	ret

00008770 <sprintf>:
    8770:	0f 93       	push	r16
    8772:	1f 93       	push	r17
    8774:	df 93       	push	r29
    8776:	cf 93       	push	r28
    8778:	cd b7       	in	r28, 0x3d	; 61
    877a:	de b7       	in	r29, 0x3e	; 62
    877c:	2e 97       	sbiw	r28, 0x0e	; 14
    877e:	0f b6       	in	r0, 0x3f	; 63
    8780:	f8 94       	cli
    8782:	de bf       	out	0x3e, r29	; 62
    8784:	0f be       	out	0x3f, r0	; 63
    8786:	cd bf       	out	0x3d, r28	; 61
    8788:	0d 89       	ldd	r16, Y+21	; 0x15
    878a:	1e 89       	ldd	r17, Y+22	; 0x16
    878c:	86 e0       	ldi	r24, 0x06	; 6
    878e:	8c 83       	std	Y+4, r24	; 0x04
    8790:	1a 83       	std	Y+2, r17	; 0x02
    8792:	09 83       	std	Y+1, r16	; 0x01
    8794:	8f ef       	ldi	r24, 0xFF	; 255
    8796:	9f e7       	ldi	r25, 0x7F	; 127
    8798:	9e 83       	std	Y+6, r25	; 0x06
    879a:	8d 83       	std	Y+5, r24	; 0x05
    879c:	9e 01       	movw	r18, r28
    879e:	27 5e       	subi	r18, 0xE7	; 231
    87a0:	3f 4f       	sbci	r19, 0xFF	; 255
    87a2:	ce 01       	movw	r24, r28
    87a4:	01 96       	adiw	r24, 0x01	; 1
    87a6:	6f 89       	ldd	r22, Y+23	; 0x17
    87a8:	78 8d       	ldd	r23, Y+24	; 0x18
    87aa:	a9 01       	movw	r20, r18
    87ac:	0e 94 16 3a 	call	0x742c	; 0x742c <vfprintf>
    87b0:	ef 81       	ldd	r30, Y+7	; 0x07
    87b2:	f8 85       	ldd	r31, Y+8	; 0x08
    87b4:	e0 0f       	add	r30, r16
    87b6:	f1 1f       	adc	r31, r17
    87b8:	10 82       	st	Z, r1
    87ba:	2e 96       	adiw	r28, 0x0e	; 14
    87bc:	0f b6       	in	r0, 0x3f	; 63
    87be:	f8 94       	cli
    87c0:	de bf       	out	0x3e, r29	; 62
    87c2:	0f be       	out	0x3f, r0	; 63
    87c4:	cd bf       	out	0x3d, r28	; 61
    87c6:	cf 91       	pop	r28
    87c8:	df 91       	pop	r29
    87ca:	1f 91       	pop	r17
    87cc:	0f 91       	pop	r16
    87ce:	08 95       	ret

000087d0 <__ultoa_invert>:
    87d0:	fa 01       	movw	r30, r20
    87d2:	aa 27       	eor	r26, r26
    87d4:	28 30       	cpi	r18, 0x08	; 8
    87d6:	51 f1       	breq	.+84     	; 0x882c <__ultoa_invert+0x5c>
    87d8:	20 31       	cpi	r18, 0x10	; 16
    87da:	81 f1       	breq	.+96     	; 0x883c <__ultoa_invert+0x6c>
    87dc:	e8 94       	clt
    87de:	6f 93       	push	r22
    87e0:	6e 7f       	andi	r22, 0xFE	; 254
    87e2:	6e 5f       	subi	r22, 0xFE	; 254
    87e4:	7f 4f       	sbci	r23, 0xFF	; 255
    87e6:	8f 4f       	sbci	r24, 0xFF	; 255
    87e8:	9f 4f       	sbci	r25, 0xFF	; 255
    87ea:	af 4f       	sbci	r26, 0xFF	; 255
    87ec:	b1 e0       	ldi	r27, 0x01	; 1
    87ee:	3e d0       	rcall	.+124    	; 0x886c <__ultoa_invert+0x9c>
    87f0:	b4 e0       	ldi	r27, 0x04	; 4
    87f2:	3c d0       	rcall	.+120    	; 0x886c <__ultoa_invert+0x9c>
    87f4:	67 0f       	add	r22, r23
    87f6:	78 1f       	adc	r23, r24
    87f8:	89 1f       	adc	r24, r25
    87fa:	9a 1f       	adc	r25, r26
    87fc:	a1 1d       	adc	r26, r1
    87fe:	68 0f       	add	r22, r24
    8800:	79 1f       	adc	r23, r25
    8802:	8a 1f       	adc	r24, r26
    8804:	91 1d       	adc	r25, r1
    8806:	a1 1d       	adc	r26, r1
    8808:	6a 0f       	add	r22, r26
    880a:	71 1d       	adc	r23, r1
    880c:	81 1d       	adc	r24, r1
    880e:	91 1d       	adc	r25, r1
    8810:	a1 1d       	adc	r26, r1
    8812:	20 d0       	rcall	.+64     	; 0x8854 <__ultoa_invert+0x84>
    8814:	09 f4       	brne	.+2      	; 0x8818 <__ultoa_invert+0x48>
    8816:	68 94       	set
    8818:	3f 91       	pop	r19
    881a:	2a e0       	ldi	r18, 0x0A	; 10
    881c:	26 9f       	mul	r18, r22
    881e:	11 24       	eor	r1, r1
    8820:	30 19       	sub	r19, r0
    8822:	30 5d       	subi	r19, 0xD0	; 208
    8824:	31 93       	st	Z+, r19
    8826:	de f6       	brtc	.-74     	; 0x87de <__ultoa_invert+0xe>
    8828:	cf 01       	movw	r24, r30
    882a:	08 95       	ret
    882c:	46 2f       	mov	r20, r22
    882e:	47 70       	andi	r20, 0x07	; 7
    8830:	40 5d       	subi	r20, 0xD0	; 208
    8832:	41 93       	st	Z+, r20
    8834:	b3 e0       	ldi	r27, 0x03	; 3
    8836:	0f d0       	rcall	.+30     	; 0x8856 <__ultoa_invert+0x86>
    8838:	c9 f7       	brne	.-14     	; 0x882c <__ultoa_invert+0x5c>
    883a:	f6 cf       	rjmp	.-20     	; 0x8828 <__ultoa_invert+0x58>
    883c:	46 2f       	mov	r20, r22
    883e:	4f 70       	andi	r20, 0x0F	; 15
    8840:	40 5d       	subi	r20, 0xD0	; 208
    8842:	4a 33       	cpi	r20, 0x3A	; 58
    8844:	18 f0       	brcs	.+6      	; 0x884c <__ultoa_invert+0x7c>
    8846:	49 5d       	subi	r20, 0xD9	; 217
    8848:	31 fd       	sbrc	r19, 1
    884a:	40 52       	subi	r20, 0x20	; 32
    884c:	41 93       	st	Z+, r20
    884e:	02 d0       	rcall	.+4      	; 0x8854 <__ultoa_invert+0x84>
    8850:	a9 f7       	brne	.-22     	; 0x883c <__ultoa_invert+0x6c>
    8852:	ea cf       	rjmp	.-44     	; 0x8828 <__ultoa_invert+0x58>
    8854:	b4 e0       	ldi	r27, 0x04	; 4
    8856:	a6 95       	lsr	r26
    8858:	97 95       	ror	r25
    885a:	87 95       	ror	r24
    885c:	77 95       	ror	r23
    885e:	67 95       	ror	r22
    8860:	ba 95       	dec	r27
    8862:	c9 f7       	brne	.-14     	; 0x8856 <__ultoa_invert+0x86>
    8864:	00 97       	sbiw	r24, 0x00	; 0
    8866:	61 05       	cpc	r22, r1
    8868:	71 05       	cpc	r23, r1
    886a:	08 95       	ret
    886c:	9b 01       	movw	r18, r22
    886e:	ac 01       	movw	r20, r24
    8870:	0a 2e       	mov	r0, r26
    8872:	06 94       	lsr	r0
    8874:	57 95       	ror	r21
    8876:	47 95       	ror	r20
    8878:	37 95       	ror	r19
    887a:	27 95       	ror	r18
    887c:	ba 95       	dec	r27
    887e:	c9 f7       	brne	.-14     	; 0x8872 <__ultoa_invert+0xa2>
    8880:	62 0f       	add	r22, r18
    8882:	73 1f       	adc	r23, r19
    8884:	84 1f       	adc	r24, r20
    8886:	95 1f       	adc	r25, r21
    8888:	a0 1d       	adc	r26, r0
    888a:	08 95       	ret

0000888c <__eerd_byte_m128>:
    888c:	e1 99       	sbic	0x1c, 1	; 28
    888e:	fe cf       	rjmp	.-4      	; 0x888c <__eerd_byte_m128>
    8890:	9f bb       	out	0x1f, r25	; 31
    8892:	8e bb       	out	0x1e, r24	; 30
    8894:	e0 9a       	sbi	0x1c, 0	; 28
    8896:	99 27       	eor	r25, r25
    8898:	8d b3       	in	r24, 0x1d	; 29
    889a:	08 95       	ret

0000889c <__eewr_byte_m128>:
    889c:	26 2f       	mov	r18, r22

0000889e <__eewr_r18_m128>:
    889e:	e1 99       	sbic	0x1c, 1	; 28
    88a0:	fe cf       	rjmp	.-4      	; 0x889e <__eewr_r18_m128>
    88a2:	9f bb       	out	0x1f, r25	; 31
    88a4:	8e bb       	out	0x1e, r24	; 30
    88a6:	2d bb       	out	0x1d, r18	; 29
    88a8:	0f b6       	in	r0, 0x3f	; 63
    88aa:	f8 94       	cli
    88ac:	e2 9a       	sbi	0x1c, 2	; 28
    88ae:	e1 9a       	sbi	0x1c, 1	; 28
    88b0:	0f be       	out	0x3f, r0	; 63
    88b2:	01 96       	adiw	r24, 0x01	; 1
    88b4:	08 95       	ret

000088b6 <calloc>:
    88b6:	ef 92       	push	r14
    88b8:	ff 92       	push	r15
    88ba:	0f 93       	push	r16
    88bc:	1f 93       	push	r17
    88be:	cf 93       	push	r28
    88c0:	df 93       	push	r29
    88c2:	68 9f       	mul	r22, r24
    88c4:	80 01       	movw	r16, r0
    88c6:	69 9f       	mul	r22, r25
    88c8:	10 0d       	add	r17, r0
    88ca:	78 9f       	mul	r23, r24
    88cc:	10 0d       	add	r17, r0
    88ce:	11 24       	eor	r1, r1
    88d0:	c8 01       	movw	r24, r16
    88d2:	0e 94 80 44 	call	0x8900	; 0x8900 <malloc>
    88d6:	e8 2e       	mov	r14, r24
    88d8:	e7 01       	movw	r28, r14
    88da:	7e 01       	movw	r14, r28
    88dc:	f9 2e       	mov	r15, r25
    88de:	e7 01       	movw	r28, r14
    88e0:	20 97       	sbiw	r28, 0x00	; 0
    88e2:	31 f0       	breq	.+12     	; 0x88f0 <calloc+0x3a>
    88e4:	8e 2d       	mov	r24, r14
    88e6:	60 e0       	ldi	r22, 0x00	; 0
    88e8:	70 e0       	ldi	r23, 0x00	; 0
    88ea:	a8 01       	movw	r20, r16
    88ec:	0e 94 b3 45 	call	0x8b66	; 0x8b66 <memset>
    88f0:	ce 01       	movw	r24, r28
    88f2:	df 91       	pop	r29
    88f4:	cf 91       	pop	r28
    88f6:	1f 91       	pop	r17
    88f8:	0f 91       	pop	r16
    88fa:	ff 90       	pop	r15
    88fc:	ef 90       	pop	r14
    88fe:	08 95       	ret

00008900 <malloc>:
    8900:	cf 93       	push	r28
    8902:	df 93       	push	r29
    8904:	82 30       	cpi	r24, 0x02	; 2
    8906:	91 05       	cpc	r25, r1
    8908:	10 f4       	brcc	.+4      	; 0x890e <malloc+0xe>
    890a:	82 e0       	ldi	r24, 0x02	; 2
    890c:	90 e0       	ldi	r25, 0x00	; 0
    890e:	e0 91 29 07 	lds	r30, 0x0729
    8912:	f0 91 2a 07 	lds	r31, 0x072A
    8916:	40 e0       	ldi	r20, 0x00	; 0
    8918:	50 e0       	ldi	r21, 0x00	; 0
    891a:	20 e0       	ldi	r18, 0x00	; 0
    891c:	30 e0       	ldi	r19, 0x00	; 0
    891e:	26 c0       	rjmp	.+76     	; 0x896c <malloc+0x6c>
    8920:	60 81       	ld	r22, Z
    8922:	71 81       	ldd	r23, Z+1	; 0x01
    8924:	68 17       	cp	r22, r24
    8926:	79 07       	cpc	r23, r25
    8928:	e0 f0       	brcs	.+56     	; 0x8962 <malloc+0x62>
    892a:	68 17       	cp	r22, r24
    892c:	79 07       	cpc	r23, r25
    892e:	81 f4       	brne	.+32     	; 0x8950 <malloc+0x50>
    8930:	82 81       	ldd	r24, Z+2	; 0x02
    8932:	93 81       	ldd	r25, Z+3	; 0x03
    8934:	21 15       	cp	r18, r1
    8936:	31 05       	cpc	r19, r1
    8938:	31 f0       	breq	.+12     	; 0x8946 <malloc+0x46>
    893a:	d9 01       	movw	r26, r18
    893c:	13 96       	adiw	r26, 0x03	; 3
    893e:	9c 93       	st	X, r25
    8940:	8e 93       	st	-X, r24
    8942:	12 97       	sbiw	r26, 0x02	; 2
    8944:	2b c0       	rjmp	.+86     	; 0x899c <malloc+0x9c>
    8946:	90 93 2a 07 	sts	0x072A, r25
    894a:	80 93 29 07 	sts	0x0729, r24
    894e:	26 c0       	rjmp	.+76     	; 0x899c <malloc+0x9c>
    8950:	41 15       	cp	r20, r1
    8952:	51 05       	cpc	r21, r1
    8954:	19 f0       	breq	.+6      	; 0x895c <malloc+0x5c>
    8956:	64 17       	cp	r22, r20
    8958:	75 07       	cpc	r23, r21
    895a:	18 f4       	brcc	.+6      	; 0x8962 <malloc+0x62>
    895c:	ab 01       	movw	r20, r22
    895e:	e9 01       	movw	r28, r18
    8960:	df 01       	movw	r26, r30
    8962:	9f 01       	movw	r18, r30
    8964:	72 81       	ldd	r23, Z+2	; 0x02
    8966:	63 81       	ldd	r22, Z+3	; 0x03
    8968:	e7 2f       	mov	r30, r23
    896a:	f6 2f       	mov	r31, r22
    896c:	30 97       	sbiw	r30, 0x00	; 0
    896e:	c1 f6       	brne	.-80     	; 0x8920 <malloc+0x20>
    8970:	41 15       	cp	r20, r1
    8972:	51 05       	cpc	r21, r1
    8974:	01 f1       	breq	.+64     	; 0x89b6 <malloc+0xb6>
    8976:	48 1b       	sub	r20, r24
    8978:	59 0b       	sbc	r21, r25
    897a:	44 30       	cpi	r20, 0x04	; 4
    897c:	51 05       	cpc	r21, r1
    897e:	80 f4       	brcc	.+32     	; 0x89a0 <malloc+0xa0>
    8980:	12 96       	adiw	r26, 0x02	; 2
    8982:	8d 91       	ld	r24, X+
    8984:	9c 91       	ld	r25, X
    8986:	13 97       	sbiw	r26, 0x03	; 3
    8988:	20 97       	sbiw	r28, 0x00	; 0
    898a:	19 f0       	breq	.+6      	; 0x8992 <malloc+0x92>
    898c:	9b 83       	std	Y+3, r25	; 0x03
    898e:	8a 83       	std	Y+2, r24	; 0x02
    8990:	04 c0       	rjmp	.+8      	; 0x899a <malloc+0x9a>
    8992:	90 93 2a 07 	sts	0x072A, r25
    8996:	80 93 29 07 	sts	0x0729, r24
    899a:	fd 01       	movw	r30, r26
    899c:	32 96       	adiw	r30, 0x02	; 2
    899e:	46 c0       	rjmp	.+140    	; 0x8a2c <malloc+0x12c>
    89a0:	fd 01       	movw	r30, r26
    89a2:	e4 0f       	add	r30, r20
    89a4:	f5 1f       	adc	r31, r21
    89a6:	81 93       	st	Z+, r24
    89a8:	91 93       	st	Z+, r25
    89aa:	42 50       	subi	r20, 0x02	; 2
    89ac:	50 40       	sbci	r21, 0x00	; 0
    89ae:	11 96       	adiw	r26, 0x01	; 1
    89b0:	5c 93       	st	X, r21
    89b2:	4e 93       	st	-X, r20
    89b4:	3b c0       	rjmp	.+118    	; 0x8a2c <malloc+0x12c>
    89b6:	20 91 27 07 	lds	r18, 0x0727
    89ba:	30 91 28 07 	lds	r19, 0x0728
    89be:	21 15       	cp	r18, r1
    89c0:	31 05       	cpc	r19, r1
    89c2:	41 f4       	brne	.+16     	; 0x89d4 <malloc+0xd4>
    89c4:	20 91 76 03 	lds	r18, 0x0376
    89c8:	30 91 77 03 	lds	r19, 0x0377
    89cc:	30 93 28 07 	sts	0x0728, r19
    89d0:	20 93 27 07 	sts	0x0727, r18
    89d4:	20 91 78 03 	lds	r18, 0x0378
    89d8:	30 91 79 03 	lds	r19, 0x0379
    89dc:	21 15       	cp	r18, r1
    89de:	31 05       	cpc	r19, r1
    89e0:	41 f4       	brne	.+16     	; 0x89f2 <malloc+0xf2>
    89e2:	2d b7       	in	r18, 0x3d	; 61
    89e4:	3e b7       	in	r19, 0x3e	; 62
    89e6:	40 91 74 03 	lds	r20, 0x0374
    89ea:	50 91 75 03 	lds	r21, 0x0375
    89ee:	24 1b       	sub	r18, r20
    89f0:	35 0b       	sbc	r19, r21
    89f2:	e0 91 27 07 	lds	r30, 0x0727
    89f6:	f0 91 28 07 	lds	r31, 0x0728
    89fa:	e2 17       	cp	r30, r18
    89fc:	f3 07       	cpc	r31, r19
    89fe:	a0 f4       	brcc	.+40     	; 0x8a28 <malloc+0x128>
    8a00:	2e 1b       	sub	r18, r30
    8a02:	3f 0b       	sbc	r19, r31
    8a04:	28 17       	cp	r18, r24
    8a06:	39 07       	cpc	r19, r25
    8a08:	78 f0       	brcs	.+30     	; 0x8a28 <malloc+0x128>
    8a0a:	ac 01       	movw	r20, r24
    8a0c:	4e 5f       	subi	r20, 0xFE	; 254
    8a0e:	5f 4f       	sbci	r21, 0xFF	; 255
    8a10:	24 17       	cp	r18, r20
    8a12:	35 07       	cpc	r19, r21
    8a14:	48 f0       	brcs	.+18     	; 0x8a28 <malloc+0x128>
    8a16:	4e 0f       	add	r20, r30
    8a18:	5f 1f       	adc	r21, r31
    8a1a:	50 93 28 07 	sts	0x0728, r21
    8a1e:	40 93 27 07 	sts	0x0727, r20
    8a22:	81 93       	st	Z+, r24
    8a24:	91 93       	st	Z+, r25
    8a26:	02 c0       	rjmp	.+4      	; 0x8a2c <malloc+0x12c>
    8a28:	e0 e0       	ldi	r30, 0x00	; 0
    8a2a:	f0 e0       	ldi	r31, 0x00	; 0
    8a2c:	cf 01       	movw	r24, r30
    8a2e:	df 91       	pop	r29
    8a30:	cf 91       	pop	r28
    8a32:	08 95       	ret

00008a34 <free>:
    8a34:	cf 93       	push	r28
    8a36:	df 93       	push	r29
    8a38:	00 97       	sbiw	r24, 0x00	; 0
    8a3a:	09 f4       	brne	.+2      	; 0x8a3e <free+0xa>
    8a3c:	91 c0       	rjmp	.+290    	; 0x8b60 <free+0x12c>
    8a3e:	fc 01       	movw	r30, r24
    8a40:	32 97       	sbiw	r30, 0x02	; 2
    8a42:	13 82       	std	Z+3, r1	; 0x03
    8a44:	12 82       	std	Z+2, r1	; 0x02
    8a46:	60 91 29 07 	lds	r22, 0x0729
    8a4a:	70 91 2a 07 	lds	r23, 0x072A
    8a4e:	61 15       	cp	r22, r1
    8a50:	71 05       	cpc	r23, r1
    8a52:	81 f4       	brne	.+32     	; 0x8a74 <free+0x40>
    8a54:	20 81       	ld	r18, Z
    8a56:	31 81       	ldd	r19, Z+1	; 0x01
    8a58:	28 0f       	add	r18, r24
    8a5a:	39 1f       	adc	r19, r25
    8a5c:	80 91 27 07 	lds	r24, 0x0727
    8a60:	90 91 28 07 	lds	r25, 0x0728
    8a64:	82 17       	cp	r24, r18
    8a66:	93 07       	cpc	r25, r19
    8a68:	99 f5       	brne	.+102    	; 0x8ad0 <free+0x9c>
    8a6a:	f0 93 28 07 	sts	0x0728, r31
    8a6e:	e0 93 27 07 	sts	0x0727, r30
    8a72:	76 c0       	rjmp	.+236    	; 0x8b60 <free+0x12c>
    8a74:	db 01       	movw	r26, r22
    8a76:	80 e0       	ldi	r24, 0x00	; 0
    8a78:	90 e0       	ldi	r25, 0x00	; 0
    8a7a:	02 c0       	rjmp	.+4      	; 0x8a80 <free+0x4c>
    8a7c:	cd 01       	movw	r24, r26
    8a7e:	d9 01       	movw	r26, r18
    8a80:	ae 17       	cp	r26, r30
    8a82:	bf 07       	cpc	r27, r31
    8a84:	48 f4       	brcc	.+18     	; 0x8a98 <free+0x64>
    8a86:	12 96       	adiw	r26, 0x02	; 2
    8a88:	2d 91       	ld	r18, X+
    8a8a:	3c 91       	ld	r19, X
    8a8c:	13 97       	sbiw	r26, 0x03	; 3
    8a8e:	21 15       	cp	r18, r1
    8a90:	31 05       	cpc	r19, r1
    8a92:	a1 f7       	brne	.-24     	; 0x8a7c <free+0x48>
    8a94:	cd 01       	movw	r24, r26
    8a96:	21 c0       	rjmp	.+66     	; 0x8ada <free+0xa6>
    8a98:	b3 83       	std	Z+3, r27	; 0x03
    8a9a:	a2 83       	std	Z+2, r26	; 0x02
    8a9c:	ef 01       	movw	r28, r30
    8a9e:	49 91       	ld	r20, Y+
    8aa0:	59 91       	ld	r21, Y+
    8aa2:	9e 01       	movw	r18, r28
    8aa4:	24 0f       	add	r18, r20
    8aa6:	35 1f       	adc	r19, r21
    8aa8:	a2 17       	cp	r26, r18
    8aaa:	b3 07       	cpc	r27, r19
    8aac:	79 f4       	brne	.+30     	; 0x8acc <free+0x98>
    8aae:	2d 91       	ld	r18, X+
    8ab0:	3c 91       	ld	r19, X
    8ab2:	11 97       	sbiw	r26, 0x01	; 1
    8ab4:	24 0f       	add	r18, r20
    8ab6:	35 1f       	adc	r19, r21
    8ab8:	2e 5f       	subi	r18, 0xFE	; 254
    8aba:	3f 4f       	sbci	r19, 0xFF	; 255
    8abc:	31 83       	std	Z+1, r19	; 0x01
    8abe:	20 83       	st	Z, r18
    8ac0:	12 96       	adiw	r26, 0x02	; 2
    8ac2:	2d 91       	ld	r18, X+
    8ac4:	3c 91       	ld	r19, X
    8ac6:	13 97       	sbiw	r26, 0x03	; 3
    8ac8:	33 83       	std	Z+3, r19	; 0x03
    8aca:	22 83       	std	Z+2, r18	; 0x02
    8acc:	00 97       	sbiw	r24, 0x00	; 0
    8ace:	29 f4       	brne	.+10     	; 0x8ada <free+0xa6>
    8ad0:	f0 93 2a 07 	sts	0x072A, r31
    8ad4:	e0 93 29 07 	sts	0x0729, r30
    8ad8:	43 c0       	rjmp	.+134    	; 0x8b60 <free+0x12c>
    8ada:	dc 01       	movw	r26, r24
    8adc:	13 96       	adiw	r26, 0x03	; 3
    8ade:	fc 93       	st	X, r31
    8ae0:	ee 93       	st	-X, r30
    8ae2:	12 97       	sbiw	r26, 0x02	; 2
    8ae4:	4d 91       	ld	r20, X+
    8ae6:	5d 91       	ld	r21, X+
    8ae8:	a4 0f       	add	r26, r20
    8aea:	b5 1f       	adc	r27, r21
    8aec:	ea 17       	cp	r30, r26
    8aee:	fb 07       	cpc	r31, r27
    8af0:	69 f4       	brne	.+26     	; 0x8b0c <free+0xd8>
    8af2:	20 81       	ld	r18, Z
    8af4:	31 81       	ldd	r19, Z+1	; 0x01
    8af6:	24 0f       	add	r18, r20
    8af8:	35 1f       	adc	r19, r21
    8afa:	2e 5f       	subi	r18, 0xFE	; 254
    8afc:	3f 4f       	sbci	r19, 0xFF	; 255
    8afe:	ec 01       	movw	r28, r24
    8b00:	39 83       	std	Y+1, r19	; 0x01
    8b02:	28 83       	st	Y, r18
    8b04:	22 81       	ldd	r18, Z+2	; 0x02
    8b06:	33 81       	ldd	r19, Z+3	; 0x03
    8b08:	3b 83       	std	Y+3, r19	; 0x03
    8b0a:	2a 83       	std	Y+2, r18	; 0x02
    8b0c:	e0 e0       	ldi	r30, 0x00	; 0
    8b0e:	f0 e0       	ldi	r31, 0x00	; 0
    8b10:	02 c0       	rjmp	.+4      	; 0x8b16 <free+0xe2>
    8b12:	fb 01       	movw	r30, r22
    8b14:	bc 01       	movw	r22, r24
    8b16:	db 01       	movw	r26, r22
    8b18:	12 96       	adiw	r26, 0x02	; 2
    8b1a:	8d 91       	ld	r24, X+
    8b1c:	9c 91       	ld	r25, X
    8b1e:	13 97       	sbiw	r26, 0x03	; 3
    8b20:	00 97       	sbiw	r24, 0x00	; 0
    8b22:	b9 f7       	brne	.-18     	; 0x8b12 <free+0xde>
    8b24:	9b 01       	movw	r18, r22
    8b26:	2e 5f       	subi	r18, 0xFE	; 254
    8b28:	3f 4f       	sbci	r19, 0xFF	; 255
    8b2a:	8d 91       	ld	r24, X+
    8b2c:	9c 91       	ld	r25, X
    8b2e:	11 97       	sbiw	r26, 0x01	; 1
    8b30:	82 0f       	add	r24, r18
    8b32:	93 1f       	adc	r25, r19
    8b34:	40 91 27 07 	lds	r20, 0x0727
    8b38:	50 91 28 07 	lds	r21, 0x0728
    8b3c:	48 17       	cp	r20, r24
    8b3e:	59 07       	cpc	r21, r25
    8b40:	79 f4       	brne	.+30     	; 0x8b60 <free+0x12c>
    8b42:	30 97       	sbiw	r30, 0x00	; 0
    8b44:	29 f4       	brne	.+10     	; 0x8b50 <free+0x11c>
    8b46:	10 92 2a 07 	sts	0x072A, r1
    8b4a:	10 92 29 07 	sts	0x0729, r1
    8b4e:	02 c0       	rjmp	.+4      	; 0x8b54 <free+0x120>
    8b50:	13 82       	std	Z+3, r1	; 0x03
    8b52:	12 82       	std	Z+2, r1	; 0x02
    8b54:	22 50       	subi	r18, 0x02	; 2
    8b56:	30 40       	sbci	r19, 0x00	; 0
    8b58:	30 93 28 07 	sts	0x0728, r19
    8b5c:	20 93 27 07 	sts	0x0727, r18
    8b60:	df 91       	pop	r29
    8b62:	cf 91       	pop	r28
    8b64:	08 95       	ret

00008b66 <memset>:
    8b66:	dc 01       	movw	r26, r24
    8b68:	01 c0       	rjmp	.+2      	; 0x8b6c <memset+0x6>
    8b6a:	6d 93       	st	X+, r22
    8b6c:	41 50       	subi	r20, 0x01	; 1
    8b6e:	50 40       	sbci	r21, 0x00	; 0
    8b70:	e0 f7       	brcc	.-8      	; 0x8b6a <memset+0x4>
    8b72:	08 95       	ret

00008b74 <_exit>:
    8b74:	f8 94       	cli

00008b76 <__stop_program>:
    8b76:	ff cf       	rjmp	.-2      	; 0x8b76 <__stop_program>
