
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.466008                       # Number of seconds simulated
sim_ticks                                466007687500                       # Number of ticks simulated
final_tick                               466007687500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  28279                       # Simulator instruction rate (inst/s)
host_op_rate                                    55745                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              131781282                       # Simulator tick rate (ticks/s)
host_mem_usage                                2207032                       # Number of bytes of host memory used
host_seconds                                  3536.22                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     197126107                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             20608                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             42816                       # Number of bytes read from this memory
system.physmem.bytes_read::total                63424                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20608                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks          128                       # Number of bytes written to this memory
system.physmem.bytes_written::total               128                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                322                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                669                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   991                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks               2                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                    2                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                44222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                91878                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  136101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           44222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              44222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks               275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                    275                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks               275                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               44222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               91878                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 136375                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                             64                       # number of replacements
system.l2.tagsinuse                        814.427616                       # Cycle average of tags in use
system.l2.total_refs                            52518                       # Total number of references to valid blocks.
system.l2.sampled_refs                            880                       # Sample count of references to valid blocks.
system.l2.avg_refs                          59.679545                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           233.169546                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             271.288588                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             309.969482                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.227705                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.264930                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.302705                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.795339                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                   16                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                34059                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   34075                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34382                       # number of Writeback hits
system.l2.Writeback_hits::total                 34382                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data              19369                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 19369                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 53428                       # number of demand (read+write) hits
system.l2.demand_hits::total                    53444                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data                53428                       # number of overall hits
system.l2.overall_hits::total                   53444                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                322                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                327                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   649                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 342                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 322                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 669                       # number of demand (read+write) misses
system.l2.demand_misses::total                    991                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                322                       # number of overall misses
system.l2.overall_misses::cpu.data                669                       # number of overall misses
system.l2.overall_misses::total                   991                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     16940000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     17038000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        33978000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     17873000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17873000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      16940000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      34911000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         51851000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     16940000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     34911000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        51851000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              338                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data            34386                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               34724                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34382                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34382                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          19711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19711                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               338                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             54097                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54435                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              338                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            54097                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54435                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.952663                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.009510                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.018690                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.017351                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017351                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.952663                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.012367                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.018205                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.952663                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.012367                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.018205                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52608.695652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52103.975535                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52354.391371                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52260.233918                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52260.233918                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52608.695652                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52183.856502                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52321.897074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52608.695652                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52183.856502                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52321.897074                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                    2                       # number of writebacks
system.l2.writebacks::total                         2                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst           322                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              649                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            342                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               991                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              991                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     12994500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     13091000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26085500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13718000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13718000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     12994500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     26809000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     39803500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     12994500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     26809000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     39803500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.952663                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.009510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.018690                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.017351                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017351                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.952663                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.012367                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.018205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.952663                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.012367                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.018205                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40355.590062                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40033.639144                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40193.374422                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40111.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40111.111111                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40355.590062                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40073.243647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40164.984864                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40355.590062                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40073.243647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40164.984864                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20276881                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20276881                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             67988                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8359085                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8356420                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.968119                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  141                       # Number of system calls
system.cpu.numCycles                        932015376                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10347934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100081227                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20276881                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8356420                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     201934475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  135978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              719139705                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10288483                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    39                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          931490103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.211727                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.408532                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                734268341     78.83%     78.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                197221762     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                1                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            931490103                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.021756                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.107382                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                152878932                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             581334785                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 144826567                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              52381830                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  67989                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              197208397                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  67989                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                225327375                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               508913394                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            622                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  56762120                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles             140418603                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              197180584                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               41955271                       # Number of times rename has blocked due to IQ full
system.cpu.rename.RenamedOperands           233012401                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             524954641                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        524954345                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               296                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232905933                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   106466                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                143                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            139                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 140431965                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33431182                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16683621                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  197125966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 142                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197126108                       # Number of instructions issued
system.cpu.iq.issued_per_cycle::samples     931490103                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.211624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.408460                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           734363995     78.84%     78.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           197126108     21.16%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            1                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       931490103                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1084      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             147010120     74.58%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 101      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33431182     16.96%     91.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16683621      8.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197126108                       # Type of FU issued
system.cpu.iq.rate                           0.211505                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1325742072                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         197125985                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    197125984                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 246                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                123                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          123                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              197124901                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     123                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                2                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  67989                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               117331166                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              19896806                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           197126108                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33431182                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16683621                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                142                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          39849                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28139                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                67988                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197126107                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33431182                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50114803                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20276880                       # Number of branches executed
system.cpu.iew.exec_stores                   16683621                       # Number of stores executed
system.cpu.iew.exec_rate                     0.211505                       # Inst execution rate
system.cpu.iew.wb_sent                      197126107                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     197126107                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         0                       # num instructions producing a value
system.cpu.iew.wb_consumers                         0                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.211505                       # insts written-back per cycle
system.cpu.iew.wb_fanout                          nan                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             67988                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    931422114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.211640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.408471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    734296007     78.84%     78.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    197126107     21.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            1                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    931422114                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              197126107                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50114803                       # Number of memory references committed
system.cpu.commit.loads                      33431182                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   20276880                       # Number of branches committed
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 197126000                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events             197126107                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    931422114                       # The number of ROB reads
system.cpu.rob.rob_writes                   394320203                       # The number of ROB writes
system.cpu.timesIdled                           34685                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          525273                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     197126107                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               9.320154                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         9.320154                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.107294                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.107294                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                432578627                       # number of integer regfile reads
system.cpu.int_regfile_writes               232905975                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       199                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       99                       # number of floating regfile writes
system.cpu.misc_regfile_reads                92203199                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                    120                       # number of replacements
system.cpu.icache.tagsinuse                217.857934                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10288143                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    338                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               30438.292899                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     217.857934                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.851008                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.851008                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10288143                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10288143                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10288143                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10288143                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10288143                       # number of overall hits
system.cpu.icache.overall_hits::total        10288143                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          340                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           340                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          340                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            340                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          340                       # number of overall misses
system.cpu.icache.overall_misses::total           340                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     18221000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18221000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     18221000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18221000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     18221000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18221000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10288483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10288483                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10288483                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10288483                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10288483                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10288483                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53591.176471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53591.176471                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53591.176471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53591.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53591.176471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53591.176471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     17438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17438500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     17438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17438500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     17438500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17438500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51593.195266                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51593.195266                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51593.195266                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51593.195266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51593.195266                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51593.195266                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  53841                       # number of replacements
system.cpu.dcache.tagsinuse                255.984711                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 50060703                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  54097                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                 925.387785                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               53426000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     255.984711                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     33396793                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33396793                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16663910                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16663910                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      50060703                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50060703                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50060703                       # number of overall hits
system.cpu.dcache.overall_hits::total        50060703                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        34387                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         34387                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        19711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        19711                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        54098                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          54098                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        54098                       # number of overall misses
system.cpu.dcache.overall_misses::total         54098                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    460829000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    460829000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    270696000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    270696000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    731525000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    731525000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    731525000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    731525000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33431180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33431180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16683621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16683621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     50114801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50114801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     50114801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50114801                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001029                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001029                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001181                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001181                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001079                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001079                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001079                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001079                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13401.256289                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13401.256289                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13733.245396                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13733.245396                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13522.218936                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13522.218936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13522.218936                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13522.218936                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        34382                       # number of writebacks
system.cpu.dcache.writebacks::total             34382                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        34386                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34386                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        19711                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19711                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        54097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        54097                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        54097                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        54097                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    392014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    392014000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    231274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    231274000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    623288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    623288000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    623288000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    623288000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001181                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001079                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11400.395510                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11400.395510                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11733.245396                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11733.245396                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11521.674030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11521.674030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11521.674030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11521.674030                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
