{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "cation of the input power signal to generate the rectified\n\n15. The method of claim 13, further comprising:\n\n10\n\npower signal, during the start-up phase of operation prior to\n\ncontrolling Switching of at least one of a first high-side\n\nsteady-state operation of the SDGD subsystem.\n\npower Switch or at least one other high-side power\n\n10. The system of claim 1, wherein the SDGD subsystem is\n\nswitch to switch at least one of the first high-side power\n\nfurther configured to include a high-side SDGD portion and a\n\nswitch ortheat least one other high-side power switch to\n\nlow-side SDGD portion that are symmetrical, and wherein\n\nan off state, during a period of time that the SDGD\n\n15\n\nthe high-side SDGD portion is configured to comprise the\n\nSubsystem is not operating in the steady state, wherein\n\nthe subset of power switches comprises the first high\n\nsubset of switches and the set of capacitors to facilitate the\n\ncontrol of the switching of the first power switch.\n\nside power Switch and the at least one other high-side\n\n11. The system of claim 1, wherein the input power signal\n\npower switch, wherein the first power switch is the first\n\nhigh-side power switch, and, with respect to the first\n\nhas a voltage level that is greater than or equal to 100 volts.\n\n12. The system of claim 1, wherein at least one power\n\npower switch, the first switch state is the off state.\n\nswitch of the subset of power switches is further configured to\n\n16. The method of claim 13, further comprising:\n\ncontrolling Switching of at least one of a first low-side\n\nbe a metal-oxide-semiconductor field-effect transistor\n\npower switch or at least one other low-side power switch\n\n(MOSFET) switch.\n\n13. A method comprising:\n\nto switchat least one of the first low-side power switch or\n\n25\n\ngenerating a rectified power signal in response to an input\n\nthe at least one other low-side power switch to an off\n\nstate, during a period of time that the SDGD subsystem", "type": "Document"}}