# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/adder.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/alu.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/auxdec.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/controlunit.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/datapath.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/dreg.v" \
"../../../../Assignment_7.srcs/sources_1/new/ex_mem_reg.v" \
"../../../../Assignment_7.srcs/sources_1/new/hi_lo_regs.v" \
"../../../../Assignment_7.srcs/sources_1/new/id_ex_reg.v" \
"../../../../Assignment_7.srcs/sources_1/new/if_id_reg.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/control_unit/maindec.v" \
"../../../../Assignment_7.srcs/sources_1/new/mem_wb_reg.v" \
"../../../../Assignment_7.srcs/sources_1/new/multu.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/mux2.v" \
"../../../../Assignment_7.srcs/sources_1/new/mux3.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/regfile.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/datapath/signext.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/mips/mips.v" \
"../../../../Assignment_7.srcs/sources_1/new/factorial_accelerator.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/dmem.v" \
"../../../../Assignment_7.srcs/sources_1/imports/single_cycle_mips_source_initial/memory/imem.v" \
"../../../../Assignment_7.srcs/sources_1/new/address_decoder.v" \
"../../../../Assignment_7.srcs/sources_1/new/factorial_wrapper.v" \
"../../../../Assignment_7.srcs/sources_1/new/hazard_unit.v" \
"../../../../Assignment_7.srcs/sources_1/new/cmp.v" \
"../../../../Assignment_7.srcs/sources_1/imports/new/gpio_wrapper.v" \
"../../../../Assignment_7.srcs/sim_mips/new/tb_mips.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
