# synthesis settings
synthesis:
  #### Inputs between these comments are changed with -v and -t arguments of rad-gen, if they don't look correct in this file pass in those respective arguments ####
  inputs.input_files: []
  inputs.top_module: null
  inputs.hdl_search_paths: []
  #### Inputs between these comments are changed with -v and -t arguments of rad-gen, if they don't look correct in this file pass in those respective arguments ####
  clock_gating_mode: empty
  

# place and route settings
par.innovus:
  floorplan_mode: manual
  floorplan_script_contents: "create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site ${vlsi.technology.placement_site} -stdcell_density_size {1.0 0.7 10 10 10 10}"
  floorplan_script_contents_meta: subst
  design_flow_effort: express

vlsi.inputs:
  power_spec_mode: auto
  power_spec_type: cpf
  clocks : [
    {
      name: "clk",
      period: "2 ns",
    }
  ]

  # These placement constraints will not be used if the "manual" floorplan mode is used in the "par" section, but they may still be required by hammer so we keep them in
  placement_constraints:
  - path: null ## RAD-Gen -t argument
    type: toplevel
    x: 20
    y: 20
    width: 500
    height: 500
    margins:
      left: 10
      right: 10
      top: 10
      bottom: 10

