Layer Pairs Export File for PCB: C:\Users\jorda\Desktop\Altium\Projects\FYP_POWERBOARD_REV2\FYP_POWERBOARD_60V100A_REV2.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=fyp_powerboard_60v100a_rev2.txt|DrillLayers=gtl,gbl
