# Loading project tb_i2c_master_bit_ctrl
vsim work.tb_i2c_master_bit_ctrl
# vsim work.tb_i2c_master_bit_ctrl 
# Start time: 12:09:56 on Apr 08,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/rst_n \
sim:/tb_i2c_master_bit_ctrl/i2c_en \
sim:/tb_i2c_master_bit_ctrl/timerStart \
sim:/tb_i2c_master_bit_ctrl/bit_cmd \
sim:/tb_i2c_master_bit_ctrl/bit_txd \
sim:/tb_i2c_master_bit_ctrl/bit_ack \
sim:/tb_i2c_master_bit_ctrl/i2c_al \
sim:/tb_i2c_master_bit_ctrl/scl \
sim:/tb_i2c_master_bit_ctrl/sda
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/timerOut
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/timerStop
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/Rst_n \
sim:/tb_i2c_master_bit_ctrl/u_dut/Enable \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerOut \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStart \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStop \
sim:/tb_i2c_master_bit_ctrl/u_dut/Cmd \
sim:/tb_i2c_master_bit_ctrl/u_dut/Ack \
sim:/tb_i2c_master_bit_ctrl/u_dut/Txd \
sim:/tb_i2c_master_bit_ctrl/u_dut/I2C_al \
sim:/tb_i2c_master_bit_ctrl/u_dut/sSDA \
sim:/tb_i2c_master_bit_ctrl/u_dut/dScl_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/sda_chk \
sim:/tb_i2c_master_bit_ctrl/u_dut/sta_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/sto_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/cmd_stop \
sim:/tb_i2c_master_bit_ctrl/u_dut/state \
sim:/tb_i2c_master_bit_ctrl/u_dut/next
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerOut
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerOut
vsim work.tb_i2c_master_bit_ctrl
# End time: 12:16:50 on Apr 08,2024, Elapsed time: 0:06:54
# Errors: 0, Warnings: 1
# vsim work.tb_i2c_master_bit_ctrl 
# Start time: 12:16:50 on Apr 08,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
quit -sim
# End time: 12:17:00 on Apr 08,2024, Elapsed time: 0:00:10
# Errors: 0, Warnings: 1
vsim work.tb_i2c_master_bit_ctrl
# vsim work.tb_i2c_master_bit_ctrl 
# Start time: 12:17:06 on Apr 08,2024
# Loading work.tb_i2c_master_bit_ctrl
# Loading work.i2c_master_bit_ctrl
# Loading work.sys_model
# Loading work.i2c_bit_timer
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/rst_n \
sim:/tb_i2c_master_bit_ctrl/i2c_en \
sim:/tb_i2c_master_bit_ctrl/timerOut \
sim:/tb_i2c_master_bit_ctrl/timerStart \
sim:/tb_i2c_master_bit_ctrl/timerStop \
sim:/tb_i2c_master_bit_ctrl/bit_cmd \
sim:/tb_i2c_master_bit_ctrl/bit_txd \
sim:/tb_i2c_master_bit_ctrl/bit_ack \
sim:/tb_i2c_master_bit_ctrl/i2c_al \
sim:/tb_i2c_master_bit_ctrl/scl \
sim:/tb_i2c_master_bit_ctrl/sda
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/Rst_n \
sim:/tb_i2c_master_bit_ctrl/u_dut/Enable \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerOut \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStart \
sim:/tb_i2c_master_bit_ctrl/u_dut/TimerStop \
sim:/tb_i2c_master_bit_ctrl/u_dut/Cmd \
sim:/tb_i2c_master_bit_ctrl/u_dut/Ack \
sim:/tb_i2c_master_bit_ctrl/u_dut/Txd \
sim:/tb_i2c_master_bit_ctrl/u_dut/I2C_al \
sim:/tb_i2c_master_bit_ctrl/u_dut/Sda_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/sSDA \
sim:/tb_i2c_master_bit_ctrl/u_dut/sda_chk \
sim:/tb_i2c_master_bit_ctrl/u_dut/sta_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/sto_condition \
sim:/tb_i2c_master_bit_ctrl/u_dut/cmd_stop \
sim:/tb_i2c_master_bit_ctrl/u_dut/state \
sim:/tb_i2c_master_bit_ctrl/u_dut/next
run -all
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# [Info- 12055.00 ns] Test: I2C busy (own generated)
# [Info- 14245.00 ns] Test: clock streaching
# [Info- 18685.00 ns] Test: Arbitration Lost (condition1)
# [Info- 21045.00 ns] Test: Arbitration Lost (condition2)
# [Info- 23207.00 ns] End of Tests
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v(226)
#    Time: 23207 ns  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl
# Break in Module tb_i2c_master_bit_ctrl at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v line 226
# Error opening /home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v
# Path name '/home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v' doesn't exist.
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/Scl_oen
restart -f
run -all
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# [Info- 12055.00 ns] Test: I2C busy (own generated)
# [Info- 14245.00 ns] Test: clock streaching
# [Info- 18685.00 ns] Test: Arbitration Lost (condition1)
# [Info- 21045.00 ns] Test: Arbitration Lost (condition2)
# [Info- 23207.00 ns] End of Tests
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v(226)
#    Time: 23207 ns  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl
# Break in Module tb_i2c_master_bit_ctrl at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v line 226
# Error opening /home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v
# Path name '/home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v' doesn't exist.
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/tb_i2c_master_bit_ctrl/u_dut/sSCL \
sim:/tb_i2c_master_bit_ctrl/u_dut/dScl_oen \
sim:/tb_i2c_master_bit_ctrl/u_dut/slave_wait
restart -f
run -all
# [Info-    0.00 ns] Test: Start signal generation
# [Info- 1345.00 ns] Test: Stop signal generation
# [Info- 2275.00 ns] Test: Write bit
# [Info- 4045.00 ns] Test: Read bit
# [Info- 5815.00 ns] Test: Restart
# [Info- 8005.00 ns] Test: I2C busy (other master driving bus)
# [Info- 12055.00 ns] Test: I2C busy (own generated)
# [Info- 14245.00 ns] Test: clock streaching
# [Info- 18685.00 ns] Test: Arbitration Lost (condition1)
# [Info- 21045.00 ns] Test: Arbitration Lost (condition2)
# [Info- 23207.00 ns] End of Tests
# ** Note: $stop    : C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v(226)
#    Time: 23207 ns  Iteration: 0  Instance: /tb_i2c_master_bit_ctrl
# Break in Module tb_i2c_master_bit_ctrl at C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v line 226
# Error opening /home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v
# Path name '/home/aidar/Documents/labs-dssd/p3_3/sim/C:/Users/HP/Documents/Universitat/8e/DSSD/pracs/p3_3/tb/tb_i2c_master_bit_ctrl.v' doesn't exist.
quit -sim
# End time: 15:05:24 on Apr 08,2024, Elapsed time: 2:48:18
# Errors: 0, Warnings: 1
quit
