$date
	Sun Oct 23 01:34:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#456177
b10001 !
1"
#456178
b10001 &
b10001 %
1$
#456179
0"
#456182
b110100 &
b110100 %
#456186
b11010 &
b11010 %
#456190
b1101 &
b1101 %
#456194
b101000 &
b101000 %
#456198
b10100 &
b10100 %
#456202
b1010 &
b1010 %
#456206
b101 &
b101 %
#456210
b10000 &
b10000 %
#456214
b1000 &
b1000 %
#456218
b100 &
b100 %
#456222
b10 &
b10 %
#456226
b1 &
b1 %
1#
#456230
b0 &
0#
b0 %
0$
#1446724
b1101 !
1"
#1446726
b1101 &
b1101 %
1$
#1446727
0"
#1446730
b101000 &
b101000 %
#1446734
b10100 &
b10100 %
#1446738
b1010 &
b1010 %
#1446742
b101 &
b101 %
#1446746
b10000 &
b10000 %
#1446750
b1000 &
b1000 %
#1446754
b100 &
b100 %
#1446758
b10 &
b10 %
#1446762
b1 &
b1 %
1#
#1446766
b0 &
0#
b0 %
0$
#2510484
b110 !
1"
#2510486
b110 &
b110 %
1$
#2510487
0"
#2510490
b11 &
b11 %
#2510494
b1010 &
b1010 %
#2510498
b101 &
b101 %
#2510502
b10000 &
b10000 %
#2510506
b1000 &
b1000 %
#2510510
b100 &
b100 %
#2510514
b10 &
b10 %
#2510518
b1 &
1#
b1 %
#2510522
b0 &
b0 %
0#
0$
#4500012
