Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jan 31 23:56:13 2026
| Host         : JakesXPS13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
XDCC-2     Warning           Scoped Non-Timing constraint/property overwritten                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.631        0.000                      0                  174        0.122        0.000                      0                  174        3.000        0.000                       0                   115  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                          ------------         ----------      --------------
vid/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                           {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                           {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vid/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                25.474        0.000                      0                  115        0.122        0.000                      0                  115       19.500        0.000                       0                    65  
  clk_out2_clk_wiz_0                                 3.631        0.000                      0                   53        0.175        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.735        0.000                      0                   30        0.144        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  vid/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vid/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.474ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.474ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.500ns  (logic 4.592ns (31.670%)  route 9.908ns (68.330%))
  Logic Levels:           16  (CARRY4=6 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.748    -2.546    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y132       FDRE (Prop_fdre_C_Q)         0.518    -2.028 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.000    -0.028    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X155Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.096 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.096    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.736 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     1.789    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     2.095 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.095    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.493 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.715 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     3.662    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     3.961 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     4.304    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     4.428 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     4.904    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.430 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.430    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.544    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     6.424    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     7.414    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977     8.515    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152     8.667 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989     9.656    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326     9.982 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.832    10.813    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.149    10.962 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.659    11.622    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2__0_n_0
    SLICE_X160Y134       LUT6 (Prop_lut6_I0_O)        0.332    11.954 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.954    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    37.010    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X160Y134       FDRE (Setup_fdre_C_D)        0.029    37.428    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.428    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                 25.474    

Slack (MET) :             25.820ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.114ns  (logic 4.986ns (35.327%)  route 9.128ns (64.673%))
  Logic Levels:           15  (CARRY4=3 LUT2=2 LUT3=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 f  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.736     8.718    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.332     9.050 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.280     9.330    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.124     9.454 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=11, routed)          0.848    10.302    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X161Y134       LUT5 (Prop_lut5_I4_O)        0.152    10.454 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.643    11.097    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6__0_n_0
    SLICE_X161Y133       LUT6 (Prop_lut6_I5_O)        0.332    11.429 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3/O
                         net (fo=1, routed)           0.000    11.429    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3_n_0
    SLICE_X161Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    11.641 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.641    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    37.009    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.064    37.462    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.462    
                         arrival time                         -11.641    
  -------------------------------------------------------------------
                         slack                                 25.820    

Slack (MET) :             26.000ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.636ns  (logic 4.440ns (32.561%)  route 9.196ns (67.439%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 r  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 r  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 r  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.736     8.718    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.332     9.050 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.280     9.330    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.124     9.454 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=11, routed)          1.226    10.680    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.150    10.830 r  vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.333    11.163    vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    37.010    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)       -0.235    37.164    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]
  -------------------------------------------------------------------
                         required time                         37.164    
                         arrival time                         -11.163    
  -------------------------------------------------------------------
                         slack                                 26.000    

Slack (MET) :             26.497ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.478ns  (logic 4.235ns (31.421%)  route 9.243ns (68.579%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.748    -2.546    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y132       FDRE (Prop_fdre_C_Q)         0.518    -2.028 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.000    -0.028    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X155Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.096 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.096    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.736 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     1.789    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     2.095 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.095    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.493 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.715 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     3.662    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     3.961 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     4.304    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     4.428 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     4.904    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.430 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.430    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.544    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     6.424    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     7.414    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977     8.515    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152     8.667 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989     9.656    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326     9.982 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.827    10.808    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I4_O)        0.124    10.932 r  vid/inst_dvid/TDMS_encoder_blue/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    10.932    vid/inst_dvid/TDMS_encoder_blue/encoded[1]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    37.010    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)        0.031    37.430    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         37.430    
                         arrival time                         -10.932    
  -------------------------------------------------------------------
                         slack                                 26.497    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.402ns  (logic 4.538ns (33.860%)  route 8.864ns (66.140%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT3=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 f  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.736     8.718    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.332     9.050 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.280     9.330    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.124     9.454 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=11, routed)          0.821    10.275    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y134       LUT3 (Prop_lut3_I1_O)        0.124    10.399 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_5/O
                         net (fo=2, routed)           0.407    10.805    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_5_n_0
    SLICE_X161Y133       LUT6 (Prop_lut6_I4_O)        0.124    10.929 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    10.929    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1_n_0
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    37.009    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X161Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -10.929    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.511ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.508ns  (logic 4.265ns (31.573%)  route 9.243ns (68.427%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.748    -2.546    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y132       FDRE (Prop_fdre_C_Q)         0.518    -2.028 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.000    -0.028    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X155Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.096 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.096    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.736 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     1.789    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     2.095 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.095    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.493 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.715 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     3.662    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     3.961 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     4.304    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     4.428 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     4.904    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.430 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.430    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.544    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     6.424    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     7.414    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977     8.515    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152     8.667 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989     9.656    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326     9.982 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.827    10.808    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I4_O)        0.154    10.962 r  vid/inst_dvid/TDMS_encoder_blue/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    10.962    vid/inst_dvid/TDMS_encoder_blue/encoded[4]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    37.010    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X161Y134       FDRE (Setup_fdre_C_D)        0.075    37.474    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         37.474    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                 26.511    

Slack (MET) :             26.596ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.357ns  (logic 4.734ns (35.442%)  route 8.623ns (64.558%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT3=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 f  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 f  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 f  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.736     8.718    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.332     9.050 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.280     9.330    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.124     9.454 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=11, routed)          0.821    10.275    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y134       LUT5 (Prop_lut5_I4_O)        0.116    10.391 f  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3/O
                         net (fo=1, routed)           0.165    10.556    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_3_n_0
    SLICE_X162Y134       LUT6 (Prop_lut6_I5_O)        0.328    10.884 r  vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    10.884    vid/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    37.010    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X162Y134       FDRE (Setup_fdre_C_D)        0.081    37.480    vid/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.480    
                         arrival time                         -10.884    
  -------------------------------------------------------------------
                         slack                                 26.596    

Slack (MET) :             26.818ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.157ns  (logic 4.235ns (32.189%)  route 8.922ns (67.811%))
  Logic Levels:           15  (CARRY4=6 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.748    -2.546    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y132       FDRE (Prop_fdre_C_Q)         0.518    -2.028 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/Q
                         net (fo=39, routed)          2.000    -0.028    vid/Inst_vga/sig_gen/vertical_counter/Q[5]
    SLICE_X155Y141       LUT2 (Prop_lut2_I0_O)        0.124     0.096 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.096    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_6[1]
    SLICE_X155Y141       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     0.736 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     1.789    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     2.095 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.095    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.493 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.493    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.715 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     3.662    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     3.961 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     4.304    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     4.428 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     4.904    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     5.430 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.430    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.544 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.544    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.658 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     6.424    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     6.548 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     7.414    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     7.538 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977     8.515    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152     8.667 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.645     9.312    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.326     9.638 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.848    10.487    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124    10.611 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    10.611    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    37.009    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X160Y133       FDRE (Setup_fdre_C_D)        0.031    37.429    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.429    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                 26.818    

Slack (MET) :             27.237ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 4.290ns (33.741%)  route 8.424ns (66.259%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 r  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 r  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 r  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.330     8.313    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I4_O)        0.332     8.645 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0/O
                         net (fo=12, routed)          1.473    10.117    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y133       LUT6 (Prop_lut6_I3_O)        0.124    10.241 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.241    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    37.009    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.081    37.479    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.479    
                         arrival time                         -10.241    
  -------------------------------------------------------------------
                         slack                                 27.237    

Slack (MET) :             27.250ns  (required time - arrival time)
  Source:                 vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.700ns  (logic 4.290ns (33.780%)  route 8.410ns (66.220%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.991ns = ( 37.009 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/Q
                         net (fo=49, routed)          1.593    -0.461    vid/Inst_vga/sig_gen/vertical_counter/Q[3]
    SLICE_X154Y133       LUT3 (Prop_lut3_I1_O)        0.327    -0.134 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5/O
                         net (fo=6, routed)           1.072     0.938    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_5_n_0
    SLICE_X156Y135       LUT6 (Prop_lut6_I5_O)        0.348     1.286 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1_carry__1_i_1/O
                         net (fo=2, routed)           0.629     1.915    vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry_i_3[0]
    SLICE_X157Y136       CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     2.471 r  vid/Inst_vga/col_map/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.803     3.274    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X159Y136       LUT2 (Prop_lut2_I0_O)        0.302     3.576 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     3.576    vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X159Y136       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.000 r  vid/Inst_vga/col_map/is_horizontal_gridline1__23_carry/O[1]
                         net (fo=1, routed)           0.594     4.593    vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_0[1]
    SLICE_X158Y137       LUT5 (Prop_lut5_I4_O)        0.303     4.896 r  vid/Inst_vga/sig_gen/vertical_counter/is_horizontal_gridline1__29_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.896    vid/Inst_vga/col_map/dc_bias[1]_i_5__0_0[1]
    SLICE_X158Y137       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.474 r  vid/Inst_vga/col_map/is_horizontal_gridline1__29_carry__0/O[2]
                         net (fo=1, routed)           0.850     6.325    vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_3[2]
    SLICE_X159Y137       LUT3 (Prop_lut3_I0_O)        0.301     6.626 r  vid/Inst_vga/sig_gen/vertical_counter/dc_bias[1]_i_5__0/O
                         net (fo=1, routed)           0.263     6.889    vid/Inst_vga/col_map/dc_bias[1]_i_2__0
    SLICE_X159Y137       LUT5 (Prop_lut5_I1_O)        0.124     7.013 r  vid/Inst_vga/col_map/dc_bias[1]_i_3/O
                         net (fo=2, routed)           0.818     7.831    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias_reg[0]
    SLICE_X159Y135       LUT2 (Prop_lut2_I1_O)        0.152     7.983 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5/O
                         net (fo=8, routed)           0.330     8.313    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_5_n_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I4_O)        0.332     8.645 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0/O
                         net (fo=12, routed)          1.458    10.103    vid/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y133       LUT5 (Prop_lut5_I1_O)        0.124    10.227 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    10.227    vid/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    37.009    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.483    37.492    
                         clock uncertainty           -0.095    37.398    
    SLICE_X162Y133       FDRE (Setup_fdre_C_D)        0.079    37.477    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.477    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                 27.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.705    vid/inst_dvid/TDMS_encoder_green_n_7
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/inst_dvid/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X159Y132       FDRE (Hold_fdre_C_D)         0.075    -0.827    vid/inst_dvid/latched_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.827    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642    -0.901    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.704    vid/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913    -1.332    vid/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.075    -0.826    vid/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.117    -0.644    vid/inst_dvid/TDMS_encoder_green_n_5
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.913    -1.332    vid/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.468    -0.864    
    SLICE_X161Y132       FDRE (Hold_fdre_C_D)         0.070    -0.794    vid/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.794    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.464%)  route 0.100ns (41.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X161Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y131       FDRE (Prop_fdre_C_Q)         0.141    -0.761 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.100    -0.661    vid/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.888    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.076    -0.812    vid/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.812    
                         arrival time                          -0.661    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.330ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.642    vid/inst_dvid/TDMS_encoder_blue_n_6
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.915    -1.330    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
                         clock pessimism              0.431    -0.899    
    SLICE_X161Y134       FDRE (Hold_fdre_C_D)         0.075    -0.824    vid/inst_dvid/latched_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.824    
                         arrival time                          -0.642    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164    -0.738 r  vid/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.112    -0.625    vid/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X162Y131       FDRE (Hold_fdre_C_D)         0.076    -0.826    vid/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643    -0.900    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 f  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.599    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[2]
    SLICE_X162Y133       LUT5 (Prop_lut5_I3_O)        0.044    -0.555 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.555    vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914    -1.331    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.131    -0.769    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y132       FDRE (Prop_fdre_C_Q)         0.164    -0.738 f  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/Q
                         net (fo=10, routed)          0.118    -0.620    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg_n_0_[2]
    SLICE_X159Y132       LUT6 (Prop_lut6_I2_O)        0.045    -0.575 r  vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.575    vid/inst_dvid/TDMS_encoder_green/encoded[0]_i_1__0_n_0
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C
                         clock pessimism              0.444    -0.889    
    SLICE_X159Y132       FDRE (Hold_fdre_C_D)         0.091    -0.798    vid/inst_dvid/TDMS_encoder_green/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.386%)  route 0.137ns (39.614%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.331ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.643    -0.900    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y133       FDRE (Prop_fdre_C_Q)         0.164    -0.736 r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/Q
                         net (fo=2, routed)           0.137    -0.599    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg_n_0_[2]
    SLICE_X162Y133       LUT5 (Prop_lut5_I2_O)        0.045    -0.554 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.554    vid/inst_dvid/TDMS_encoder_red/dc_bias[2]_i_1__1_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.914    -1.331    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.431    -0.900    
    SLICE_X162Y133       FDRE (Hold_fdre_C_D)         0.121    -0.779    vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.779    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642    -0.901    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y133       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/Q
                         net (fo=10, routed)          0.175    -0.585    vid/inst_dvid/TDMS_encoder_green/Q[1]
    SLICE_X158Y132       LUT6 (Prop_lut6_I3_O)        0.045    -0.540 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.540    vid/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X158Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                         clock pessimism              0.445    -0.888    
    SLICE_X158Y132       FDRE (Hold_fdre_C_D)         0.120    -0.768    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X156Y133   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y138   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y133   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y138   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y137   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X159Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y133   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y133   vid/Inst_vga/sig_gen/vga_reg[blank]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y133   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X156Y133   vid/Inst_vga/sig_gen/vga_reg[blank]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y138   vid/Inst_vga/sig_gen/vga_reg[hsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y133   vid/Inst_vga/sig_gen/vga_reg[vsync]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y139   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.226%)  route 2.942ns (76.774%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.064     0.473    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.124     0.597 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.371    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     5.002    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.226%)  route 2.942ns (76.774%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.064     0.473    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.124     0.597 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.371    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     5.002    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.226%)  route 2.942ns (76.774%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.064     0.473    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.124     0.597 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.371    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     5.002    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.226%)  route 2.942ns (76.774%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.064     0.473    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.124     0.597 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.371    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     5.002    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             3.631ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.890ns (23.226%)  route 2.942ns (76.774%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 f  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 f  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.064     0.473    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.124     0.597 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774     1.371    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.503    
                         clock uncertainty           -0.072     5.431    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     5.002    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          5.002    
                         arrival time                          -1.371    
  -------------------------------------------------------------------
                         slack                                  3.631    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.227ns  (logic 0.766ns (23.734%)  route 2.461ns (76.266%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.358     0.766    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.502    
                         clock uncertainty           -0.072     5.430    
    SLICE_X161Y130       FDRE (Setup_fdre_C_R)       -0.429     5.001    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.001    
                         arrival time                          -0.766    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.766ns (24.717%)  route 2.333ns (75.283%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.229     0.638    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    vid/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.766ns (24.717%)  route 2.333ns (75.283%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.229     0.638    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDRE (Setup_fdre_C_R)       -0.524     4.912    vid/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.594%)  route 2.227ns (74.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.123     0.532    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDRE (Setup_fdre_C_R)       -0.429     5.004    vid/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  4.472    

Slack (MET) :             4.472ns  (required time - arrival time)
  Source:                 vid/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.993ns  (logic 0.766ns (25.594%)  route 2.227ns (74.406%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  vid/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.678    -1.265    vid/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.141 r  vid/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.715    vid/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.591 r  vid/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.123     0.532    vid/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.505    
                         clock uncertainty           -0.072     5.433    
    SLICE_X163Y132       FDRE (Setup_fdre_C_R)       -0.429     5.004    vid/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.004    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  4.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.110    -0.643    vid/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    vid/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.602    vid/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    vid/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  vid/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    vid/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    vid/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.112%)  route 0.185ns (49.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.903    vid/inst_dvid/clk_out2
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y130       FDRE (Prop_fdre_C_Q)         0.141    -0.762 r  vid/inst_dvid/shift_red_reg[8]/Q
                         net (fo=1, routed)           0.185    -0.577    vid/inst_dvid/data1[6]
    SLICE_X162Y130       LUT3 (Prop_lut3_I0_O)        0.045    -0.532 r  vid/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.532    vid/inst_dvid/shift_red[6]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.445    -0.889    
    SLICE_X162Y130       FDRE (Hold_fdre_C_D)         0.121    -0.768    vid/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.934%)  route 0.194ns (51.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y132       FDRE (Prop_fdre_C_Q)         0.141    -0.760 r  vid/inst_dvid/shift_green_reg[8]/Q
                         net (fo=1, routed)           0.194    -0.566    vid/inst_dvid/shift_green[8]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.045    -0.521 r  vid/inst_dvid/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    vid/inst_dvid/shift_green_1[6]
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[6]/C
                         clock pessimism              0.444    -0.888    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.121    -0.767    vid/inst_dvid/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.250ns (62.998%)  route 0.147ns (37.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.642    -0.901    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y132       FDRE (Prop_fdre_C_Q)         0.148    -0.753 r  vid/inst_dvid/shift_green_reg[7]/Q
                         net (fo=1, routed)           0.147    -0.606    vid/inst_dvid/shift_green[7]
    SLICE_X162Y132       LUT3 (Prop_lut3_I0_O)        0.102    -0.504 r  vid/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.504    vid/inst_dvid/shift_green_1[5]
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.431    -0.901    
    SLICE_X162Y132       FDRE (Hold_fdre_C_D)         0.131    -0.770    vid/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.641    -0.902    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y131       FDSE (Prop_fdse_C_Q)         0.141    -0.761 r  vid/inst_dvid/shift_red_reg[3]/Q
                         net (fo=1, routed)           0.219    -0.542    vid/inst_dvid/data1[1]
    SLICE_X163Y131       LUT2 (Prop_lut2_I1_O)        0.044    -0.498 r  vid/inst_dvid/shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.498    vid/inst_dvid/shift_red[1]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.912    -1.333    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.431    -0.902    
    SLICE_X163Y131       FDSE (Hold_fdse_C_D)         0.107    -0.795    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.795    
                         arrival time                          -0.498    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.718%)  route 0.205ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.205    -0.548    vid/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.047    -0.847    vid/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.208ns (48.248%)  route 0.223ns (51.752%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.640    -0.903    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y130       FDRE (Prop_fdre_C_Q)         0.164    -0.739 r  vid/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.223    -0.516    vid/inst_dvid/data1[4]
    SLICE_X162Y130       LUT3 (Prop_lut3_I0_O)        0.044    -0.472 r  vid/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.472    vid/inst_dvid/shift_red[4]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.431    -0.903    
    SLICE_X162Y130       FDRE (Hold_fdre_C_D)         0.131    -0.772    vid/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 vid/inst_dvid/shift_clock_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vid/inst_dvid/shift_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.428%)  route 0.236ns (62.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    vid/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  vid/inst_dvid/shift_clock_reg[5]/Q
                         net (fo=2, routed)           0.236    -0.517    vid/inst_dvid/shift_clock_reg_n_0_[5]
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    vid/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  vid/inst_dvid/shift_clock_reg[3]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    vid/inst_dvid/shift_clock_reg[3]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    vid/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    vid/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    vid/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    vid/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X161Y135   vid/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.600%)  route 1.772ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.997    -0.957    vid/inst_dvid/latched_red[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.124    -0.833 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.059    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.319    
                         clock uncertainty           -0.215     5.104    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     4.675    vid/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.600%)  route 1.772ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.997    -0.957    vid/inst_dvid/latched_red[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.124    -0.833 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.059    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.319    
                         clock uncertainty           -0.215     5.104    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     4.675    vid/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.600%)  route 1.772ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.997    -0.957    vid/inst_dvid/latched_red[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.124    -0.833 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.059    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.319    
                         clock uncertainty           -0.215     5.104    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     4.675    vid/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.600%)  route 1.772ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.997    -0.957    vid/inst_dvid/latched_red[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.124    -0.833 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.059    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.319    
                         clock uncertainty           -0.215     5.104    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     4.675    vid/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.414ns  (logic 0.642ns (26.600%)  route 1.772ns (73.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.994ns = ( 5.006 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.997    -0.957    vid/inst_dvid/latched_red[0]
    SLICE_X163Y131       LUT2 (Prop_lut2_I0_O)        0.124    -0.833 r  vid/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.774    -0.059    vid/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.703     5.006    vid/inst_dvid/clk_out2
    SLICE_X163Y131       FDSE                                         r  vid/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.319    
                         clock uncertainty           -0.215     5.104    
    SLICE_X163Y131       FDSE (Setup_fdse_C_S)       -0.429     4.675    vid/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.675    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.757ns  (logic 0.751ns (27.241%)  route 2.006ns (72.759%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           2.006    -0.048    vid/inst_dvid/latched_green[0]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.332     0.284 r  vid/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.284    vid/inst_dvid/shift_green_1[7]
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.118     5.224    vid/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             5.097ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 0.718ns (28.032%)  route 1.843ns (71.968%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.843    -0.211    vid/inst_dvid/latched_green[0]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.299     0.088 r  vid/inst_dvid/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.088    vid/inst_dvid/shift_green_1[3]
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[3]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.079     5.185    vid/inst_dvid/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                          5.185    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  5.097    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.590ns  (logic 0.747ns (28.838%)  route 1.843ns (71.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.992ns = ( 5.008 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X159Y132       FDRE                                         r  vid/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y132       FDRE (Prop_fdre_C_Q)         0.419    -2.054 r  vid/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           1.843    -0.211    vid/inst_dvid/latched_green[0]
    SLICE_X162Y132       LUT3 (Prop_lut3_I2_O)        0.328     0.117 r  vid/inst_dvid/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     0.117    vid/inst_dvid/shift_green_1[5]
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.705     5.008    vid/inst_dvid/clk_out2
    SLICE_X162Y132       FDRE                                         r  vid/inst_dvid/shift_green_reg[5]/C
                         clock pessimism              0.313     5.321    
                         clock uncertainty           -0.215     5.106    
    SLICE_X162Y132       FDRE (Setup_fdre_C_D)        0.118     5.224    vid/inst_dvid/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  5.107    

Slack (MET) :             5.255ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.642ns (26.770%)  route 1.756ns (73.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.756    -0.199    vid/inst_dvid/latched_red[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.124    -0.075 r  vid/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    vid/inst_dvid/shift_red[2]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.077     5.180    vid/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.180    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  5.255    

Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 vid/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.668ns (27.556%)  route 1.756ns (72.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.995ns = ( 5.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.473ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.821    -2.473    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.518    -1.955 r  vid/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.756    -0.199    vid/inst_dvid/latched_red[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.150    -0.049 r  vid/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.049    vid/inst_dvid/shift_red[4]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.702     5.005    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.313     5.318    
                         clock uncertainty           -0.215     5.103    
    SLICE_X162Y130       FDRE (Setup_fdre_C_D)        0.118     5.221    vid/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.131%)  route 0.591ns (73.869%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.164    -0.738 r  vid/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.591    -0.147    vid/inst_dvid/latched_red[2]
    SLICE_X162Y130       LUT3 (Prop_lut3_I2_O)        0.045    -0.102 r  vid/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.102    vid/inst_dvid/shift_red[6]
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X162Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.581    
                         clock uncertainty            0.215    -0.367    
    SLICE_X162Y130       FDRE (Hold_fdre_C_D)         0.121    -0.246    vid/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.102    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.792ns  (logic 0.183ns (23.116%)  route 0.609ns (76.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.609    -0.149    vid/inst_dvid/latched_blue[4]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.042    -0.107 r  vid/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    vid/inst_dvid/shift_blue_0[6]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107    -0.255    vid/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.224ns (27.755%)  route 0.583ns (72.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.583    -0.188    vid/inst_dvid/latched_blue[1]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.096    -0.092 r  vid/inst_dvid/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.092    vid/inst_dvid/shift_blue_0[7]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[7]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107    -0.255    vid/inst_dvid/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.186ns (23.406%)  route 0.609ns (76.594%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  vid/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.609    -0.149    vid/inst_dvid/latched_blue[4]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.045    -0.104 r  vid/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.104    vid/inst_dvid/shift_blue_0[4]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.092    -0.270    vid/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.148ns (20.808%)  route 0.563ns (79.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y134       FDRE (Prop_fdre_C_Q)         0.148    -0.751 r  vid/inst_dvid/latched_blue_reg[8]/Q
                         net (fo=1, routed)           0.563    -0.188    vid/inst_dvid/latched_blue[8]
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X162Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDRE (Hold_fdre_C_D)         0.005    -0.357    vid/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.227ns (28.023%)  route 0.583ns (71.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.583    -0.188    vid/inst_dvid/latched_blue[1]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.099    -0.089 r  vid/inst_dvid/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.089    vid/inst_dvid/shift_blue_0[5]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[5]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.092    -0.270    vid/inst_dvid/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.148ns (19.764%)  route 0.601ns (80.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.754 r  vid/inst_dvid/latched_red_reg[9]/Q
                         net (fo=1, routed)           0.601    -0.153    vid/inst_dvid/latched_red[9]
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.913    -1.332    vid/inst_dvid/clk_out2
    SLICE_X163Y132       FDRE                                         r  vid/inst_dvid/shift_red_reg[9]/C
                         clock pessimism              0.753    -0.579    
                         clock uncertainty            0.215    -0.365    
    SLICE_X163Y132       FDRE (Hold_fdre_C_D)         0.017    -0.348    vid/inst_dvid/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.227ns (26.957%)  route 0.615ns (73.043%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.644    -0.899    vid/inst_dvid/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y134       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  vid/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           0.615    -0.156    vid/inst_dvid/latched_blue[1]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.099    -0.057 r  vid/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.057    vid/inst_dvid/shift_blue_0[3]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.107    -0.255    vid/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.148ns (19.541%)  route 0.609ns (80.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    -0.902ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.641    -0.902    vid/inst_dvid/CLK
    SLICE_X162Y131       FDRE                                         r  vid/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y131       FDRE (Prop_fdre_C_Q)         0.148    -0.754 r  vid/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.609    -0.144    vid/inst_dvid/latched_red[8]
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.911    -1.334    vid/inst_dvid/clk_out2
    SLICE_X161Y130       FDRE                                         r  vid/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.581    
                         clock uncertainty            0.215    -0.367    
    SLICE_X161Y130       FDRE (Hold_fdre_C_D)         0.017    -0.350    vid/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vid/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vid/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.227ns (26.294%)  route 0.636ns (73.706%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.901ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.642    -0.901    vid/inst_dvid/CLK
    SLICE_X161Y132       FDRE                                         r  vid/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y132       FDRE (Prop_fdre_C_Q)         0.128    -0.773 r  vid/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           0.636    -0.136    vid/inst_dvid/latched_blue[0]
    SLICE_X161Y135       LUT3 (Prop_lut3_I2_O)        0.099    -0.037 r  vid/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.037    vid/inst_dvid/shift_blue_0[0]
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    vid/inst_dvid/clk_out2
    SLICE_X161Y135       FDRE                                         r  vid/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y135       FDRE (Hold_fdre_C_D)         0.091    -0.271    vid/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.233    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 1.193ns (10.202%)  route 10.504ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.934    11.698    row_stepper/process_q[7]_i_1_n_0
    SLICE_X156Y145       FDRE                                         r  row_stepper/process_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.698ns  (logic 1.193ns (10.202%)  route 10.504ns (89.798%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.934    11.698    row_stepper/process_q[7]_i_1_n_0
    SLICE_X156Y145       FDRE                                         r  row_stepper/process_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.549ns  (logic 1.193ns (10.334%)  route 10.355ns (89.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.785    11.549    row_stepper/process_q[7]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  row_stepper/process_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.549ns  (logic 1.193ns (10.334%)  route 10.355ns (89.666%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.785    11.549    row_stepper/process_q[7]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  row_stepper/process_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 1.193ns (10.388%)  route 10.294ns (89.612%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.724    11.488    row_stepper/process_q[7]_i_1_n_0
    SLICE_X154Y144       FDRE                                         r  row_stepper/process_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.488ns  (logic 1.193ns (10.388%)  route 10.294ns (89.612%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.724    11.488    row_stepper/process_q[7]_i_1_n_0
    SLICE_X154Y144       FDRE                                         r  row_stepper/process_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 1.193ns (10.534%)  route 10.136ns (89.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.565    11.330    row_stepper/process_q[7]_i_1_n_0
    SLICE_X154Y145       FDRE                                         r  row_stepper/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 1.193ns (10.534%)  route 10.136ns (89.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.565    11.330    row_stepper/process_q[7]_i_1_n_0
    SLICE_X154Y145       FDRE                                         r  row_stepper/process_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 1.193ns (10.534%)  route 10.136ns (89.466%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.565    11.330    row_stepper/process_q[7]_i_1_n_0
    SLICE_X154Y145       FDRE                                         r  row_stepper/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            row_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.126ns  (logic 1.193ns (10.726%)  route 9.933ns (89.274%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=2, routed)           9.571    10.640    row_stepper/btn_IBUF[1]
    SLICE_X157Y145       LUT5 (Prop_lut5_I1_O)        0.124    10.764 r  row_stepper/process_q[7]_i_1/O
                         net (fo=10, routed)          0.362    11.126    row_stepper/process_q[7]_i_1_n_0
    SLICE_X156Y144       FDRE                                         r  row_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 column_counter/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y138       FDRE                         0.000     0.000 r  column_counter/prev_up_reg/C
    SLICE_X151Y138       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/prev_up_reg/Q
                         net (fo=5, routed)           0.162     0.303    column_counter/prev_up
    SLICE_X150Y138       LUT6 (Prop_lut6_I4_O)        0.045     0.348 r  column_counter/process_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.348    column_counter/process_q[1]_i_1__0_n_0
    SLICE_X150Y138       FDRE                                         r  column_counter/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.478%)  route 0.168ns (47.522%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y137       FDRE                         0.000     0.000 r  column_counter/process_q_reg[10]/C
    SLICE_X151Y137       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[10]/Q
                         net (fo=9, routed)           0.168     0.309    column_counter/trigger[t][10]
    SLICE_X151Y137       LUT6 (Prop_lut6_I0_O)        0.045     0.354 r  column_counter/process_q[10]_i_1/O
                         net (fo=1, routed)           0.000     0.354    column_counter/process_q[10]_i_1_n_0
    SLICE_X151Y137       FDRE                                         r  column_counter/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.859%)  route 0.203ns (52.141%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y136       FDRE                         0.000     0.000 r  column_counter/process_q_reg[3]/C
    SLICE_X151Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[3]/Q
                         net (fo=18, routed)          0.203     0.344    column_counter/process_q_reg[9]_0[2]
    SLICE_X151Y136       LUT6 (Prop_lut6_I0_O)        0.045     0.389 r  column_counter/process_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.389    column_counter/process_q[3]_i_1__0_n_0
    SLICE_X151Y136       FDRE                                         r  column_counter/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.686%)  route 0.204ns (52.314%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y137       FDRE                         0.000     0.000 r  column_counter/process_q_reg[9]/C
    SLICE_X151Y137       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[9]/Q
                         net (fo=14, routed)          0.204     0.345    column_counter/process_q_reg[9]_0[8]
    SLICE_X151Y137       LUT6 (Prop_lut6_I0_O)        0.045     0.390 r  column_counter/process_q[9]_i_1/O
                         net (fo=1, routed)           0.000     0.390    column_counter/process_q[9]_i_1_n_0
    SLICE_X151Y137       FDRE                                         r  column_counter/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.237%)  route 0.184ns (46.763%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X154Y145       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[10]/C
    SLICE_X154Y145       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  row_stepper/process_q_reg[10]/Q
                         net (fo=9, routed)           0.184     0.348    row_stepper/trigger[v][10]
    SLICE_X154Y145       LUT6 (Prop_lut6_I0_O)        0.045     0.393 r  row_stepper/process_q[10]_i_2/O
                         net (fo=1, routed)           0.000     0.393    row_stepper/process_q[10]_i_2_n_0
    SLICE_X154Y145       FDRE                                         r  row_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.186ns (45.983%)  route 0.219ns (54.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X155Y144       FDRE                         0.000     0.000 r  row_stepper/prev_up_reg/C
    SLICE_X155Y144       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  row_stepper/prev_up_reg/Q
                         net (fo=9, routed)           0.219     0.360    row_stepper/prev_up
    SLICE_X154Y144       LUT6 (Prop_lut6_I4_O)        0.045     0.405 r  row_stepper/process_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.405    row_stepper/process_q[1]_i_1_n_0
    SLICE_X154Y144       FDRE                                         r  row_stepper/process_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.107%)  route 0.200ns (48.893%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          0.200     0.364    row_stepper/process_q_reg[9]_0[1]
    SLICE_X158Y144       LUT6 (Prop_lut6_I2_O)        0.045     0.409 r  row_stepper/process_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.409    row_stepper/process_q[2]_i_1__0_n_0
    SLICE_X158Y144       FDRE                                         r  row_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            row_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.209ns (51.107%)  route 0.200ns (48.893%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          0.200     0.364    row_stepper/process_q_reg[9]_0[1]
    SLICE_X158Y144       LUT6 (Prop_lut6_I3_O)        0.045     0.409 r  row_stepper/process_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.409    row_stepper/process_q[3]_i_1_n_0
    SLICE_X158Y144       FDRE                                         r  row_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.209ns (49.576%)  route 0.213ns (50.424%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y138       FDRE                         0.000     0.000 r  column_counter/process_q_reg[2]/C
    SLICE_X150Y138       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  column_counter/process_q_reg[2]/Q
                         net (fo=19, routed)          0.213     0.377    column_counter/process_q_reg[9]_0[1]
    SLICE_X150Y138       LUT6 (Prop_lut6_I2_O)        0.045     0.422 r  column_counter/process_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.422    column_counter/process_q[2]_i_1_n_0
    SLICE_X150Y138       FDRE                                         r  column_counter/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 column_counter/process_q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.186ns (40.111%)  route 0.278ns (59.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y136       FDRE                         0.000     0.000 r  column_counter/process_q_reg[7]/C
    SLICE_X151Y136       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  column_counter/process_q_reg[7]/Q
                         net (fo=20, routed)          0.278     0.419    column_counter/process_q_reg[9]_0[6]
    SLICE_X151Y136       LUT6 (Prop_lut6_I1_O)        0.045     0.464 r  column_counter/process_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.464    column_counter/process_q[7]_i_1__0_n_0
    SLICE_X151Y136       FDRE                                         r  column_counter/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  vid/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    vid/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  vid/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  vid/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    vid/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  vid/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  vid/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    vid/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  vid/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  vid/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    vid/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  vid/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  vid/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  vid/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    vid/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  vid/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  vid/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    vid/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  vid/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vid/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    vid/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  vid/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  vid/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    vid/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  vid/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    vid/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.145ns  (logic 4.663ns (32.965%)  route 9.482ns (67.035%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989    11.848    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326    12.174 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.832    13.005    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I0_O)        0.149    13.154 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2__0/O
                         net (fo=1, routed)           0.659    13.813    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_2__0_n_0
    SLICE_X160Y134       LUT6 (Prop_lut6_I0_O)        0.332    14.145 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.145    vid/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    -2.990    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.264ns  (logic 4.754ns (35.842%)  route 8.510ns (64.158%))
  Logic Levels:           18  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.864    11.723    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y134       LUT5 (Prop_lut5_I2_O)        0.354    12.077 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6__0/O
                         net (fo=1, routed)           0.643    12.720    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_6__0_n_0
    SLICE_X161Y133       LUT6 (Prop_lut6_I5_O)        0.332    13.052 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3/O
                         net (fo=1, routed)           0.000    13.052    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_3_n_0
    SLICE_X161Y133       MUXF7 (Prop_muxf7_I0_O)      0.212    13.264 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.264    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]_i_1_n_0
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    -2.991    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.154ns  (logic 4.336ns (32.963%)  route 8.818ns (67.037%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989    11.848    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326    12.174 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.827    13.000    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I4_O)        0.154    13.154 r  vid/inst_dvid/TDMS_encoder_blue/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    13.154    vid/inst_dvid/TDMS_encoder_blue/encoded[4]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    -2.990    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.124ns  (logic 4.306ns (32.810%)  route 8.818ns (67.190%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989    11.848    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326    12.174 f  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.827    13.000    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y134       LUT5 (Prop_lut5_I4_O)        0.124    13.124 r  vid/inst_dvid/TDMS_encoder_blue/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    13.124    vid/inst_dvid/TDMS_encoder_blue/encoded[1]_i_1_n_0
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    -2.990    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.974ns  (logic 4.306ns (33.189%)  route 8.668ns (66.811%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT2=2 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.989    11.848    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_2
    SLICE_X161Y133       LUT2 (Prop_lut2_I1_O)        0.326    12.174 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_3__0/O
                         net (fo=5, routed)           0.677    12.850    vid/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_4_n_0
    SLICE_X161Y133       LUT6 (Prop_lut6_I2_O)        0.124    12.974 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1/O
                         net (fo=1, routed)           0.000    12.974    vid/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__1_n_0
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    -2.991    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.802ns  (logic 4.306ns (33.634%)  route 8.496ns (66.366%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          0.645    11.504    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X160Y133       LUT6 (Prop_lut6_I1_O)        0.326    11.830 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2/O
                         net (fo=1, routed)           0.848    12.678    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_2_n_0
    SLICE_X160Y133       LUT6 (Prop_lut6_I0_O)        0.124    12.802 r  vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    12.802    vid/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_1_n_0
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    -2.991    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.415ns  (logic 4.102ns (33.040%)  route 8.313ns (66.960%))
  Logic Levels:           17  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.448    10.178    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I0_O)        0.124    10.302 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7/O
                         net (fo=1, routed)           0.280    10.582    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_7_n_0
    SLICE_X160Y136       LUT6 (Prop_lut6_I5_O)        0.124    10.706 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2/O
                         net (fo=11, routed)          1.226    11.932    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_1
    SLICE_X162Y133       LUT3 (Prop_lut3_I2_O)        0.150    12.082 r  vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1/O
                         net (fo=1, routed)           0.333    12.415    vid/inst_dvid/TDMS_encoder_blue/encoded[8]_i_1_n_0
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.707    -2.990    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y134       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/encoded_reg[8]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.355ns  (logic 4.182ns (33.849%)  route 8.173ns (66.151%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.977    10.707    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT3 (Prop_lut3_I0_O)        0.152    10.859 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[1]_i_2__0/O
                         net (fo=12, routed)          1.170    12.029    vid/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]_1
    SLICE_X160Y132       LUT6 (Prop_lut6_I5_O)        0.326    12.355 r  vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1/O
                         net (fo=1, routed)           0.000    12.355    vid/inst_dvid/TDMS_encoder_green/encoded[2]_i_1__1_n_0
    SLICE_X160Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.705    -2.992    vid/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y132       FDRE                                         r  vid/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.273ns  (logic 3.977ns (32.405%)  route 8.296ns (67.595%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.812    10.542    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I0_O)        0.124    10.666 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0/O
                         net (fo=12, routed)          1.458    12.124    vid/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X162Y133       LUT5 (Prop_lut5_I1_O)        0.149    12.273 r  vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    12.273    vid/inst_dvid/TDMS_encoder_red/dc_bias[3]_i_1__0_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    -2.991    vid/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_red/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 row_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.262ns  (logic 3.952ns (32.228%)  route 8.310ns (67.772%))
  Logic Levels:           16  (CARRY4=7 FDRE=1 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y144       FDRE                         0.000     0.000 r  row_stepper/process_q_reg[2]/C
    SLICE_X158Y144       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_stepper/process_q_reg[2]/Q
                         net (fo=20, routed)          1.575     2.093    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry__1[1]
    SLICE_X155Y140       LUT2 (Prop_lut2_I1_O)        0.124     2.217 r  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt5_carry_i_2/O
                         net (fo=1, routed)           0.000     2.217    vid/Inst_vga/col_map/is_trigger_volt1_carry_i_4[2]
    SLICE_X155Y140       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.615 r  vid/Inst_vga/col_map/is_trigger_volt5_carry/CO[3]
                         net (fo=1, routed)           0.000     2.615    vid/Inst_vga/col_map/is_trigger_volt5_carry_n_0
    SLICE_X155Y141       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.928 f  vid/Inst_vga/col_map/is_trigger_volt5_carry__0/O[3]
                         net (fo=3, routed)           1.053     3.981    vid/Inst_vga/col_map/is_trigger_volt5[7]
    SLICE_X156Y142       LUT1 (Prop_lut1_I0_O)        0.306     4.287 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2/O
                         net (fo=1, routed)           0.000     4.287    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_i_2_n_0
    SLICE_X156Y142       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.685 r  vid/Inst_vga/col_map/is_trigger_volt20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.685    vid/Inst_vga/col_map/is_trigger_volt20_carry__0_n_0
    SLICE_X156Y143       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.907 f  vid/Inst_vga/col_map/is_trigger_volt20_carry__1/O[0]
                         net (fo=2, routed)           0.947     5.854    vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt3[1]
    SLICE_X158Y142       LUT3 (Prop_lut3_I2_O)        0.299     6.153 f  vid/Inst_vga/sig_gen/vertical_counter/is_trigger_volt1_carry__0_i_11/O
                         net (fo=1, routed)           0.343     6.496    vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0
    SLICE_X159Y142       LUT5 (Prop_lut5_I3_O)        0.124     6.620 r  vid/Inst_vga/sig_gen/horizontal_counter/is_trigger_volt1_carry__0_i_4/O
                         net (fo=1, routed)           0.476     7.096    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_0[0]
    SLICE_X157Y142       CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.622 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.622    vid/Inst_vga/col_map/is_trigger_volt1_carry__0_n_0
    SLICE_X157Y143       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.736 r  vid/Inst_vga/col_map/is_trigger_volt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.736    vid/Inst_vga/col_map/is_trigger_volt1_carry__1_n_0
    SLICE_X157Y144       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.850 f  vid/Inst_vga/col_map/is_trigger_volt1_carry__2/CO[3]
                         net (fo=1, routed)           0.766     8.616    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0_0[0]
    SLICE_X158Y141       LUT6 (Prop_lut6_I5_O)        0.124     8.740 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0/O
                         net (fo=1, routed)           0.866     9.606    vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_8__0_n_0
    SLICE_X157Y137       LUT6 (Prop_lut6_I5_O)        0.124     9.730 f  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_3__0/O
                         net (fo=7, routed)           0.812    10.542    vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[9]_0
    SLICE_X159Y135       LUT6 (Prop_lut6_I0_O)        0.124    10.666 r  vid/Inst_vga/sig_gen/horizontal_counter/dc_bias[3]_i_2__0/O
                         net (fo=12, routed)          1.473    12.138    vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]_0
    SLICE_X162Y133       LUT6 (Prop_lut6_I3_O)        0.124    12.262 r  vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.262    vid/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__0_n_0
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          1.706    -2.991    vid/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X162Y133       FDRE                                         r  vid/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.231ns (12.934%)  route 1.554ns (87.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.192     1.785    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.231ns (12.934%)  route 1.554ns (87.066%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.192     1.785    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.912    -1.333    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X156Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.231ns (12.426%)  route 1.627ns (87.574%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT2 (Prop_lut2_I1_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0/O
                         net (fo=10, routed)          0.265     1.858    vid/Inst_vga/sig_gen/horizontal_counter/processQ[8]_i_1__0_n_0
    SLICE_X159Y138       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.918    -1.327    vid/Inst_vga/sig_gen/horizontal_counter/CLK
    SLICE_X159Y138       FDRE                                         r  vid/Inst_vga/sig_gen/horizontal_counter/processQ_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.231ns (12.265%)  route 1.652ns (87.735%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.289     1.883    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X155Y133       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.886    -1.359    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y133       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.231ns (12.265%)  route 1.652ns (87.735%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.289     1.883    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X155Y133       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.886    -1.359    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y133       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[9]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.231ns (11.877%)  route 1.713ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.351     1.944    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.885    -1.360    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.231ns (11.877%)  route 1.713ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.351     1.944    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.885    -1.360    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.231ns (11.877%)  route 1.713ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.351     1.944    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.885    -1.360    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.231ns (11.877%)  route 1.713ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.351     1.944    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.885    -1.360    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X154Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.944ns  (logic 0.231ns (11.877%)  route 1.713ns (88.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.186     0.186 f  reset_n_IBUF_inst/O
                         net (fo=16, routed)          1.363     1.549    vid/Inst_vga/sig_gen/horizontal_counter/reset_n_IBUF
    SLICE_X156Y133       LUT3 (Prop_lut3_I2_O)        0.045     1.594 r  vid/Inst_vga/sig_gen/horizontal_counter/processQ[9]_i_1/O
                         net (fo=10, routed)          0.351     1.944    vid/Inst_vga/sig_gen/vertical_counter/SR[0]
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    vid/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  vid/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    vid/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  vid/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=63, routed)          0.885    -1.360    vid/Inst_vga/sig_gen/vertical_counter/CLK
    SLICE_X155Y132       FDRE                                         r  vid/Inst_vga/sig_gen/vertical_counter/processQ_reg[6]/C





