--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 147 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.001ns.
--------------------------------------------------------------------------------

Paths for end point u2/preva_3 (SLICE_X42Y75.G1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepa_0 (FF)
  Destination:          u2/preva_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.001ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepa_0 to u2/preva_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.YQ      Tcko                  0.652   u2/stepa<1>
                                                       u2/stepa_0
    SLICE_X44Y73.F4      net (fanout=2)        1.870   u2/stepa<0>
    SLICE_X44Y73.X       Tilo                  0.759   u2/c<0>
                                                       u2/o1/cout1
    SLICE_X44Y72.G2      net (fanout=2)        0.125   u2/c<0>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y75.G1      net (fanout=3)        0.944   u2/c<1>
    SLICE_X42Y75.CLK     Tgck                  0.892   u2/preva<3>
                                                       u2/a_3_or00001
                                                       u2/preva_3
    -------------------------------------------------  ---------------------------
    Total                                      6.001ns (3.062ns logic, 2.939ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepa_1 (FF)
  Destination:          u2/preva_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.765ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepa_1 to u2/preva_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.XQ      Tcko                  0.592   u2/stepa<1>
                                                       u2/stepa_1
    SLICE_X44Y72.G1      net (fanout=6)        2.578   u2/stepa<1>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y75.G1      net (fanout=3)        0.944   u2/c<1>
    SLICE_X42Y75.CLK     Tgck                  0.892   u2/preva<3>
                                                       u2/a_3_or00001
                                                       u2/preva_3
    -------------------------------------------------  ---------------------------
    Total                                      5.765ns (2.243ns logic, 3.522ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/dir_1 (FF)
  Destination:          u2/preva_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/dir_1 to u2/preva_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.YQ      Tcko                  0.652   u2/dir_1
                                                       u2/dir_1
    SLICE_X44Y73.F2      net (fanout=2)        0.730   u2/dir_1
    SLICE_X44Y73.X       Tilo                  0.759   u2/c<0>
                                                       u2/o1/cout1
    SLICE_X44Y72.G2      net (fanout=2)        0.125   u2/c<0>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y75.G1      net (fanout=3)        0.944   u2/c<1>
    SLICE_X42Y75.CLK     Tgck                  0.892   u2/preva<3>
                                                       u2/a_3_or00001
                                                       u2/preva_3
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (3.062ns logic, 1.799ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------

Paths for end point u2/preva_0 (SLICE_X42Y74.F1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepa_0 (FF)
  Destination:          u2/preva_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepa_0 to u2/preva_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.YQ      Tcko                  0.652   u2/stepa<1>
                                                       u2/stepa_0
    SLICE_X44Y73.F4      net (fanout=2)        1.870   u2/stepa<0>
    SLICE_X44Y73.X       Tilo                  0.759   u2/c<0>
                                                       u2/o1/cout1
    SLICE_X44Y72.G2      net (fanout=2)        0.125   u2/c<0>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y74.F1      net (fanout=3)        0.939   u2/c<1>
    SLICE_X42Y74.CLK     Tfck                  0.892   u2/preva<0>
                                                       u2/a_0_or000043
                                                       u2/preva_0
    -------------------------------------------------  ---------------------------
    Total                                      5.996ns (3.062ns logic, 2.934ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepa_1 (FF)
  Destination:          u2/preva_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.760ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepa_1 to u2/preva_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y52.XQ      Tcko                  0.592   u2/stepa<1>
                                                       u2/stepa_1
    SLICE_X44Y72.G1      net (fanout=6)        2.578   u2/stepa<1>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y74.F1      net (fanout=3)        0.939   u2/c<1>
    SLICE_X42Y74.CLK     Tfck                  0.892   u2/preva<0>
                                                       u2/a_0_or000043
                                                       u2/preva_0
    -------------------------------------------------  ---------------------------
    Total                                      5.760ns (2.243ns logic, 3.517ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/dir_1 (FF)
  Destination:          u2/preva_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.856ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/dir_1 to u2/preva_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.YQ      Tcko                  0.652   u2/dir_1
                                                       u2/dir_1
    SLICE_X44Y73.F2      net (fanout=2)        0.730   u2/dir_1
    SLICE_X44Y73.X       Tilo                  0.759   u2/c<0>
                                                       u2/o1/cout1
    SLICE_X44Y72.G2      net (fanout=2)        0.125   u2/c<0>
    SLICE_X44Y72.Y       Tilo                  0.759   u2/preva<2>
                                                       u2/o2/cout1
    SLICE_X42Y74.F1      net (fanout=3)        0.939   u2/c<1>
    SLICE_X42Y74.CLK     Tfck                  0.892   u2/preva<0>
                                                       u2/a_0_or000043
                                                       u2/preva_0
    -------------------------------------------------  ---------------------------
    Total                                      4.856ns (3.062ns logic, 1.794ns route)
                                                       (63.1% logic, 36.9% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevb_0 (SLICE_X51Y75.G3), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepb_0 (FF)
  Destination:          u2/prevb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.193ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.073 - 0.078)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepb_0 to u2/prevb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   u2/stepb<1>
                                                       u2/stepb_0
    SLICE_X51Y70.F2      net (fanout=2)        1.362   u2/stepb<0>
    SLICE_X51Y70.X       Tilo                  0.704   u2/c<5>
                                                       u2/o6/cout1
    SLICE_X51Y73.G4      net (fanout=2)        0.328   u2/c<5>
    SLICE_X51Y73.Y       Tilo                  0.704   u2/prevb<2>
                                                       u2/o7/cout1
    SLICE_X51Y75.G3      net (fanout=3)        0.671   u2/c<6>
    SLICE_X51Y75.CLK     Tgck                  0.837   u2/prevb<0>
                                                       u2/b_0_or000043
                                                       u2/prevb_0
    -------------------------------------------------  ---------------------------
    Total                                      5.193ns (2.832ns logic, 2.361ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/stepb_1 (FF)
  Destination:          u2/prevb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.552ns (Levels of Logic = 2)
  Clock Path Skew:      -0.005ns (0.073 - 0.078)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/stepb_1 to u2/prevb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.XQ      Tcko                  0.591   u2/stepb<1>
                                                       u2/stepb_1
    SLICE_X51Y73.G3      net (fanout=6)        1.749   u2/stepb<1>
    SLICE_X51Y73.Y       Tilo                  0.704   u2/prevb<2>
                                                       u2/o7/cout1
    SLICE_X51Y75.G3      net (fanout=3)        0.671   u2/c<6>
    SLICE_X51Y75.CLK     Tgck                  0.837   u2/prevb<0>
                                                       u2/b_0_or000043
                                                       u2/prevb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.552ns (2.132ns logic, 2.420ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u2/dir_1 (FF)
  Destination:          u2/prevb_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.004 - 0.006)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: u2/dir_1 to u2/prevb_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y71.YQ      Tcko                  0.652   u2/dir_1
                                                       u2/dir_1
    SLICE_X51Y70.F1      net (fanout=2)        0.549   u2/dir_1
    SLICE_X51Y70.X       Tilo                  0.704   u2/c<5>
                                                       u2/o6/cout1
    SLICE_X51Y73.G4      net (fanout=2)        0.328   u2/c<5>
    SLICE_X51Y73.Y       Tilo                  0.704   u2/prevb<2>
                                                       u2/o7/cout1
    SLICE_X51Y75.G3      net (fanout=3)        0.671   u2/c<6>
    SLICE_X51Y75.CLK     Tgck                  0.837   u2/prevb<0>
                                                       u2/b_0_or000043
                                                       u2/prevb_0
    -------------------------------------------------  ---------------------------
    Total                                      4.445ns (2.897ns logic, 1.548ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u2/prev (SLICE_X53Y66.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u1/rot_event (FF)
  Destination:          u2/prev (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.184ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.017 - 0.022)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u1/rot_event to u2/prev
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y61.YQ      Tcko                  0.470   u1/rot_event
                                                       u1/rot_event
    SLICE_X53Y66.BY      net (fanout=2)        0.579   u1/rot_event
    SLICE_X53Y66.CLK     Tckdi       (-Th)    -0.135   u2/prev
                                                       u2/prev
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.605ns logic, 0.579ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Paths for end point u2/prevb_2 (SLICE_X51Y73.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/dir (FF)
  Destination:          u2/prevb_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.005 - 0.006)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/dir to u2/prevb_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.YQ      Tcko                  0.470   u2/dir
                                                       u2/dir
    SLICE_X51Y73.F3      net (fanout=14)       0.390   u2/dir
    SLICE_X51Y73.CLK     Tckf        (-Th)    -0.516   u2/prevb<2>
                                                       u2/b_2_or00001
                                                       u2/prevb_2
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.986ns logic, 0.390ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------

Paths for end point u2/preva_2 (SLICE_X44Y72.F2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u2/preva_2 (FF)
  Destination:          u2/preva_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: u2/preva_2 to u2/preva_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y72.XQ      Tcko                  0.474   u2/preva<2>
                                                       u2/preva_2
    SLICE_X44Y72.F2      net (fanout=8)        0.429   u2/preva<2>
    SLICE_X44Y72.CLK     Tckf        (-Th)    -0.560   u2/preva<2>
                                                       u2/a_2_or00001
                                                       u2/preva_2
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (1.034ns logic, 0.429ns route)
                                                       (70.7% logic, 29.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: u2/prevb<1>/CLK
  Logical resource: u2/prevb_1/CK
  Location pin: SLICE_X50Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: u2/prevb<1>/CLK
  Logical resource: u2/prevb_1/CK
  Location pin: SLICE_X50Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: u2/prevb<1>/CLK
  Logical resource: u2/prevb_1/CK
  Location pin: SLICE_X50Y72.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.001|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 147 paths, 0 nets, and 138 connections

Design statistics:
   Minimum period:   6.001ns{1}   (Maximum frequency: 166.639MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar  4 14:24:05 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 358 MB



