From a39f5d2a430a5bff53ff376062bff9ad07e2ba49 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Wed, 26 Feb 2020 16:39:56 +0800
Subject: [PATCH] ARM: dts: rv1126: Add reg property for pvtm

Change-Id: Ia0a515647dc2899be9e1825d0d99ad5bfd95e267
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 arch/arm/boot/dts/rv1126.dtsi | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/arch/arm/boot/dts/rv1126.dtsi b/arch/arm/boot/dts/rv1126.dtsi
index c34aae78ecd5..15a0e7d59523 100644
--- a/arch/arm/boot/dts/rv1126.dtsi
+++ b/arch/arm/boot/dts/rv1126.dtsi
@@ -297,6 +297,7 @@
 
 	pvtm@ff040000 {
 		compatible = "rockchip,rv1126-cpu-pvtm";
+		reg = <0xff040000 0x100>;
 		clocks = <&cru CLK_CPUPVTM>, <&cru PCLK_CPUPVTM>;
 		clock-names = "clk", "pclk";
 		resets = <&cru SRST_CPUPVTM>, <&cru SRST_CPUPVTM_P>;
@@ -575,6 +576,7 @@
 
 	pvtm@ff470000 {
 		compatible = "rockchip,rv1126-pmu-pvtm";
+		reg = <0xff470000 0x100>;
 		clocks = <&pmucru CLK_PMUPVTM>, <&pmucru PCLK_PMUPVTM>;
 		clock-names = "clk", "pclk";
 		resets = <&cru SRST_PMUPVTM>, <&cru SRST_PMUPVTM_P>;
@@ -963,6 +965,7 @@
 
 	pvtm@ffc00000 {
 		compatible = "rockchip,rv1126-npu-pvtm";
+		reg = <0xffc00000 0x100>;
 		clocks = <&cru CLK_NPUPVTM>, <&cru PCLK_NPUPVTM>;
 		clock-names = "clk", "pclk";
 		resets = <&cru SRST_NPUPVTM>, <&cru SRST_NPUPVTM_P>;
-- 
2.35.3

