{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1661871104867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1661871104871 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 17:51:44 2022 " "Processing started: Tue Aug 30 17:51:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1661871104871 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871104871 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroProcessor -c MicroProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroProcessor -c MicroProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871104871 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1661871105142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1661871105142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upcount-Behavior " "Found design unit 1: upcount-Behavior" {  } { { "upcount.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/upcount.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112914 ""} { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/upcount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec3to8-Behavior " "Found design unit 1: dec3to8-Behavior" {  } { { "dec3to8.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/dec3to8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112914 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/dec3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regn-Behavior " "Found design unit 1: regn-Behavior" {  } { { "regn.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/regn.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/regn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-one " "Found design unit 1: ALU-one" {  } { { "alu.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/alu.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-bhv " "Found design unit 1: mux-bhv" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/mux.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MPU-one " "Found design unit 1: MPU-one" {  } { { "MPU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 MPU " "Found entity 1: MPU" {  } { { "MPU.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-one " "Found design unit 1: ControlUnit-one" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unit1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unit1-one " "Found design unit 1: Unit1-one" {  } { { "Unit1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Unit1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unit1 " "Found entity 1: Unit1" {  } { { "Unit1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Unit1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-one " "Found design unit 1: counter-one" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-arc " "Found design unit 1: Memory-arc" {  } { { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112945 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system1-one " "Found design unit 1: system1-one" {  } { { "system1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/system1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112945 ""} { "Info" "ISGN_ENTITY_NAME" "1 system1 " "Found entity 1: system1" {  } { { "system1.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/system1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871112945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871112945 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system1 " "Elaborating entity \"system1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1661871113115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U1 " "Elaborating entity \"counter\" for hierarchy \"counter:U1\"" {  } { { "system1.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/system1.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:U2 " "Elaborating entity \"Memory\" for hierarchy \"Memory:U2\"" {  } { { "system1.vhd" "U2" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/system1.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ Memory:U2\|LPM_RAM_DQ:u1 " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"Memory:U2\|LPM_RAM_DQ:u1\"" {  } { { "Memory.vhd" "u1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Memory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"Memory:U2\|LPM_RAM_DQ:u1\"" {  } { { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Memory:U2\|LPM_RAM_DQ:u1 " "Instantiated megafunction \"Memory:U2\|LPM_RAM_DQ:u1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE Program.mif " "Parameter \"LPM_FILE\" = \"Program.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1661871113157 ""}  } { { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1661871113157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram Memory:U2\|LPM_RAM_DQ:u1\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113188 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113188 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:U2\|LPM_RAM_DQ:u1\|altram:sram Memory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\", which is child of megafunction instantiation \"Memory:U2\|LPM_RAM_DQ:u1\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 105 6 0 } } { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113251 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block Memory:U2\|LPM_RAM_DQ:u1 " "Elaborated megafunction instantiation \"Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"Memory:U2\|LPM_RAM_DQ:u1\"" {  } { { "altram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "Memory.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/Memory.vhd" 22 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0a1 " "Found entity 1: altsyncram_f0a1" {  } { { "db/altsyncram_f0a1.tdf" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/db/altsyncram_f0a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1661871113316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0a1 Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_f0a1:auto_generated " "Elaborating entity \"altsyncram_f0a1\" for hierarchy \"Memory:U2\|LPM_RAM_DQ:u1\|altram:sram\|altsyncram:ram_block\|altsyncram_f0a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPU MPU:U3 " "Elaborating entity \"MPU\" for hierarchy \"MPU:U3\"" {  } { { "system1.vhd" "U3" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/system1.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn MPU:U3\|regn:Reg0 " "Elaborating entity \"regn\" for hierarchy \"MPU:U3\|regn:Reg0\"" {  } { { "MPU.vhd" "Reg0" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn MPU:U3\|regn:IR " "Elaborating entity \"regn\" for hierarchy \"MPU:U3\|regn:IR\"" {  } { { "MPU.vhd" "IR" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit MPU:U3\|ControlUnit:U0 " "Elaborating entity \"ControlUnit\" for hierarchy \"MPU:U3\|ControlUnit:U0\"" {  } { { "MPU.vhd" "U0" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Enrun ControlUnit.vhd(43) " "VHDL Process Statement warning at ControlUnit.vhd(43): signal \"Enrun\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Enrun ControlUnit.vhd(39) " "VHDL Process Statement warning at ControlUnit.vhd(39): inferring latch(es) for signal or variable \"Enrun\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(74) " "VHDL Process Statement warning at ControlUnit.vhd(74): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(79) " "VHDL Process Statement warning at ControlUnit.vhd(79): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(83) " "VHDL Process Statement warning at ControlUnit.vhd(83): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(87) " "VHDL Process Statement warning at ControlUnit.vhd(87): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(91) " "VHDL Process Statement warning at ControlUnit.vhd(91): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(97) " "VHDL Process Statement warning at ControlUnit.vhd(97): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(101) " "VHDL Process Statement warning at ControlUnit.vhd(101): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(105) " "VHDL Process Statement warning at ControlUnit.vhd(105): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(111) " "VHDL Process Statement warning at ControlUnit.vhd(111): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(115) " "VHDL Process Statement warning at ControlUnit.vhd(115): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instruction ControlUnit.vhd(119) " "VHDL Process Statement warning at ControlUnit.vhd(119): signal \"Instruction\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Done ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"Done\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IRin ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"IRin\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnDecin ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"EnDecin\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EnDecout ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"EnDecout\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dinout ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"Dinout\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gout ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"Gout\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AddSub ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"AddSub\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ain ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"Ain\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Gin ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"Gin\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AddrRegOut ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"AddrRegOut\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AddrRegIn ControlUnit.vhd(58) " "VHDL Process Statement warning at ControlUnit.vhd(58): inferring latch(es) for signal or variable \"AddrRegIn\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegIn\[0\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegIn\[0\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegIn\[1\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegIn\[1\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegIn\[2\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegIn\[2\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegOut\[0\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegOut\[0\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegOut\[1\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegOut\[1\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddrRegOut\[2\] ControlUnit.vhd(58) " "Inferred latch for \"AddrRegOut\[2\]\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gin ControlUnit.vhd(58) " "Inferred latch for \"Gin\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ain ControlUnit.vhd(58) " "Inferred latch for \"Ain\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub ControlUnit.vhd(58) " "Inferred latch for \"AddSub\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Gout ControlUnit.vhd(58) " "Inferred latch for \"Gout\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dinout ControlUnit.vhd(58) " "Inferred latch for \"Dinout\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnDecout ControlUnit.vhd(58) " "Inferred latch for \"EnDecout\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EnDecin ControlUnit.vhd(58) " "Inferred latch for \"EnDecin\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin ControlUnit.vhd(58) " "Inferred latch for \"IRin\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Done ControlUnit.vhd(58) " "Inferred latch for \"Done\" at ControlUnit.vhd(58)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Enrun ControlUnit.vhd(39) " "Inferred latch for \"Enrun\" at ControlUnit.vhd(39)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 "|MPU|ControlUnit:U0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 MPU:U3\|ControlUnit:U0\|dec3to8:DecEnIn " "Elaborating entity \"dec3to8\" for hierarchy \"MPU:U3\|ControlUnit:U0\|dec3to8:DecEnIn\"" {  } { { "ControlUnit.vhd" "DecEnIn" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount MPU:U3\|upcount:U1 " "Elaborating entity \"upcount\" for hierarchy \"MPU:U3\|upcount:U1\"" {  } { { "MPU.vhd" "U1" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux MPU:U3\|mux:MultiPlexer " "Elaborating entity \"mux\" for hierarchy \"MPU:U3\|mux:MultiPlexer\"" {  } { { "MPU.vhd" "MultiPlexer" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MPU:U3\|ALU:ArithLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"MPU:U3\|ALU:ArithLogicUnit\"" {  } { { "MPU.vhd" "ArithLogicUnit" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/MPU.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871113378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MPU:U3\|ControlUnit:U0\|AddrRegOut\[0\] " "Latch MPU:U3\|ControlUnit:U0\|AddrRegOut\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MPU:U3\|regn:IR\|Q\[7\] " "Ports D and ENA on the latch are fed by the same signal MPU:U3\|regn:IR\|Q\[7\]" {  } { { "regn.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/regn.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661871114070 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661871114070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MPU:U3\|ControlUnit:U0\|AddrRegOut\[1\] " "Latch MPU:U3\|ControlUnit:U0\|AddrRegOut\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MPU:U3\|regn:IR\|Q\[7\] " "Ports D and ENA on the latch are fed by the same signal MPU:U3\|regn:IR\|Q\[7\]" {  } { { "regn.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/regn.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661871114070 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661871114070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MPU:U3\|ControlUnit:U0\|AddrRegOut\[2\] " "Latch MPU:U3\|ControlUnit:U0\|AddrRegOut\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MPU:U3\|regn:IR\|Q\[7\] " "Ports D and ENA on the latch are fed by the same signal MPU:U3\|regn:IR\|Q\[7\]" {  } { { "regn.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/regn.vhd" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1661871114070 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Ex7 - MicroProcessor/Synthesis2 - Quartus/ControlUnit.vhd" 58 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1661871114070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1661871114230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1661871114894 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1661871114894 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "380 " "Implemented 380 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1661871114968 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1661871114968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "343 " "Implemented 343 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1661871114968 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1661871114968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1661871114968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1661871114990 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 17:51:54 2022 " "Processing ended: Tue Aug 30 17:51:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1661871114990 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1661871114990 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1661871114990 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1661871114990 ""}
