m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/DELL/Desktop/Ethernet/Ethernet_10g/simulation/modelsim
valtera_avalon_st_clock_crosser
Z1 !s110 1525137700
!i10b 1
!s100 YbU`iK^TYJ_9Hz`CZekjQ3
I5_b`<kh=9<kO=bYY2kdnV3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1525073313
8C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/altera_avalon_st_clock_crosser.v
FC:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/altera_avalon_st_clock_crosser.v
L0 22
Z3 OV;L;10.5b;63
r1
!s85 0
31
!s108 1525137700.000000
!s107 C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/altera_avalon_st_clock_crosser.v|
!s90 -reportprogress|300|C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/altera_avalon_st_clock_crosser.v|-work|tx_register_map|
!i113 1
Z4 o-work tx_register_map
Z5 tCvgOpt 0
vhsaBAoV5gakOC+8x1FWL5PzEWRpfQFyFR3ZPCLeEwFA=
R1
!i10b 0
!s100 hM=5YQg8gJ?d=ChRCA`Z92
IJZdkW`ObQRO90zcmUih1_1
R2
!i8a 916210752
R0
w1525137700
8C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/mentor/altera_eth_10g_tx_register_map.v
FC:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/mentor/altera_eth_10g_tx_register_map.v
L0 38
R3
r1
!s85 0
31
!s108 1525137699.000000
!s107 C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/mentor/altera_eth_10g_tx_register_map.v|
!s90 -reportprogress|300|C:/Users/DELL/Desktop/Ethernet/Ethernet_10g/ipcore/Eth_10gmac/Eth_10gmac_sim/altera_eth_10g_tx_register_map/mentor/altera_eth_10g_tx_register_map.v|-work|tx_register_map|
!i113 1
R4
R5
n9f9aaa0
