// Seed: 1547606951
module module_0 (
    output wor   id_0,
    output tri   id_1,
    input  tri1  id_2,
    input  tri1  id_3,
    output uwire id_4,
    output tri   id_5,
    input  tri   id_6
);
  logic id_8;
endmodule
module module_1 #(
    parameter id_0  = 32'd96,
    parameter id_12 = 32'd81,
    parameter id_24 = 32'd5,
    parameter id_29 = 32'd25
) (
    input tri0 _id_0,
    output wire id_1,
    output logic id_2,
    input wand id_3,
    output logic id_4,
    input uwire id_5,
    input tri1 id_6,
    inout tri0 id_7,
    input wor id_8,
    output supply0 id_9,
    input wire id_10,
    input supply1 id_11,
    input wire _id_12,
    output wire id_13,
    output tri0 id_14,
    output wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    output wor id_18,
    output supply1 id_19,
    output wand id_20,
    output wor id_21,
    input wor id_22,
    input uwire id_23,
    input supply1 _id_24,
    output tri1 id_25,
    input wor id_26,
    output tri0 id_27
);
  assign id_13 = id_12;
  assign id_14 = -1'h0 ? -1 : -1;
  parameter id_29 = 1;
  uwire [id_0 : (  1  )] id_30;
  logic [7:0][-1 : id_12] id_31, id_32;
  parameter id_33 = id_29 | 1;
  assign id_30 = 1 == -1;
  bit [id_24 : id_29] id_34;
  wire id_35;
  module_0 modCall_1 (
      id_25,
      id_1,
      id_11,
      id_6,
      id_9,
      id_9,
      id_22
  );
  assign modCall_1.id_1 = 0;
  logic id_36;
  parameter [-1 : -1 'b0] id_37 = 1;
  always
    case (id_36)
      1'b0 | id_22: id_31[1'b0] = id_10;
      id_0: id_2 = 1;
      -1 + id_26: id_4 = id_16.id_16;
      id_11: id_34 <= -1;
    endcase
  always $unsigned(id_29);
  ;
  parameter id_38 = id_29;
  wire id_39, id_40;
  logic id_41;
  ;
  logic id_42;
  wire  id_43;
endmodule
