{
    "instr": [
        "wrs 39",
        "xor r9 r6 r33",
        "load r31 r14 25",
        "subi r3 r14 98",
        "wrs 148",
        "divi r4 r9 317",
        "sub r11 r3 r7",
        "sub r33 r18 r32",
        "subi r24 r13 91",
        "add r10 r14 r8",
        "addi r35 r10 441",
        "wrs 416",
        "xor r3 r15 r46",
        "divi r37 r28 179",
        "add r11 r32 r24",
        "xor r18 r22 r46",
        "muli r18 r14 181",
        "wrs 36",
        "sub r31 r27 r23",
        "muli r29 r44 175",
        "subi r27 r31 411",
        "muli r31 r13 106",
        "subi r4 r39 194",
        "wrs 153",
        "muli r11 r23 249",
        "muli r34 r15 261",
        "muli r4 r15 212",
        "subi r2 r4 120",
        "div r14 r15 r46",
        "div r46 r27 r2",
        "add r14 r11 r6",
        "halt"
    ],
    "cycles": 39,
    "xml": "<block><instr><opcode>wrs</opcode><srcs><operand>39</operand></srcs><dsts></dsts></instr><instr><opcode>xor</opcode><srcs><operand>r6</operand><operand>r33</operand></srcs><dsts><operand>r9</operand></dsts></instr><instr><opcode>load</opcode><srcs><operand>r14</operand><operand>25</operand></srcs><dsts><operand>r31</operand></dsts></instr><instr><opcode>subi</opcode><srcs><operand>r14</operand><operand>98</operand></srcs><dsts><operand>r3</operand></dsts></instr><instr><opcode>wrs</opcode><srcs><operand>148</operand></srcs><dsts></dsts></instr><instr><opcode>divi</opcode><srcs><operand>r9</operand><operand>317</operand></srcs><dsts><operand>r4</operand></dsts></instr><instr><opcode>sub</opcode><srcs><operand>r3</operand><operand>r7</operand></srcs><dsts><operand>r11</operand></dsts></instr><instr><opcode>sub</opcode><srcs><operand>r18</operand><operand>r32</operand></srcs><dsts><operand>r33</operand></dsts></instr><instr><opcode>subi</opcode><srcs><operand>r13</operand><operand>91</operand></srcs><dsts><operand>r24</operand></dsts></instr><instr><opcode>add</opcode><srcs><operand>r14</operand><operand>r8</operand></srcs><dsts><operand>r10</operand></dsts></instr><instr><opcode>addi</opcode><srcs><operand>r10</operand><operand>441</operand></srcs><dsts><operand>r35</operand></dsts></instr><instr><opcode>wrs</opcode><srcs><operand>416</operand></srcs><dsts></dsts></instr><instr><opcode>xor</opcode><srcs><operand>r15</operand><operand>r46</operand></srcs><dsts><operand>r3</operand></dsts></instr><instr><opcode>divi</opcode><srcs><operand>r28</operand><operand>179</operand></srcs><dsts><operand>r37</operand></dsts></instr><instr><opcode>add</opcode><srcs><operand>r32</operand><operand>r24</operand></srcs><dsts><operand>r11</operand></dsts></instr><instr><opcode>xor</opcode><srcs><operand>r22</operand><operand>r46</operand></srcs><dsts><operand>r18</operand></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r14</operand><operand>181</operand></srcs><dsts><operand>r18</operand></dsts></instr><instr><opcode>wrs</opcode><srcs><operand>36</operand></srcs><dsts></dsts></instr><instr><opcode>sub</opcode><srcs><operand>r27</operand><operand>r23</operand></srcs><dsts><operand>r31</operand></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r44</operand><operand>175</operand></srcs><dsts><operand>r29</operand></dsts></instr><instr><opcode>subi</opcode><srcs><operand>r31</operand><operand>411</operand></srcs><dsts><operand>r27</operand></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r13</operand><operand>106</operand></srcs><dsts><operand>r31</operand></dsts></instr><instr><opcode>subi</opcode><srcs><operand>r39</operand><operand>194</operand></srcs><dsts><operand>r4</operand></dsts></instr><instr><opcode>wrs</opcode><srcs><operand>153</operand></srcs><dsts></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r23</operand><operand>249</operand></srcs><dsts><operand>r11</operand></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r15</operand><operand>261</operand></srcs><dsts><operand>r34</operand></dsts></instr><instr><opcode>muli</opcode><srcs><operand>r15</operand><operand>212</operand></srcs><dsts><operand>r4</operand></dsts></instr><instr><opcode>subi</opcode><srcs><operand>r4</operand><operand>120</operand></srcs><dsts><operand>r2</operand></dsts></instr><instr><opcode>div</opcode><srcs><operand>r15</operand><operand>r46</operand></srcs><dsts><operand>r14</operand></dsts></instr><instr><opcode>div</opcode><srcs><operand>r27</operand><operand>r2</operand></srcs><dsts><operand>r46</operand></dsts></instr><instr><opcode>add</opcode><srcs><operand>r11</operand><operand>r6</operand></srcs><dsts><operand>r14</operand></dsts></instr><instr><opcode>halt</opcode></instr></block><time>39</time>"
}