<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>
defines: 
time_elapsed: 0.058s
ram usage: 10316 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2138979b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2138979b.v</a>
module signed_logic_operators_bug;
	reg [7:0] a;
	reg [7:0] b;
	wire [15:0] yuu;
	wire [15:0] yus;
	wire [15:0] ysu;
	wire [15:0] yss;
	wire [15:0] zuu;
	wire [15:0] zus;
	wire [15:0] zsu;
	wire [15:0] zss;
	initial begin
		a = 8&#39;b10110110;
		b = 8&#39;b10010010;
		#(1)
			;
		$display(&#34;a   = %b&#34;, a);
		$display(&#34;b   = %b&#34;, b);
		$display(&#34;yuu = %b&#34;, yuu);
		$display(&#34;zuu = %b&#34;, zuu);
		$display(&#34;yus = %b&#34;, yus);
		$display(&#34;zus = %b&#34;, zus);
		$display(&#34;ysu = %b&#34;, ysu);
		$display(&#34;zsu = %b&#34;, zsu);
		$display(&#34;yss = %b&#34;, yss);
		$display(&#34;zss = %b&#34;, zss);
		$finish;
	end
	manually_extended_logical_or INST1(
		.a(a),
		.b(b),
		.yuu(yuu),
		.yus(yus),
		.ysu(ysu),
		.yss(yss)
	);
	signed_logical_or INST2(
		.a(a),
		.b(b),
		.yuu(zuu),
		.yus(zus),
		.ysu(zsu),
		.yss(zss)
	);
endmodule
module manually_extended_logical_or (
	a,
	b,
	yuu,
	yus,
	ysu,
	yss
);
	input [7:0] a;
	input [7:0] b;
	output [15:0] yuu;
	output [15:0] yus;
	output [15:0] ysu;
	output [15:0] yss;
	assign yuu = {{8 {1&#39;b0}}, a} | {{8 {1&#39;b0}}, b};
	assign yus = {{8 {1&#39;b0}}, a} | {{8 {1&#39;b0}}, b};
	assign ysu = {{8 {1&#39;b0}}, a} | {{8 {1&#39;b0}}, b};
	assign yss = {{8 {a[7]}}, a} | {{8 {b[7]}}, b};
endmodule
module signed_logical_or (
	a,
	b,
	yuu,
	yus,
	ysu,
	yss
);
	input [7:0] a;
	input [7:0] b;
	output [15:0] yuu;
	output [15:0] yus;
	output [15:0] ysu;
	output [15:0] yss;
	assign yuu = a | b;
	assign yus = a | $signed(b);
	assign ysu = $signed(a) | b;
	assign yss = $signed(a) | $signed(b);
endmodule

</pre>
</body>