# Loading project projeto_riscv
# reading /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project pjtFonte
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:46:33 on Aug 20,2023
# vlog -reportprogress 300 -f compile_verilog 
# ** Error: (vlog-7) Failed to open design unit file "/design/adder.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:46:33 on Aug 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runtb_top line 4
# /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
do runtb_top
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:47:04 on Aug 20,2023
# vlog -reportprogress 300 -f compile_verilog 
# ** Error: (vlog-7) Failed to open design unit file "/design/adder.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 12:47:04 on Aug 20,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./runtb_top line 4
# /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog -f compile_verilog"
