$comment
	File created using the following command:
		vcd file historia2.msim.vcd -direction
$end
$date
	Wed Apr 11 01:06:54 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module historia2_vlg_vec_tst $end
$var reg 1 ! cin $end
$var reg 1 " clk_1hz $end
$var reg 4 # dtRL1 [3:0] $end
$var reg 4 $ dtRL2 [3:0] $end
$var reg 1 % enTE $end
$var reg 1 & rst $end
$var reg 1 ' wrTE $end
$var wire 1 ( dtTE1 [3] $end
$var wire 1 ) dtTE1 [2] $end
$var wire 1 * dtTE1 [1] $end
$var wire 1 + dtTE1 [0] $end
$var wire 1 , dtTE2 [3] $end
$var wire 1 - dtTE2 [2] $end
$var wire 1 . dtTE2 [1] $end
$var wire 1 / dtTE2 [0] $end
$var wire 1 0 endTE $end
$var wire 1 1 onTE $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 onTE~output_o $end
$var wire 1 : endTE~output_o $end
$var wire 1 ; dtTE1[3]~output_o $end
$var wire 1 < dtTE1[2]~output_o $end
$var wire 1 = dtTE1[1]~output_o $end
$var wire 1 > dtTE1[0]~output_o $end
$var wire 1 ? dtTE2[3]~output_o $end
$var wire 1 @ dtTE2[2]~output_o $end
$var wire 1 A dtTE2[1]~output_o $end
$var wire 1 B dtTE2[0]~output_o $end
$var wire 1 C clk_1hz~input_o $end
$var wire 1 D clk_1hz~inputclkctrl_outclk $end
$var wire 1 E cin~input_o $end
$var wire 1 F inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~1_cout $end
$var wire 1 G inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 H wrTE~input_o $end
$var wire 1 I rst~input_o $end
$var wire 1 J dtRL1[0]~input_o $end
$var wire 1 K inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout $end
$var wire 1 L inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout $end
$var wire 1 M enTE~input_o $end
$var wire 1 N inst2|LPM_COUNTER_component|auto_generated|_~0_combout $end
$var wire 1 O inst|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 P inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 Q dtRL1[1]~input_o $end
$var wire 1 R inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout $end
$var wire 1 S inst|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 T inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 U dtRL1[2]~input_o $end
$var wire 1 V inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout $end
$var wire 1 W inst|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 X inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 Y dtRL1[3]~input_o $end
$var wire 1 Z inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout $end
$var wire 1 [ inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 \ inst|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 ] inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~1_cout $end
$var wire 1 ^ inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout $end
$var wire 1 _ dtRL2[0]~input_o $end
$var wire 1 ` inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~4_combout $end
$var wire 1 a inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~1_combout $end
$var wire 1 b inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT $end
$var wire 1 c inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout $end
$var wire 1 d dtRL2[1]~input_o $end
$var wire 1 e inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~3_combout $end
$var wire 1 f inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT $end
$var wire 1 g inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout $end
$var wire 1 h dtRL2[2]~input_o $end
$var wire 1 i inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~2_combout $end
$var wire 1 j inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT $end
$var wire 1 k inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout $end
$var wire 1 l dtRL2[3]~input_o $end
$var wire 1 m inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0_combout $end
$var wire 1 n inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT $end
$var wire 1 o inst2|LPM_COUNTER_component|auto_generated|counter_comb_bita3~0_combout $end
$var wire 1 p inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 q inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 r inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 s inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$var wire 1 t inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [3] $end
$var wire 1 u inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [2] $end
$var wire 1 v inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [1] $end
$var wire 1 w inst|LPM_COUNTER_component|auto_generated|counter_reg_bit [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
b0 #
b1 $
0%
0&
0'
0+
0*
0)
0(
0/
0.
0-
0,
10
01
x2
03
14
x5
16
17
18
09
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
1E
1F
1G
0H
0I
0J
1K
1L
0M
0N
0O
1P
0Q
0R
1S
1T
0U
0V
0W
1X
0Y
1Z
1[
1\
1]
1^
1_
1`
1a
0b
1c
0d
0e
1f
1g
0h
0i
0j
1k
0l
1m
1n
1o
0s
0r
0q
0p
0w
0v
0u
0t
$end
#10000
1"
1'
1C
1H
1D
02
0m
0Z
1N
0K
#20000
0"
0C
0D
12
#30000
1"
1C
1D
02
1s
1b
0^
1B
1/
0f
0c
1j
0g
0n
0k
0o
0:
19
00
11
#40000
0"
0C
0D
12
#50000
0'
1"
0H
1C
1D
02
1m
0a
1Z
0N
1K
#60000
0"
0C
0D
12
#70000
1"
1C
1D
02
#80000
0"
0C
0D
12
#90000
1"
1C
1D
02
#100000
0"
0C
0D
12
#110000
1"
1C
1D
02
#120000
0"
0C
0D
12
#130000
1"
1C
1D
02
#140000
0"
0C
0D
12
#150000
1"
1C
1D
02
#160000
0"
0C
0D
12
#170000
1"
1C
1D
02
#180000
0"
0C
0D
12
#190000
1"
1C
1D
02
#200000
0"
0C
0D
12
#210000
1"
1C
1D
02
#220000
0"
0C
0D
12
#230000
1"
1C
1D
02
#240000
1%
0"
1M
0C
0D
12
1N
#250000
1"
1C
1D
02
0s
1t
1w
0b
1^
0[
0X
1O
0G
0B
1;
1>
0/
1(
1+
1f
1c
0\
0S
0P
0j
1g
0]
0L
1W
0T
1n
1k
1b
0^
1X
0f
0c
1o
1j
0g
1a
1:
09
10
01
0n
0k
0o
0a
0:
19
00
11
#260000
0"
0C
0D
12
#270000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
0X
#280000
0"
0C
0D
12
#290000
1"
1C
1D
02
0t
1u
1v
1w
1[
1X
1W
0T
0S
0P
1O
0G
0;
1<
1=
1>
0(
1)
1*
1+
1\
0[
0X
1T
1P
1]
1L
0\
0b
1^
0]
0L
1f
1c
1b
0^
0j
1g
0f
0c
1n
1k
1j
0g
0n
0k
1o
1a
1:
09
10
01
0o
0a
0:
19
00
11
#300000
0"
0C
0D
12
#310000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#320000
0"
0C
0D
12
#330000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0T
0S
0P
1T
#340000
0"
0C
0D
12
#350000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0T
#360000
0"
0C
0D
12
#370000
1"
1C
1D
02
0u
1v
1w
0W
1T
0S
0P
1O
0G
0<
1=
1>
0)
1*
1+
1[
1X
1W
0T
1P
1\
0[
0X
1]
1L
0\
0b
1^
0]
0L
1f
1c
1b
0^
0j
1g
0f
0c
1n
1k
1j
0g
0n
0k
1o
1a
1:
09
10
01
0o
0a
0:
19
00
11
#380000
0"
0C
0D
12
#390000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#400000
0"
0C
0D
12
#410000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0W
1T
0S
0P
1[
1X
1W
0T
1\
0[
0X
1]
1L
0\
0b
1^
0]
0L
1f
1c
1b
0^
0j
1g
0f
0c
1n
1k
1j
0g
0n
0k
1o
1a
1:
09
10
01
0o
0a
0:
19
00
11
#420000
0"
0C
0D
12
#430000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
1[
1X
1\
1]
1L
0b
1^
1f
1c
0j
1g
1n
1k
1o
1a
1:
09
10
01
#440000
0"
0C
0D
12
#450000
1"
1C
1D
02
1p
1s
1t
1w
0n
0k
1b
0^
0[
0X
1O
0G
1?
1B
1;
1>
1,
1/
1(
1+
0f
0c
0\
0S
0P
0o
1j
0g
0]
0L
1W
0T
0a
0:
19
00
11
1k
1^
1X
#460000
0"
0C
0D
12
#470000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
0X
#480000
0"
0C
0D
12
#490000
1"
1C
1D
02
0t
1u
1v
1w
1[
1X
1W
0T
0S
0P
1O
0G
0;
1<
1=
1>
0(
1)
1*
1+
1\
0[
0X
1T
1P
1]
1L
0\
0^
0]
0L
1^
#500000
0"
0C
0D
12
#510000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#520000
0"
0C
0D
12
#530000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0T
0S
0P
1T
#540000
0"
0C
0D
12
#550000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0T
#560000
0"
0C
0D
12
#570000
1"
1C
1D
02
0u
1v
1w
0W
1T
0S
0P
1O
0G
0<
1=
1>
0)
1*
1+
1[
1X
1W
0T
1P
1\
0[
0X
1]
1L
0\
0^
0]
0L
1^
#580000
0"
0C
0D
12
#590000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#600000
0"
0C
0D
12
#610000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0W
1T
0S
0P
1[
1X
1W
0T
1\
0[
0X
1]
1L
0\
0^
0]
0L
1^
#620000
0"
0C
0D
12
#630000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
1[
1X
1\
1]
1L
0^
#640000
0"
0C
0D
12
#650000
1"
1C
1D
02
0s
1t
1w
0b
1^
0[
0X
1O
0G
0B
1;
1>
0/
1(
1+
1f
1c
0\
0S
0P
0j
1g
0]
0L
1W
0T
0k
1b
0^
1X
0f
0c
1j
0g
1k
#660000
0"
0C
0D
12
#670000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
0X
#680000
0"
0C
0D
12
#690000
1"
1C
1D
02
0t
1u
1v
1w
1[
1X
1W
0T
0S
0P
1O
0G
0;
1<
1=
1>
0(
1)
1*
1+
1\
0[
0X
1T
1P
1]
1L
0\
0b
1^
0]
0L
1f
1c
1b
0^
0j
1g
0f
0c
0k
1j
0g
1k
#700000
0"
0C
0D
12
#710000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#720000
0"
0C
0D
12
#730000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0T
0S
0P
1T
#740000
0"
0C
0D
12
#750000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0T
#760000
1&
0"
1I
0C
0D
12
0m
1a
0`
0Z
1L
0K
#770000
1"
1C
1D
02
0p
0u
0k
0W
1T
0?
0<
0,
0)
1[
1X
1\
1]
0b
1^
1f
1c
0j
1g
1n
1k
1o
1:
09
10
01
#780000
0"
0C
0D
12
#790000
1"
1C
1D
02
#800000
0"
0C
0D
12
#810000
1"
1C
1D
02
#820000
0&
0"
0I
0C
0D
12
1m
1`
1Z
1K
#830000
1"
1C
1D
02
1p
1s
1t
1w
0n
0k
1b
0^
0[
0X
1O
0G
1?
1B
1;
1>
1,
1/
1(
1+
0f
0c
0\
0S
0P
0o
1j
0g
0]
0L
1W
0T
0a
0:
19
00
11
1k
1^
1X
#840000
0"
0C
0D
12
#850000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0W
1T
0X
#860000
0"
0C
0D
12
#870000
1"
1C
1D
02
0t
1u
1v
1w
1[
1X
1W
0T
0S
0P
1O
0G
0;
1<
1=
1>
0(
1)
1*
1+
1\
0[
0X
1T
1P
1]
1L
0\
0^
0]
0L
1^
#880000
0"
0C
0D
12
#890000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#900000
0"
0C
0D
12
#910000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0T
0S
0P
1T
#920000
0"
0C
0D
12
#930000
1"
1C
1D
02
0w
0O
1G
0>
0+
1S
1P
0T
#940000
0"
0C
0D
12
#950000
1"
1C
1D
02
0u
1v
1w
0W
1T
0S
0P
1O
0G
0<
1=
1>
0)
1*
1+
1[
1X
1W
0T
1P
1\
0[
0X
1]
1L
0\
0^
0]
0L
1^
#960000
0"
0C
0D
12
#970000
1"
1C
1D
02
0w
0O
1G
0>
0+
0P
#980000
0"
0C
0D
12
#990000
1"
1C
1D
02
0v
1w
1S
1P
1O
0G
0=
1>
0*
1+
0W
1T
0S
0P
1[
1X
1W
0T
1\
0[
0X
1]
1L
0\
0^
0]
0L
1^
#1000000
