Timing Analyzer report for Cpu8Bit compilation.
Wed Feb 25 23:02:04 2004
Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition

Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Timing Analyzer Settings
   6. Timing Analyzer Summary
   7. Clock Setup: 'UCLK'
   8. tsu
   9. tco
  10. th
  11. Minimum tco
  12. Timing Analyzer Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



-----------------------------------------------------------------
; Flow Summary                                                  ;
-----------------------------------------------------------------
; Flow Status           ; Successful - Wed Feb 25 23:02:02 2004 ;
; Compiler Setting Name ; Cpu8Bit                               ;
; Top-level Entity Name ; Cpu8Bit                               ;
; Family                ; Cyclone                               ;
; Device                ; EP1C3T100C8                           ;
; Total logic elements  ; 935 / 2,910 ( 32 % )                  ;
; Total pins            ; 40 / 65 ( 61 % )                      ;
; Total memory bits     ; 16,384 / 59,904 ( 27 % )              ;
; Total PLLs            ; 0 / 1 ( 0 % )                         ;
-----------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 02/25/2004 23:00:58 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; Cpu8Bit             ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:21     ;
; Fitter               ; 00:00:39     ;
; Assembler            ; 00:00:01     ;
; Timing Analyzer      ; 00:00:01     ;
; Total                ; 00:01:02     ;
---------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------
; Timing Analyzer Settings                                                                                                                 ;
--------------------------------------------------------------------------------------------------------------------------------------------
; Assignment File ; Source Name ; Destination Name ; Option                                                           ; Setting            ;
--------------------------------------------------------------------------------------------------------------------------------------------
; cpu8bit.psf     ;             ;                  ; Include external delays to/from device pins in fmax calculations ; Off                ;
; cpu8bit.psf     ;             ;                  ; Run All Timing Analyses                                          ; On                 ;
; cpu8bit.psf     ;             ;                  ; Ignore user-defined clock settings                               ; Off                ;
; cpu8bit.psf     ;             ;                  ; Default hold multicycle                                          ; Same As Multicycle ;
; cpu8bit.psf     ;             ;                  ; Cut off feedback from I/O pins                                   ; On                 ;
; cpu8bit.psf     ;             ;                  ; Cut off clear and preset signal paths                            ; On                 ;
; cpu8bit.psf     ;             ;                  ; Cut off read during write signal paths                           ; On                 ;
; cpu8bit.psf     ;             ;                  ; Cut paths between unrelated clock domains                        ; On                 ;
; cpu8bit.psf     ;             ;                  ; Run Minimum Analysis                                             ; On                 ;
; cpu8bit.psf     ;             ;                  ; Use Minimum Timing Models                                        ; Off                ;
; cpu8bit.psf     ;             ;                  ; Number of paths to report                                        ; 200                ;
; cpu8bit.psf     ;             ;                  ; Number of destination nodes to report                            ; 10                 ;
; cpu8bit.psf     ;             ;                  ; Number of source nodes to report per destination node            ; 10                 ;
; cpu8bit.psf     ;             ;                  ; Maximum Strongly Connected Component loop size                   ; 50                 ;
;                 ;             ;                  ; Device name                                                      ; EP1C3T100C8        ;
; Cpu8Bit.esf     ;             ; UCLK             ; Clock Settings                                                   ; Uclk               ;
--------------------------------------------------------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Timing Analyzer Summary                                                                                                                                                                                                         ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Type                   ; Slack    ; Required Time                    ; Actual Time                      ; Source Name                                                                       ; Destination Name                  ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Clock Setup: 'UCLK'    ; 2.333 ns ; 40.00 MHz ( period = 25.000 ns ) ; 44.12 MHz ( period = 22.667 ns ) ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][5]    ;
; Worst-case tsu         ; N/A      ; None                             ; 17.673 ns                        ; nRESET                                                                            ; cpu:inst|cpu_du:I3|acc_i[0][5]    ;
; Worst-case tco         ; N/A      ; None                             ; 8.029 ns                         ; inout4reg:inst10|out_0reg[1]~reg0                                                 ; PORTA_OUT[1]                      ;
; Worst-case th          ; N/A      ; None                             ; -0.159 ns                        ; nRESET                                                                            ; inout4reg:inst10|out_0reg[1]~reg0 ;
; Worst-case minimum tco ; N/A      ; None                             ; 6.540 ns                         ; inout4reg:inst10|out_1reg[5]~reg0                                                 ; PORTB_OUT[5]                      ;
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Clock Setup: 'UCLK'                                                                                                                                                                                                                                                                                                                                        ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack                                   ; Actual fmax (period)                                       ; Source Name                                                                       ; Destination Name               ; Source Clock Name ; Destination Clock Name ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.333 ns                                ; 44.12 MHz ( period = 22.667 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.969 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.380 ns                                ; 44.21 MHz ( period = 22.620 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.957 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.460 ns                                ; 44.37 MHz ( period = 22.540 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.881 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.638 ns                                ; 44.72 MHz ( period = 22.362 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.668 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.685 ns                                ; 44.81 MHz ( period = 22.315 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.656 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.703 ns                                ; 44.85 MHz ( period = 22.297 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.599 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.713 ns                                ; 44.87 MHz ( period = 22.287 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.589 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.720 ns                                ; 44.88 MHz ( period = 22.280 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.582 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.750 ns                                ; 44.94 MHz ( period = 22.250 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.587 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.760 ns                                ; 44.96 MHz ( period = 22.240 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.577 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.765 ns                                ; 44.97 MHz ( period = 22.235 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.345 ns                 ; 21.580 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.767 ns                                ; 44.98 MHz ( period = 22.233 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.570 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.830 ns                                ; 45.11 MHz ( period = 22.170 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_c[0][5] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.511 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.840 ns                                ; 45.13 MHz ( period = 22.160 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][7] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.501 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.847 ns                                ; 45.14 MHz ( period = 22.153 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][6] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.494 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.937 ns                                ; 45.32 MHz ( period = 22.063 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.302 ns                 ; 21.365 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.984 ns                                ; 45.42 MHz ( period = 22.016 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][4] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.337 ns                 ; 21.353 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 2.987 ns                                ; 45.43 MHz ( period = 22.013 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.319 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.013 ns                                ; 45.48 MHz ( period = 21.987 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_c[0][3] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.306 ns                 ; 21.293 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; 3.034 ns                                ; 45.52 MHz ( period = 21.966 ns )                           ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0 ; cpu:inst|cpu_du:I3|acc_i[0][2] ; UCLK              ; UCLK                   ; 25.000 ns                   ; 24.341 ns                 ; 21.307 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Timing Settings (Assignments menu) ;                                                                                   ;                                ;                   ;                        ;                             ;                           ;                         ;
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; tsu                                                                                                                                                                                                                                             ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Slack                                   ; Required tsu                                               ; Actual tsu ; Source Name ; Destination Name                                                                     ; Destination Clock Name ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; N/A                                     ; None                                                       ; 17.673 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][5]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.368 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][3]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.303 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][5]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.293 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][7]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.286 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][6]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.069 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][4]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 17.019 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][2]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.993 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][3]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.930 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][7]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.924 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][6]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.882 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][8]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.708 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][4]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.657 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][2]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.497 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][8]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.464 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][1]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.135 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_i[0][0]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 16.100 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][1]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 15.777 ns  ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][0]                                                       ; UCLK                   ;
; N/A                                     ; None                                                       ; 14.192 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg8   ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.832 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.780 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.538 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.538 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.497 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.497 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.492 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.451 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.412 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg0   ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.388 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.318 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg4   ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.313 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.310 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.146 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.132 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg7    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.118 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.055 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg3   ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.033 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg5    ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.030 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg1   ; UCLK                   ;
; N/A                                     ; None                                                       ; 13.029 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg5    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.991 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.988 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.985 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg5    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.956 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.955 ns  ; nRESET      ; timer:inst2|tmr_reset                                                                ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.955 ns  ; nRESET      ; timer:inst2|tmr_enable                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.904 ns  ; nRESET      ; timer:inst2|tmr_count[2]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.904 ns  ; nRESET      ; timer:inst2|tmr_count[3]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.904 ns  ; nRESET      ; timer:inst2|tmr_count[4]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.890 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg6   ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.873 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.841 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.790 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg2    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.697 ns  ; nRESET      ; inout4reg:inst10|out_1reg[5]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.697 ns  ; nRESET      ; inout4reg:inst10|out_1reg[4]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.697 ns  ; nRESET      ; inout4reg:inst10|out_1reg[2]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.696 ns  ; nRESET      ; inout4reg:inst10|out_1reg[7]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.696 ns  ; nRESET      ; inout4reg:inst10|out_1reg[3]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.656 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg7    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.653 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.619 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg7    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.572 ns  ; nRESET      ; timer:inst2|tmr_high[4]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.532 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg5   ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.531 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg7   ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.518 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[5]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.515 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.507 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[3]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.506 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[6]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.503 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[4]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.491 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[7]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.484 ns  ; nRESET      ; timer:inst2|tmr_count[7]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.484 ns  ; nRESET      ; timer:inst2|tmr_count[6]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.397 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg2    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.394 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.379 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[1]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.372 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg2    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.369 ns  ; nRESET      ; inout4reg:inst10|out_0reg[1]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[7]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[6]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[5]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[4]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[3]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[2]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.354 ns  ; nRESET      ; inout4reg:inst10|out_0reg[0]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.353 ns  ; nRESET      ; interrupt:inst3|int_clr_c[7]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.353 ns  ; nRESET      ; interrupt:inst3|int_clr_c[0]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.353 ns  ; nRESET      ; interrupt:inst3|int_clr_c[1]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.350 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg2   ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.344 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[3]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.344 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[5]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.344 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[6]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.344 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[4]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.324 ns  ; nRESET      ; interrupt:inst3|int_clr_c[3]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.312 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.299 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.276 ns  ; nRESET      ; inout4reg:inst10|out_1reg[1]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.276 ns  ; nRESET      ; inout4reg:inst10|out_1reg[0]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.235 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9    ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.169 ns  ; nRESET      ; timer:inst2|tmr_count[0]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.169 ns  ; nRESET      ; timer:inst2|tmr_count[1]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.169 ns  ; nRESET      ; timer:inst2|tmr_count[5]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.129 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.100 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][7]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.075 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[2]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.020 ns  ; nRESET      ; interrupt:inst3|int_clr_c[6]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 12.008 ns  ; nRESET      ; interrupt:inst3|int_clr_c[2]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.970 ns  ; nRESET      ; interrupt:inst3|int_mask_c[7]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.970 ns  ; nRESET      ; interrupt:inst3|int_mask_c[6]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.970 ns  ; nRESET      ; interrupt:inst3|int_mask_c[0]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.970 ns  ; nRESET      ; interrupt:inst3|int_mask_c[1]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.970 ns  ; nRESET      ; interrupt:inst3|int_mask_c[2]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.960 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[0]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[7]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[3]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[2]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[4]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[6]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.951 ns  ; nRESET      ; tx_uart:inst1|tx_clk_div[5]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.930 ns  ; nRESET      ; interrupt:inst3|int_clr_c[4]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.923 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.910 ns  ; nRESET      ; timer:inst2|tmr_high[2]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.878 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][9]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.853 ns  ; nRESET      ; interrupt:inst3|int_mask_c[4]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.853 ns  ; nRESET      ; interrupt:inst3|int_mask_c[5]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.853 ns  ; nRESET      ; interrupt:inst3|int_mask_c[3]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.852 ns  ; nRESET      ; inout4reg:inst10|out_1reg[6]~reg0                                                    ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.763 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|pc[8]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.757 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.757 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][2]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.753 ns  ; nRESET      ; timer:inst2|tmr_high[3]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.734 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.734 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.691 ns  ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg9   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.636 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.634 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.632 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.620 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][2]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.591 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.590 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.590 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.590 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.579 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[3]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.558 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.558 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.553 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[0]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.553 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[1]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.553 ns  ; nRESET      ; tx_uart:inst1|tx_uart_fifo[7]                                                        ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.545 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.508 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.485 ns  ; nRESET      ; interrupt:inst3|int_clr_c[5]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.466 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[6]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.444 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|pc[1]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.417 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.417 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.417 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.407 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|pc[0]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.380 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.372 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.371 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.352 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.343 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][2]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.334 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.328 ns  ; nRESET      ; timer:inst2|tmr_high[5]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.321 ns  ; nRESET      ; timer:inst2|tmr_high[0]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.319 ns  ; nRESET      ; timer:inst2|tmr_high[1]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.315 ns  ; nRESET      ; timer:inst2|tmr_high[7]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.306 ns  ; nRESET      ; timer:inst2|tmr_high[6]                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.272 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][2]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.240 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|pc[4]                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.227 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[4]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.210 ns  ; nRESET      ; lpm_ram_dq0:inst7|altsyncram:altsyncram_component|ram_block[0][7]~porta_address_reg7 ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.198 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.195 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[7]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.195 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.194 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.192 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.173 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[1]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.170 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.169 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.156 ns  ; nRESET      ; inout4reg:inst10|reg_data_out_c[0]                                                   ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.155 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.145 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[1]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.126 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][7]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.126 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][7]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.111 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.110 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.107 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][0]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.106 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][3]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.094 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.093 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][8]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.092 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][4]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.089 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[0]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.083 ns  ; nRESET      ; timer:inst2|lpm_counter:tmr_low_rtl_10|alt_counter_stratix:wysi_counter|safe_q[2]    ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.076 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][1]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.074 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.073 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.072 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.072 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.068 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][5]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.059 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][6]                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; 11.056 ns  ; nRESET      ; cpu:inst|cpu_iu:I1|pc[3]                                                             ; UCLK                   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Timing Settings (Assignments menu) ;            ;             ;                                                                                      ;                        ;
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------
; tco                                                                                                          ;
----------------------------------------------------------------------------------------------------------------
; Slack ; Required tco ; Actual tco ; Source Name                       ; Destination Name ; Source Clock Name ;
----------------------------------------------------------------------------------------------------------------
; N/A   ; None         ; 8.029 ns   ; inout4reg:inst10|out_0reg[1]~reg0 ; PORTA_OUT[1]     ; UCLK              ;
; N/A   ; None         ; 7.295 ns   ; inout4reg:inst10|out_0reg[4]~reg0 ; PORTA_OUT[4]     ; UCLK              ;
; N/A   ; None         ; 7.295 ns   ; inout4reg:inst10|out_0reg[5]~reg0 ; PORTA_OUT[5]     ; UCLK              ;
; N/A   ; None         ; 7.162 ns   ; inout4reg:inst10|out_0reg[3]~reg0 ; PORTA_OUT[3]     ; UCLK              ;
; N/A   ; None         ; 6.975 ns   ; inout4reg:inst10|out_1reg[4]~reg0 ; PORTB_OUT[4]     ; UCLK              ;
; N/A   ; None         ; 6.929 ns   ; inout4reg:inst10|out_1reg[6]~reg0 ; PORTB_OUT[6]     ; UCLK              ;
; N/A   ; None         ; 6.920 ns   ; inout4reg:inst10|out_1reg[1]~reg0 ; PORTB_OUT[1]     ; UCLK              ;
; N/A   ; None         ; 6.919 ns   ; inout4reg:inst10|out_1reg[0]~reg0 ; PORTB_OUT[0]     ; UCLK              ;
; N/A   ; None         ; 6.910 ns   ; inout4reg:inst10|out_0reg[2]~reg0 ; PORTA_OUT[2]     ; UCLK              ;
; N/A   ; None         ; 6.861 ns   ; inout4reg:inst10|out_0reg[6]~reg0 ; PORTA_OUT[6]     ; UCLK              ;
; N/A   ; None         ; 6.827 ns   ; inout4reg:inst10|out_1reg[2]~reg0 ; PORTB_OUT[2]     ; UCLK              ;
; N/A   ; None         ; 6.553 ns   ; inout4reg:inst10|out_0reg[7]~reg0 ; PORTA_OUT[7]     ; UCLK              ;
; N/A   ; None         ; 6.550 ns   ; tx_uart:inst1|tx_uart~reg0        ; TXD              ; UCLK              ;
; N/A   ; None         ; 6.543 ns   ; inout4reg:inst10|out_1reg[7]~reg0 ; PORTB_OUT[7]     ; UCLK              ;
; N/A   ; None         ; 6.542 ns   ; inout4reg:inst10|out_0reg[0]~reg0 ; PORTA_OUT[0]     ; UCLK              ;
; N/A   ; None         ; 6.540 ns   ; inout4reg:inst10|out_1reg[3]~reg0 ; PORTB_OUT[3]     ; UCLK              ;
; N/A   ; None         ; 6.540 ns   ; inout4reg:inst10|out_1reg[5]~reg0 ; PORTB_OUT[5]     ; UCLK              ;
----------------------------------------------------------------------------------------------------------------


----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; th                                                                                                                                                                                                                                               ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; Minimum Slack                           ; Required th                                                ; Actual th ; Source Name ; Destination Name                                                                       ; Destination Clock Name ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
; N/A                                     ; None                                                       ; -0.159 ns ; nRESET      ; inout4reg:inst10|out_0reg[1]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.283 ns ; IN_INT[2]   ; interrupt:inst3|int_masked[2]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.283 ns ; IN_INT[1]   ; interrupt:inst3|int_masked[1]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.285 ns ; nRESET      ; inout4reg:inst10|out_0reg[7]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.287 ns ; nRESET      ; inout4reg:inst10|out_0reg[5]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.290 ns ; nRESET      ; inout4reg:inst10|out_0reg[3]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.299 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[3]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.320 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[4]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.325 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[0]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.327 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[6]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.329 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[1]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.335 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[3]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.382 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[8]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.410 ns ; IN_INT[3]   ; interrupt:inst3|int_masked[3]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.552 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[9]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.567 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[7]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.587 ns ; nRESET      ; cpu:inst|cpu_cu:I2|int_stop_c                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.588 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[2]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.632 ns ; nRESET      ; cpu:inst|cpu_iu:I1|pc[5]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.633 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[4]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.721 ns ; nRESET      ; inout4reg:inst10|out_0reg[4]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.722 ns ; nRESET      ; inout4reg:inst10|out_0reg[0]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.723 ns ; nRESET      ; inout4reg:inst10|out_0reg[6]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.724 ns ; nRESET      ; inout4reg:inst10|out_0reg[2]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.773 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[8]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.822 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[1]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.973 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[6]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -0.976 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[2]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.017 ns ; RXD         ; rx_uart:inst8|rx_8z_count[0]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.096 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[5]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.138 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[7]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.161 ns ; RXD         ; rx_uart:inst8|rx_uart_reg[0]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.240 ns ; nRESET      ; tx_uart:inst1|tx_uart_busy                                                             ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.261 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.261 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.261 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.380 ns ; RXD         ; rx_uart:inst8|rx_s[0]                                                                  ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.396 ns ; nRESET      ; rx_uart:inst8|rx_uart_full_c                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.467 ns ; nRESET      ; timer:inst2|tmr_count[0]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.467 ns ; nRESET      ; timer:inst2|tmr_count[1]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.467 ns ; nRESET      ; timer:inst2|tmr_count[5]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.524 ns ; nRESET      ; timer:inst2|tmr_count[7]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.544 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[3]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.552 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[5]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.565 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.565 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.565 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.565 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.572 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[1]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.577 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.577 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.636 ns ; IN_INT[0]   ; interrupt:inst3|int_masked[0]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.661 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg9     ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.681 ns ; nRESET      ; interrupt:inst3|int_clr_c[3]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.682 ns ; nRESET      ; inout4reg:inst10|out_1reg[5]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.756 ns ; PORTA_IN[7] ; inout4reg:inst10|reg_data_out_c[7]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.761 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[2]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.782 ns ; nRESET      ; timer:inst2|tmr_count[6]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.816 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[3]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.818 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[5]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.819 ns ; nRESET      ; inout4reg:inst10|out_1reg[2]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.820 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[5]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.820 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[6]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.820 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[3]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.820 ns ; nRESET      ; inout4reg:inst10|out_1reg[3]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.828 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg1     ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.842 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[7]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.845 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg3      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.854 ns ; nRESET      ; inout4reg:inst10|out_1reg[4]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.866 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg4      ; UCLK                   ;
; N/A                                     ; None                                                       ; -1.920 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg8      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.000 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[7]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.001 ns ; nRESET      ; inout4reg:inst10|out_1reg[7]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.011 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[6]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.029 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.029 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.029 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.029 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.029 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][9]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.034 ns ; nRESET      ; cpu:inst|cpu_cu:I2|S_c~9                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.045 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[1]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.050 ns ; nRESET      ; timer:inst2|tmr_reset                                                                  ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.065 ns ; PORTB_IN[4] ; inout4reg:inst10|reg_data_out_c[4]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.073 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.073 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.073 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.073 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.073 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.079 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.079 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.079 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.079 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][7]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.099 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[4]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.114 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.114 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.114 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.114 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.114 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][6]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.135 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.138 ns ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][2]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.153 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.153 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.153 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.153 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.153 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.156 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[0]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.156 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[7]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.159 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.161 ns ; nRESET      ; cpu:inst|cpu_wd:I5|daddr_c[8]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.170 ns ; nRESET      ; interrupt:inst3|int_mask_c[7]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.171 ns ; PORTA_IN[4] ; inout4reg:inst10|reg_data_out_c[4]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.171 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg5     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.176 ns ; nRESET      ; inout4reg:inst10|out_1reg[1]~reg0                                                      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.185 ns ; nRESET      ; interrupt:inst3|int_clr_c[1]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.188 ns ; nRESET      ; interrupt:inst3|int_mask_c[1]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.194 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][8]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.194 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][8]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.196 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][3]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.196 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.196 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.196 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.196 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.202 ns ; nRESET      ; timer:inst2|tmr_count[2]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.202 ns ; nRESET      ; timer:inst2|tmr_count[3]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.202 ns ; nRESET      ; timer:inst2|tmr_count[4]                                                               ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.205 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.212 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.212 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.212 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][5]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; tx_uart:inst1|tx_uart_fifo[4]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[0][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][3]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.215 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][0]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][8]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][4]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][4]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][4]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][4]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.226 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[7][4]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.235 ns ; nRESET      ; cpu:inst|cpu_wd:I5|daddr_c[0]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.243 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg0     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.247 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg3     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.256 ns ; nRESET      ; cpu:inst|cpu_oa:I4|ireg_i[3]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.269 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg9      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.275 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg6     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.282 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg0      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.282 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg9      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.294 ns ; PORTA_IN[5] ; inout4reg:inst10|reg_data_out_c[5]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.295 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg1      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.296 ns ; PORTB_IN[5] ; inout4reg:inst10|reg_data_out_c[5]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.299 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[4]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.303 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg4      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.304 ns ; nRESET      ; interrupt:inst3|int_clr_c[5]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.306 ns ; nRESET      ; timer:inst2|tmr_high[7]                                                                ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.306 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg4      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.310 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg3      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.311 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][13]~porta_address_reg4     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.312 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg8      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.317 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[6]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.318 ns ; nRESET      ; interrupt:inst3|int_mask_c[5]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.321 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[2]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.323 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg0      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.328 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg0      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.336 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg1      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.336 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg1      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.338 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg3      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.341 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg6      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.349 ns ; nRESET      ; cpu:inst|cpu_oa:I4|ireg_i[7]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.352 ns ; nRESET      ; cpu:inst|cpu_oa:I4|ireg_i[6]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.359 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[1]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.359 ns ; nRESET      ; cpu:inst|cpu_oa:I4|ireg_i[1]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.363 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_i[0]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.364 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg8      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.370 ns ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][3]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.373 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][4]~porta_address_reg6      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.376 ns ; nRESET      ; lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][1]~porta_address_reg6      ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.381 ns ; nRESET      ; tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[3] ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.381 ns ; nRESET      ; tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[2] ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.381 ns ; nRESET      ; tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[1] ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.381 ns ; nRESET      ; tx_uart:inst1|lpm_counter:tx_16_count_rtl_8|alt_counter_stratix:wysi_counter|safe_q[0] ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.388 ns ; PORTA_IN[2] ; inout4reg:inst10|reg_data_out_c[2]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.395 ns ; nRESET      ; cpu:inst|cpu_oa:I4|iinc_c[4]                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.411 ns ; nRESET      ; cpu:inst|cpu_wd:I5|daddr_c[6]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.425 ns ; nRESET      ; lpm_ram_dq0:inst7|altsyncram:altsyncram_component|ram_block[0][7]~porta_datain_reg3    ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.442 ns ; nRESET      ; tx_uart:inst1|tx_clk_div[0]                                                            ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.460 ns ; nRESET      ; cpu:inst|cpu_du:I3|acc_c[0][8]                                                         ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.480 ns ; nRESET      ; cpu:inst|cpu_oa:I4|ireg_we_c                                                           ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.487 ns ; PORTA_IN[0] ; inout4reg:inst10|reg_data_out_c[0]                                                     ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.497 ns ; nRESET      ; cpu:inst|cpu_wd:I5|ndwe_c                                                              ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.499 ns ; nRESET      ; timer:inst2|tmr_high[5]                                                                ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.503 ns ; nRESET      ; cpu:inst|cpu_wd:I5|daddr_c[7]                                                          ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.503 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[1][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.503 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][2]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.506 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[2][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.506 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[3][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.506 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[4][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.506 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[5][1]                                                 ; UCLK                   ;
; N/A                                     ; None                                                       ; -2.506 ns ; nRESET      ; cpu:inst|cpu_iu:I1|stack_addrs_c[6][1]                                                 ; UCLK                   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Timing Settings (Assignments menu) ;           ;             ;                                                                                        ;                        ;
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------------------------
; Minimum tco                                                                                                                  ;
--------------------------------------------------------------------------------------------------------------------------------
; Minimum Slack ; Required Min tco ; Actual Min tco ; Source Name                       ; Destination Name ; Source Clock Name ;
--------------------------------------------------------------------------------------------------------------------------------
; N/A           ; None             ; 6.540 ns       ; inout4reg:inst10|out_1reg[5]~reg0 ; PORTB_OUT[5]     ; UCLK              ;
; N/A           ; None             ; 6.540 ns       ; inout4reg:inst10|out_1reg[3]~reg0 ; PORTB_OUT[3]     ; UCLK              ;
; N/A           ; None             ; 6.542 ns       ; inout4reg:inst10|out_0reg[0]~reg0 ; PORTA_OUT[0]     ; UCLK              ;
; N/A           ; None             ; 6.543 ns       ; inout4reg:inst10|out_1reg[7]~reg0 ; PORTB_OUT[7]     ; UCLK              ;
; N/A           ; None             ; 6.550 ns       ; tx_uart:inst1|tx_uart~reg0        ; TXD              ; UCLK              ;
; N/A           ; None             ; 6.553 ns       ; inout4reg:inst10|out_0reg[7]~reg0 ; PORTA_OUT[7]     ; UCLK              ;
; N/A           ; None             ; 6.827 ns       ; inout4reg:inst10|out_1reg[2]~reg0 ; PORTB_OUT[2]     ; UCLK              ;
; N/A           ; None             ; 6.861 ns       ; inout4reg:inst10|out_0reg[6]~reg0 ; PORTA_OUT[6]     ; UCLK              ;
; N/A           ; None             ; 6.910 ns       ; inout4reg:inst10|out_0reg[2]~reg0 ; PORTA_OUT[2]     ; UCLK              ;
; N/A           ; None             ; 6.919 ns       ; inout4reg:inst10|out_1reg[0]~reg0 ; PORTB_OUT[0]     ; UCLK              ;
; N/A           ; None             ; 6.920 ns       ; inout4reg:inst10|out_1reg[1]~reg0 ; PORTB_OUT[1]     ; UCLK              ;
; N/A           ; None             ; 6.929 ns       ; inout4reg:inst10|out_1reg[6]~reg0 ; PORTB_OUT[6]     ; UCLK              ;
; N/A           ; None             ; 6.975 ns       ; inout4reg:inst10|out_1reg[4]~reg0 ; PORTB_OUT[4]     ; UCLK              ;
; N/A           ; None             ; 7.162 ns       ; inout4reg:inst10|out_0reg[3]~reg0 ; PORTA_OUT[3]     ; UCLK              ;
; N/A           ; None             ; 7.295 ns       ; inout4reg:inst10|out_0reg[5]~reg0 ; PORTA_OUT[5]     ; UCLK              ;
; N/A           ; None             ; 7.295 ns       ; inout4reg:inst10|out_0reg[4]~reg0 ; PORTA_OUT[4]     ; UCLK              ;
; N/A           ; None             ; 8.029 ns       ; inout4reg:inst10|out_0reg[1]~reg0 ; PORTA_OUT[1]     ; UCLK              ;
--------------------------------------------------------------------------------------------------------------------------------


-----------------------------
; Timing Analyzer Messages  ;
-----------------------------
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
  Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition
  Info: Processing started: Wed Feb 25 23:02:03 2004
Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off cpu8bit -c Cpu8Bit --timing_analysis_only
Info: Slack time is 2.333 ns for clock UCLK between source memory lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9 and destination register cpu:inst|cpu_du:I3|acc_i[0][5]
  Info: Fmax is 44.12 MHz (period = 22.667 ns)
  Info: + Largest memory to register requirement is 24.302 ns
    Info: + Setup relationship between source and destination is 25.000 ns
      Info: + Latch edge is 25.000 ns
        Info: Clock period of Destination clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Destination register is 1
      Info: - Launch edge is 0.000 ns
        Info: Clock period of Source clock UCLK is 25.000 ns with  offset of 0.000 ns and duty cycle of 50
        Info: Multicycle Setup factor for Source register is 1
    Info: + Largest clock skew is -0.011 ns
      Info: + Shortest clock path from clock UCLK to destination register is 2.760 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
        Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst|cpu_du:I3|acc_i[0][5]'
        Info: Total cell delay = 2.180 ns
        Info: Total interconnect delay = 0.580 ns
      Info: - Longest clock path from clock UCLK to source memory is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
        Info: 2: + IC(0.580 ns) + CELL(0.722 ns) = 2.771 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9'
        Info: Total cell delay = 2.191 ns
        Info: Total interconnect delay = 0.580 ns
    Info: - Micro clock to output delay of source is 0.650 ns
    Info: - Micro setup delay of destination is 0.037 ns
  Info: - Longest memory to register delay is 21.969 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|ram_block[0][0]~porta_address_reg9'
    Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X13_Y6; MEM Node = 'lpm_rom0:inst6|altsyncram:altsyncram_component|q_a[2]'
    Info: 3: + IC(1.238 ns) + CELL(0.442 ns) = 5.988 ns; Loc. = LC_X15_Y5_N7; COMB Node = 'cpu:inst|cpu_cu:I2|TC_x[1]~42'
    Info: 4: + IC(0.433 ns) + CELL(0.590 ns) = 7.011 ns; Loc. = LC_X15_Y5_N4; COMB Node = 'cpu:inst|cpu_cu:I2|TC_x[0]~119'
    Info: 5: + IC(0.688 ns) + CELL(0.442 ns) = 8.141 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst|cpu_cu:I2|C_store_x~24'
    Info: 6: + IC(1.176 ns) + CELL(0.292 ns) = 9.609 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst|cpu_oa:I4|i~20'
    Info: 7: + IC(0.465 ns) + CELL(0.292 ns) = 10.366 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst|cpu_oa:I4|ndre_x~1'
    Info: 8: + IC(0.760 ns) + CELL(0.292 ns) = 11.418 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst|cpu_wd:I5|i~18'
    Info: 9: + IC(0.763 ns) + CELL(0.292 ns) = 12.473 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10|i~113'
    Info: 10: + IC(1.313 ns) + CELL(0.114 ns) = 13.900 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~102'
    Info: 11: + IC(0.441 ns) + CELL(0.292 ns) = 14.633 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~105'
    Info: 12: + IC(0.700 ns) + CELL(0.114 ns) = 15.447 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5|Mux_16_rtl_245~1'
    Info: 13: + IC(0.182 ns) + CELL(0.114 ns) = 15.743 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~517'
    Info: 14: + IC(1.246 ns) + CELL(0.423 ns) = 17.412 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst|cpu_du:I3|add_129~1COUT0'
    Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 17.490 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst|cpu_du:I3|add_129~2COUT0'
    Info: 16: + IC(0.000 ns) + CELL(0.078 ns) = 17.568 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst|cpu_du:I3|add_129~3COUT0'
    Info: 17: + IC(0.000 ns) + CELL(0.178 ns) = 17.746 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst|cpu_du:I3|add_129~4COUT'
    Info: 18: + IC(0.000 ns) + CELL(0.621 ns) = 18.367 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst|cpu_du:I3|add_129~5'
    Info: 19: + IC(1.167 ns) + CELL(0.292 ns) = 19.826 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0'
    Info: 20: + IC(0.340 ns) + CELL(0.114 ns) = 20.280 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1'
    Info: 21: + IC(0.418 ns) + CELL(0.114 ns) = 20.812 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'
    Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 21.108 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'
    Info: 23: + IC(0.182 ns) + CELL(0.114 ns) = 21.404 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst|cpu_du:I3|acc[0][5]~88'
    Info: 24: + IC(0.450 ns) + CELL(0.115 ns) = 21.969 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst|cpu_du:I3|acc_i[0][5]'
    Info: Total cell delay = 9.825 ns
    Info: Total interconnect delay = 12.144 ns
Info: tsu for register cpu:inst|cpu_du:I3|acc_i[0][5] (data pin = nRESET, clock pin = UCLK) is 17.673 ns
  Info: + Longest pin to register delay is 20.396 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'
    Info: 2: + IC(1.194 ns) + CELL(0.590 ns) = 3.253 ns; Loc. = LC_X17_Y9_N3; COMB Node = 'cpu:inst|cpu_du:I3|i~220'
    Info: 3: + IC(0.700 ns) + CELL(0.590 ns) = 4.543 ns; Loc. = LC_X16_Y9_N3; COMB Node = 'cpu:inst|cpu_du:I3|i~85'
    Info: 4: + IC(1.733 ns) + CELL(0.292 ns) = 6.568 ns; Loc. = LC_X16_Y5_N1; COMB Node = 'cpu:inst|cpu_cu:I2|C_store_x~24'
    Info: 5: + IC(1.176 ns) + CELL(0.292 ns) = 8.036 ns; Loc. = LC_X18_Y5_N9; COMB Node = 'cpu:inst|cpu_oa:I4|i~20'
    Info: 6: + IC(0.465 ns) + CELL(0.292 ns) = 8.793 ns; Loc. = LC_X18_Y5_N2; COMB Node = 'cpu:inst|cpu_oa:I4|ndre_x~1'
    Info: 7: + IC(0.760 ns) + CELL(0.292 ns) = 9.845 ns; Loc. = LC_X17_Y5_N5; COMB Node = 'cpu:inst|cpu_wd:I5|i~18'
    Info: 8: + IC(0.763 ns) + CELL(0.292 ns) = 10.900 ns; Loc. = LC_X18_Y5_N7; COMB Node = 'inout4reg:inst10|i~113'
    Info: 9: + IC(1.313 ns) + CELL(0.114 ns) = 12.327 ns; Loc. = LC_X18_Y7_N2; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~102'
    Info: 10: + IC(0.441 ns) + CELL(0.292 ns) = 13.060 ns; Loc. = LC_X18_Y7_N1; COMB Node = 'inout4reg:inst10|reg_data_out_x[1]~105'
    Info: 11: + IC(0.700 ns) + CELL(0.114 ns) = 13.874 ns; Loc. = LC_X19_Y7_N1; COMB Node = 'ctrl8cpu:inst5|Mux_16_rtl_245~1'
    Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 14.170 ns; Loc. = LC_X19_Y7_N2; COMB Node = 'cpu:inst|cpu_du:I3|data_x[1]~517'
    Info: 13: + IC(1.246 ns) + CELL(0.423 ns) = 15.839 ns; Loc. = LC_X18_Y6_N1; COMB Node = 'cpu:inst|cpu_du:I3|add_129~1COUT0'
    Info: 14: + IC(0.000 ns) + CELL(0.078 ns) = 15.917 ns; Loc. = LC_X18_Y6_N2; COMB Node = 'cpu:inst|cpu_du:I3|add_129~2COUT0'
    Info: 15: + IC(0.000 ns) + CELL(0.078 ns) = 15.995 ns; Loc. = LC_X18_Y6_N3; COMB Node = 'cpu:inst|cpu_du:I3|add_129~3COUT0'
    Info: 16: + IC(0.000 ns) + CELL(0.178 ns) = 16.173 ns; Loc. = LC_X18_Y6_N4; COMB Node = 'cpu:inst|cpu_du:I3|add_129~4COUT'
    Info: 17: + IC(0.000 ns) + CELL(0.621 ns) = 16.794 ns; Loc. = LC_X18_Y6_N5; COMB Node = 'cpu:inst|cpu_du:I3|add_129~5'
    Info: 18: + IC(1.167 ns) + CELL(0.292 ns) = 18.253 ns; Loc. = LC_X16_Y6_N4; COMB Node = 'cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~0'
    Info: 19: + IC(0.340 ns) + CELL(0.114 ns) = 18.707 ns; Loc. = LC_X16_Y6_N5; COMB Node = 'cpu:inst|cpu_du:I3|Mux_173_rtl_55_rtl_522~1'
    Info: 20: + IC(0.418 ns) + CELL(0.114 ns) = 19.239 ns; Loc. = LC_X16_Y6_N0; COMB Node = 'rtl~15234'
    Info: 21: + IC(0.182 ns) + CELL(0.114 ns) = 19.535 ns; Loc. = LC_X16_Y6_N1; COMB Node = 'rtl~2408'
    Info: 22: + IC(0.182 ns) + CELL(0.114 ns) = 19.831 ns; Loc. = LC_X16_Y6_N2; COMB Node = 'cpu:inst|cpu_du:I3|acc[0][5]~88'
    Info: 23: + IC(0.450 ns) + CELL(0.115 ns) = 20.396 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst|cpu_du:I3|acc_i[0][5]'
    Info: Total cell delay = 6.984 ns
    Info: Total interconnect delay = 13.412 ns
  Info: + Micro setup delay of destination is 0.037 ns
  Info: - Shortest clock path from clock UCLK to destination register is 2.760 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
    Info: 2: + IC(0.580 ns) + CELL(0.711 ns) = 2.760 ns; Loc. = LC_X16_Y6_N6; REG Node = 'cpu:inst|cpu_du:I3|acc_i[0][5]'
    Info: Total cell delay = 2.180 ns
    Info: Total interconnect delay = 0.580 ns
Info: tco from clock UCLK to destination pin PORTA_OUT[1] through register inout4reg:inst10|out_0reg[1]~reg0 is 8.029 ns
  Info: + Longest clock path from clock UCLK to source register is 2.764 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
    Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10|out_0reg[1]~reg0'
    Info: Total cell delay = 2.180 ns
    Info: Total interconnect delay = 0.584 ns
  Info: + Micro clock to output delay of source is 0.224 ns
  Info: + Longest register to pin delay is 5.041 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10|out_0reg[1]~reg0'
    Info: 2: + IC(2.933 ns) + CELL(2.108 ns) = 5.041 ns; Loc. = Pin_90; PIN Node = 'PORTA_OUT[1]'
    Info: Total cell delay = 2.108 ns
    Info: Total interconnect delay = 2.933 ns
Info: th for register inout4reg:inst10|out_0reg[1]~reg0 (data pin = nRESET, clock pin = UCLK) is -0.159 ns
  Info: + Longest clock path from clock UCLK to destination register is 2.764 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
    Info: 2: + IC(0.584 ns) + CELL(0.711 ns) = 2.764 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10|out_0reg[1]~reg0'
    Info: Total cell delay = 2.180 ns
    Info: Total interconnect delay = 0.584 ns
  Info: + Micro hold delay of destination is 0.015 ns
  Info: - Shortest pin to register delay is 2.938 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_66; PIN Node = 'nRESET'
    Info: 2: + IC(1.160 ns) + CELL(0.309 ns) = 2.938 ns; Loc. = LC_X20_Y9_N0; REG Node = 'inout4reg:inst10|out_0reg[1]~reg0'
    Info: Total cell delay = 1.778 ns
    Info: Total interconnect delay = 1.160 ns
Info: Minimum tco from clock UCLK to destination pin PORTB_OUT[5] through register inout4reg:inst10|out_1reg[5]~reg0 is 6.540 ns
  Info: + Shortest clock path from clock UCLK to source register is 2.762 ns
    Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Pin_10; CLK Node = 'UCLK'
    Info: 2: + IC(0.582 ns) + CELL(0.711 ns) = 2.762 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10|out_1reg[5]~reg0'
    Info: Total cell delay = 2.180 ns
    Info: Total interconnect delay = 0.582 ns
  Info: + Micro clock to output delay of source is 0.224 ns
  Info: + Shortest register to pin delay is 3.554 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y10_N5; REG Node = 'inout4reg:inst10|out_1reg[5]~reg0'
    Info: 2: + IC(1.430 ns) + CELL(2.124 ns) = 3.554 ns; Loc. = Pin_72; PIN Node = 'PORTB_OUT[5]'
    Info: Total cell delay = 2.124 ns
    Info: Total interconnect delay = 1.430 ns
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings
  Info: Processing ended: Wed Feb 25 23:02:04 2004
  Info: Elapsed time: 00:00:00
Info: Writing report file Cpu8Bit.tan.rpt


