===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 3.0023 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3944 ( 10.4%)    0.3944 ( 13.1%)  FIR Parser
    1.5441 ( 40.8%)    1.2815 ( 42.7%)  'firrtl.circuit' Pipeline
    0.9242 ( 24.4%)    0.9242 ( 30.8%)    LowerFIRRTLTypes
    0.5754 ( 15.2%)    0.3128 ( 10.4%)    'firrtl.module' Pipeline
    0.1199 (  3.2%)    0.0657 (  2.2%)      CSE
    0.0028 (  0.1%)    0.0016 (  0.1%)        (A) DominanceInfo
    0.4137 ( 10.9%)    0.2240 (  7.5%)      SimpleCanonicalizer
    0.0417 (  1.1%)    0.0230 (  0.8%)      CheckWidths
    0.2122 (  5.6%)    0.2122 (  7.1%)  LowerFIRRTLToHW
    0.0668 (  1.8%)    0.0668 (  2.2%)  HWMemSimImpl
    1.0016 ( 26.5%)    0.5094 ( 17.0%)  'hw.module' Pipeline
    0.0659 (  1.7%)    0.0388 (  1.3%)    HWCleanup
    0.1970 (  5.2%)    0.1038 (  3.5%)    CSE
    0.0067 (  0.2%)    0.0042 (  0.1%)      (A) DominanceInfo
    0.7386 ( 19.5%)    0.3718 ( 12.4%)    SimpleCanonicalizer
    0.0931 (  2.5%)    0.0931 (  3.1%)  HWLegalizeNames
    0.0590 (  1.6%)    0.0345 (  1.2%)  'hw.module' Pipeline
    0.0590 (  1.6%)    0.0345 (  1.2%)    PrettifyVerilog
    0.2372 (  6.3%)    0.2372 (  7.9%)  Output
    0.0012 (  0.0%)    0.0012 (  0.0%)  Rest
    3.7816 (100.0%)    3.0023 (100.0%)  Total

{
  totalTime: 3.016,
  maxMemory: 128012288
}
