\hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type}{}\section{N\+V\+M\+C\+T\+R\+L\+\_\+\+C\+T\+R\+L\+B\+\_\+\+Type Union Reference}
\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type}\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}


{\ttfamily \#include $<$nvmctrl.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}{\_\_pad0\_\_}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae44f50b4b530927bd49372b49e2d7a6c}{RWS}}:4\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}{\_\_pad1\_\_}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a51d9ea37b255b1e2d960c22dfc012f6e}{MANW}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a40131bb8314257159c8df97f360d0e41}{SLEEPPRM}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}{\_\_pad2\_\_}}:6\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a1a2d80ba7d3019b15cf3229f59de1b47}{READMODE}}:2\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a18c82c88ecc019ce9cb5178342c17666}{CACHEDIS}}:1\\
\>uint32\_t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}{\_\_pad3\_\_}}:13\\
\} \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a72c0d9a8d58dbed7899aacb2ebd7b1b4}{bit}}\\

\end{tabbing}\item 
uint32\+\_\+t \mbox{\hyperlink{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}{reg}}
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a3e57c2ef1c3ffb36722f000cc1156824}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad0\_\_@{\_\_pad0\_\_}}
\index{\_\_pad0\_\_@{\_\_pad0\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad0\_\_}{\_\_pad0\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad0\+\_\+\+\_\+}

bit\+: 0 Reserved \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6712ba6dd1d5b43d2d56ff8ac4e275a7}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad1\_\_@{\_\_pad1\_\_}}
\index{\_\_pad1\_\_@{\_\_pad1\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad1\_\_}{\_\_pad1\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad1\+\_\+\+\_\+}

bit\+: 5.. 6 Reserved \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a9ce12a63de64ef64ae2d59d128251cae}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad2\_\_@{\_\_pad2\_\_}}
\index{\_\_pad2\_\_@{\_\_pad2\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad2\_\_}{\_\_pad2\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad2\+\_\+\+\_\+}

bit\+: 10..15 Reserved \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a4854608c0e776f0704a4d9a4b98ea57d}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!\_\_pad3\_\_@{\_\_pad3\_\_}}
\index{\_\_pad3\_\_@{\_\_pad3\_\_}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{\_\_pad3\_\_}{\_\_pad3\_\_}}
{\footnotesize\ttfamily uint32\+\_\+t \+\_\+\+\_\+pad3\+\_\+\+\_\+}

bit\+: 19..31 Reserved \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a72c0d9a8d58dbed7899aacb2ebd7b1b4}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a72c0d9a8d58dbed7899aacb2ebd7b1b4}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!bit@{bit}}
\index{bit@{bit}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{bit}{bit}}
{\footnotesize\ttfamily struct \{ ... \}   bit}

Structure used for bit access \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a18c82c88ecc019ce9cb5178342c17666}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a18c82c88ecc019ce9cb5178342c17666}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!CACHEDIS@{CACHEDIS}}
\index{CACHEDIS@{CACHEDIS}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{CACHEDIS}{CACHEDIS}}
{\footnotesize\ttfamily uint32\+\_\+t C\+A\+C\+H\+E\+D\+IS}

bit\+: 18 Cache Disable \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a51d9ea37b255b1e2d960c22dfc012f6e}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a51d9ea37b255b1e2d960c22dfc012f6e}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!MANW@{MANW}}
\index{MANW@{MANW}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{MANW}{MANW}}
{\footnotesize\ttfamily uint32\+\_\+t M\+A\+NW}

bit\+: 7 Manual Write \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a1a2d80ba7d3019b15cf3229f59de1b47}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a1a2d80ba7d3019b15cf3229f59de1b47}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!READMODE@{READMODE}}
\index{READMODE@{READMODE}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{READMODE}{READMODE}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+A\+D\+M\+O\+DE}

bit\+: 16..17 N\+V\+M\+C\+T\+RL Read Mode \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a6b91636401516a477989a336376d7b40}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!reg@{reg}}
\index{reg@{reg}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{reg}{reg}}
{\footnotesize\ttfamily uint32\+\_\+t reg}

Type used for register access \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae44f50b4b530927bd49372b49e2d7a6c}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_ae44f50b4b530927bd49372b49e2d7a6c}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!RWS@{RWS}}
\index{RWS@{RWS}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{RWS}{RWS}}
{\footnotesize\ttfamily uint32\+\_\+t R\+WS}

bit\+: 1.. 4 N\+VM Read Wait States \mbox{\Hypertarget{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a40131bb8314257159c8df97f360d0e41}\label{union_n_v_m_c_t_r_l___c_t_r_l_b___type_a40131bb8314257159c8df97f360d0e41}} 
\index{NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}!SLEEPPRM@{SLEEPPRM}}
\index{SLEEPPRM@{SLEEPPRM}!NVMCTRL\_CTRLB\_Type@{NVMCTRL\_CTRLB\_Type}}
\subsubsection{\texorpdfstring{SLEEPPRM}{SLEEPPRM}}
{\footnotesize\ttfamily uint32\+\_\+t S\+L\+E\+E\+P\+P\+RM}

bit\+: 8.. 9 Power Reduction Mode during Sleep 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
A\+S\+F/sam0/utils/cmsis/samd21/include/component/\mbox{\hyperlink{component_2nvmctrl_8h}{nvmctrl.\+h}}\end{DoxyCompactItemize}
