<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>ufl.edu</spirit:vendor>
  <spirit:library>newmanwaters</spirit:library>
  <spirit:name>apb_led_ctl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">rst</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interface_apb</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="apb_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="interface_apb"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>paddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSEL</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>psel</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PENABLE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>penable</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWRITE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwrite</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PWDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PRDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>prdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>PSLVERR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pslverr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>interface_apb</spirit:name>
      <spirit:addressBlock>
        <spirit:name>leds_addr</spirit:name>
        <spirit:baseAddress spirit:format="long">0</spirit:baseAddress>
        <spirit:range spirit:format="long">16</spirit:range>
        <spirit:width spirit:format="long">0</spirit:width>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>apb_led_ctl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>470f400f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>apb_led_ctl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>470f400f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f92e9879</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>paddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>psel</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>penable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwrite</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pslverr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>prdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgbA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rgbB</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>apb_led_ctl.srcs/sources_1/new/led_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>apb_led_ctl.srcs/sources_1/new/apb_led_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b57cfd11</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>apb_led_ctl.srcs/sources_1/new/led_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>apb_led_ctl.srcs/sources_1/new/apb_led_ctl.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/apb_led_ctl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f92e9879</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>apb_led_ctl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">apb_led_ctl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>apb_led_ctl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2026-02-11T19:26:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ecf0c9_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6be8038_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430ec810_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b0e5f6_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60329365_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@243f5e6f_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2adb2f_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43802679_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f43922e_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f60e7eb_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61727872_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ebd8440_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a712dbd_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18991031_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11d677a4_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a7985cc_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@144f379f_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a6d890_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38fc07ea_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ffdfdd9_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52f2c0ac_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61f433aa_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26803a1b_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fb1be25_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7481454d_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f39e63b_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e5ee5c4_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fec1b25_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@586cfecd_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25faa481_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9620bef_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c097322_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4d3612_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69e12f3f_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c5d301d_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54b42fc9_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c84f2ce_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77a4bfa2_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bfab2fa_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d28357c_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b281ad_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e591c_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5187a675_ARCHIVE_LOCATION">/home/newmanw/vivado_2021_projects/apb_led_ctl</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="647fa3d4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="b7d48eb0"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="051784a2"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="3349c2f0"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ecc7fd3f"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
