
---------- Begin Simulation Statistics ----------
final_tick                                18882381000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   201920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   258.15                       # Real time elapsed on the host
host_tick_rate                               73146050                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27913381                       # Number of instructions simulated
sim_ops                                      52124780                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018882                       # Number of seconds simulated
sim_ticks                                 18882381000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32875537                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20942478                       # number of cc regfile writes
system.cpu.committedInsts                    27913381                       # Number of Instructions Simulated
system.cpu.committedOps                      52124780                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.352927                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.352927                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1101792                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   554962                       # number of floating regfile writes
system.cpu.idleCycles                         2261411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               296494                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6276492                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.568730                       # Inst execution rate
system.cpu.iew.exec_refs                     11513443                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3457243                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1895216                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8450173                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                721                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             80547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3737191                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            62866228                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8056200                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            447122                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              59242711                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  16570                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                602490                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 283125                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                627275                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1495                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       181110                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         115384                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72931817                       # num instructions consuming a value
system.cpu.iew.wb_count                      58939250                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596900                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43532976                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.560694                       # insts written-back per cycle
system.cpu.iew.wb_sent                       59071455                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 90999118                       # number of integer regfile reads
system.cpu.int_regfile_writes                50981393                       # number of integer regfile writes
system.cpu.ipc                               0.739138                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.739138                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            321401      0.54%      0.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45900074     76.90%     77.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               416925      0.70%     78.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                966204      1.62%     79.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25047      0.04%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126934      0.21%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                75768      0.13%     80.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              188907      0.32%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1222      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           16998      0.03%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            7738      0.01%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              8008587     13.42%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3354215      5.62%     99.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          131797      0.22%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         145554      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59689833                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  814149                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1596607                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       768468                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             866705                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      683377                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011449                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  587597     85.98%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4300      0.63%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.01%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    95      0.01%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  43174      6.32%     92.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20548      3.01%     95.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3785      0.55%     96.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            23817      3.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               59237660                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          154010346                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     58170782                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          72742397                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   62864074                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59689833                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2154                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10741442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             40558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1596                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13443141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      35503352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.681245                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.224670                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18381203     51.77%     51.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3236866      9.12%     60.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3391107      9.55%     70.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2870030      8.08%     78.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2483532      7.00%     85.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1880681      5.30%     90.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1694501      4.77%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              967332      2.72%     98.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              598100      1.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        35503352                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.580570                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            484488                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           302996                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8450173                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3737191                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24187568                       # number of misc regfile reads
system.cpu.numCycles                         37764763                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          316232                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                 12462                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        58947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        120021                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       760306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        21325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1521127                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          21326                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              49590                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        18795                       # Transaction distribution
system.membus.trans_dist::CleanEvict            40150                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11486                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11486                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         49590                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       181097                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       181097                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 181097                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5111744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5111744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5111744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             61076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   61076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               61076                       # Request fanout histogram
system.membus.reqLayer2.occupancy           210529000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          326716500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            714108                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       123469                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       562593                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          151164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            46711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           46711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        562851                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       151258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1688289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       593653                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2281942                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     72028032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19369152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               91397184                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           76925                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1203200                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           837741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.025491                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.157619                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 816387     97.45%     97.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21353      2.55%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             837741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1427830500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         296985437                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         844328892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               552972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               146765                       # number of demand (read+write) hits
system.l2.demand_hits::total                   699737                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              552972                       # number of overall hits
system.l2.overall_hits::.cpu.data              146765                       # number of overall hits
system.l2.overall_hits::total                  699737                       # number of overall hits
system.l2.demand_misses::.cpu.inst               9874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              51204                       # number of demand (read+write) misses
system.l2.demand_misses::total                  61078                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              9874                       # number of overall misses
system.l2.overall_misses::.cpu.data             51204                       # number of overall misses
system.l2.overall_misses::total                 61078                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    860943000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4095945000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4956888000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    860943000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4095945000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4956888000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           562846                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           197969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               760815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          562846                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          197969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              760815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.017543                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.258647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080280                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.017543                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.258647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080280                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87192.930930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79992.676353                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81156.684895                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87192.930930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79992.676353                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81156.684895                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               18795                       # number of writebacks
system.l2.writebacks::total                     18795                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          9874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         51203                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             61077                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         9874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        51203                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            61077                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    762213000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3583619500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4345832500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    762213000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3583619500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4345832500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.017543                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.258642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080278                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.017543                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.258642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.080278                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77193.943691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69988.467473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71153.339228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77193.943691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69988.467473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71153.339228                       # average overall mshr miss latency
system.l2.replacements                          76920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       104674                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           104674                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       104674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       104674                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       562587                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           562587                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       562587                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       562587                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3336                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3336                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             35225                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 35225                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11486                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11486                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    899543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     899543500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         46711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             46711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.245895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.245895                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78316.515758                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78316.515758                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11486                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    784683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    784683500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.245895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.245895                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68316.515758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68316.515758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         552972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             552972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         9874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    860943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    860943000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       562846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         562846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.017543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017543                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87192.930930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87192.930930                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         9874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    762213000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    762213000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.017543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017543                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77193.943691                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77193.943691                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        111540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            111540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        39718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           39718                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3196401500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3196401500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       151258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        151258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.262584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.262584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80477.403193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80477.403193                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        39717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        39717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2798936000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2798936000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.262578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.262578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70471.989324                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70471.989324                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2031.646976                       # Cycle average of tags in use
system.l2.tags.total_refs                     1517775                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78968                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.220127                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     172.649953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       155.414671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1703.582351                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.084302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.075886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.831827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992015                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          825                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          484                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          253                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3121194                       # Number of tag accesses
system.l2.tags.data_accesses                  3121194                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     18201.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     48578.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001287247750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1082                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1082                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              138467                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              17103                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       61076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      18795                       # Number of write requests accepted
system.mem_ctrls.readBursts                     61076                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    18795                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2625                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   594                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 61076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                18795                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   51208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6483                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1082                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.963956                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.970184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     70.107923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            806     74.49%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          221     20.43%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           24      2.22%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           10      0.92%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            8      0.74%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.46%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            5      0.46%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1082                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.794824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.760398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.095973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              682     63.03%     63.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.94%     64.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              316     29.21%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      4.34%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      1.29%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1082                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  168000                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3908864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1202880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    207.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     63.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   18882351500                       # Total gap between requests
system.mem_ctrls.avgGap                     236410.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       631872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3108992                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1163008                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33463576.441975194961                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 164650421.999217152596                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 61592232.462632760406                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         9873                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        51203                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        18795                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    355122750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1505004500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 461001219500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35969.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29392.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  24527864.83                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       631872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3276992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3908864                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       631872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       631872                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1202880                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1202880                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         9873                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        51203                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          61076                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        18795                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         18795                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33463576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173547605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        207011181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33463576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33463576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     63703831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        63703831                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     63703831                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33463576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173547605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       270715012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                58451                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               18172                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4404                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2861                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2437                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         7660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          565                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          539                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          492                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          457                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          541                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1622                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1409                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               764171000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             292255000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1860127250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13073.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31823.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36863                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14757                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.07                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.21                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        24999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   196.139686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   132.512268                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   211.579109                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11866     47.47%     47.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6195     24.78%     72.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3448     13.79%     86.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1265      5.06%     91.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          754      3.02%     94.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          400      1.60%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          242      0.97%     96.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          185      0.74%     97.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          644      2.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        24999                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3740864                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1163008                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              198.113998                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               61.592232                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               67.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        87386460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        46431825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      201355140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      37985940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1490502000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   6150496080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2071469280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   10085626725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   534.128971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5314057000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    630500000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  12937824000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        91134960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        48439380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      215985000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      56871900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1490502000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6425290230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1840063680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   10168287150                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.506619                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4723703750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    630500000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13528177250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 283125                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 17543146                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 3083728                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            438                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9791580                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4801335                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               64817439                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 35635                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 944199                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2499021                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1357839                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           23087                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            80090497                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   167207160                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                101666571                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1119971                       # Number of floating rename lookups
system.cpu.rename.committedMaps              64050800                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 16039691                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       7                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3226872                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4867378                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4867378                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4867378                       # number of overall hits
system.cpu.icache.overall_hits::total         4867378                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       578563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         578563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       578563                       # number of overall misses
system.cpu.icache.overall_misses::total        578563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   8304323499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8304323499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   8304323499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8304323499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5445941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5445941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5445941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5445941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.106237                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.106237                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.106237                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.106237                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14353.360825                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14353.360825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14353.360825                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14353.360825                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1983                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                38                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    52.184211                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       562593                       # number of writebacks
system.cpu.icache.writebacks::total            562593                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        15712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        15712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       562851                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       562851                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       562851                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       562851                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   7564225499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   7564225499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   7564225499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   7564225499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.103352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.103352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.103352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.103352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13439.125984                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13439.125984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13439.125984                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13439.125984                       # average overall mshr miss latency
system.cpu.icache.replacements                 562593                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4867378                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4867378                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       578563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        578563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   8304323499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8304323499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5445941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5445941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.106237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.106237                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14353.360825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14353.360825                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       562851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       562851                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   7564225499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   7564225499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.103352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.103352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13439.125984                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13439.125984                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.800659                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5430228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            562850                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              9.647736                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.800659                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999221                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11454732                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11454732                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      624104                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1454054                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 3175                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1495                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 565260                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 2572                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    721                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     8059164                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3458373                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8143                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3981                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5446705                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           973                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 17189635                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7823759                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9419561                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                787272                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 283125                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3055823                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 64276                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               65680850                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                117034                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         93484074                       # The number of ROB reads
system.cpu.rob.writes                       126855763                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data     10012550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10012550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     10012550                       # number of overall hits
system.cpu.dcache.overall_hits::total        10012550                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       585233                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         585233                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       585233                       # number of overall misses
system.cpu.dcache.overall_misses::total        585233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23080273995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23080273995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23080273995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23080273995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10597783                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10597783                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10597783                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10597783                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.055222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.055222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.055222                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.055222                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39437.752135                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39437.752135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39437.752135                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39437.752135                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17239                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               930                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              64                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.536559                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    35.281250                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       104674                       # number of writebacks
system.cpu.dcache.writebacks::total            104674                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       387263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       387263                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       387263                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       387263                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       197970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       197970                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       197970                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       197970                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5955977498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5955977498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5955977498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5955977498                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018680                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018680                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018680                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018680                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30085.252806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30085.252806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30085.252806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30085.252806                       # average overall mshr miss latency
system.cpu.dcache.replacements                 197713                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6886515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6886515                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       538390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        538390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21681072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21681072000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7424905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7424905                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072511                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40270.198183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40270.198183                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       387014                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       387014                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       151376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       151376                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4610181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4610181000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020388                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30455.164623                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30455.164623                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3126035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3126035                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        46843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        46843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1399201995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1399201995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3172878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3172878                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014764                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 29870.033836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29870.033836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          249                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        46594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        46594                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1345796498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1345796498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014685                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28883.472078                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28883.472078                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.670595                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10210520                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            197969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.576358                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.670595                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          21393535                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         21393535                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  18882381000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7453935                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5916861                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            332636                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3185850                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3154450                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.014392                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  408140                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 25                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          221061                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             202473                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            18588                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         9272                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10550545                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             558                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            269226                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     34002368                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.532975                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.528953                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        20292973     59.68%     59.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3889480     11.44%     71.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1841716      5.42%     76.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2406711      7.08%     83.61% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          967826      2.85%     86.46% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          638634      1.88%     88.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          518235      1.52%     89.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          416493      1.22%     91.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3030300      8.91%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     34002368                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             27913381                       # Number of instructions committed
system.cpu.commit.opsCommitted               52124780                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    10168050                       # Number of memory references committed
system.cpu.commit.loads                       6996119                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         372                       # Number of memory barriers committed
system.cpu.commit.branches                    5681034                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     718115                       # Number of committed floating point instructions.
system.cpu.commit.integer                    51428996                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                316964                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       288446      0.55%      0.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     39973331     76.69%     77.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       387347      0.74%     77.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       885190      1.70%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        24928      0.05%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       117370      0.23%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        75724      0.15%     80.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       184164      0.35%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1216      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12417      0.02%     80.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv         4139      0.01%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6881979     13.20%     93.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3049990      5.85%     99.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       114140      0.22%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       121941      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     52124780                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3030300                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  27913381                       # Number of Instructions committed
system.cpu.thread0.numOps                    52124780                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles           17721658                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       36691000                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7453935                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3765063                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      17428817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  694476                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  838                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4610                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          189                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5445944                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                121414                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           35503352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.912313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.140691                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 24476746     68.94%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   734042      2.07%     71.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   508638      1.43%     72.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   887602      2.50%     74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   639809      1.80%     76.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1017005      2.86%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   751558      2.12%     81.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   577839      1.63%     83.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5910113     16.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             35503352                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.197378                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.971567                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
