

================================================================
== Vitis HLS Report for 'insertChecksum'
================================================================
* Date:           Tue Jul 19 05:59:20 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.743 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.74>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumStreams_V_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dataStreams_V_data_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dataStreams_V_keep_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dataStreams_V_last_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %dataOut_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%ic_wordCount_V_load = load i16 %ic_wordCount_V"   --->   Operation 16 'load' 'ic_wordCount_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%streamSource_V_1_load = load i1 %streamSource_V_1"   --->   Operation 17 'load' 'streamSource_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns)   --->   "%switch_ln372 = switch i16 %ic_wordCount_V_load, void, i16 0, void %.split3.0.i, i16 2, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:372]   --->   Operation 18 'switch' 'switch_ln372' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch4.i, void %branch5.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 19 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'nbreadreq' 'tmp_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp_1_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 23 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln136_1 = phi i1 %tmp_i, void %branch4.i, i1 %tmp_1_i, void %branch5.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 24 'phi' 'phi_ln136_1' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %phi_ln136_1, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 25 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch12.i, void %branch13.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 26 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 27 'nbreadreq' 'tmp_2_i' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 28 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i16P0A, i16 %checksumStreams_V_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 29 'nbreadreq' 'tmp_3_i' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 30 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln136_2 = phi i1 %tmp_2_i, void %branch12.i, i1 %tmp_3_i, void %branch13.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 31 'phi' 'phi_ln136_2' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln389 = br i1 %phi_ln136_2, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:389]   --->   Operation 32 'br' 'br_ln389' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch2.i, void %branch3.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.16ns)   --->   "%empty_38 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'read' 'empty_38' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val3 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'extractvalue' 'dataStreams_V_data_V_0_val3' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val4 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 36 'extractvalue' 'dataStreams_V_keep_V_0_val4' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val5 = extractvalue i73 %empty_38" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'extractvalue' 'dataStreams_V_last_V_0_val5' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 38 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%empty_39 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'empty_39' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val6 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 40 'extractvalue' 'dataStreams_V_data_V_1_val6' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val7 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'extractvalue' 'dataStreams_V_keep_V_1_val7' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val8 = extractvalue i73 %empty_39" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'extractvalue' 'dataStreams_V_last_V_1_val8' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch10.i, void %branch11.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.16ns)   --->   "%checksumStreams_V_V_0_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'checksumStreams_V_V_0_read' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & !streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (1.16ns)   --->   "%checksumStreams_V_V_1_read = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %checksumStreams_V_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'read' 'checksumStreams_V_V_1_read' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 2 & streamSource_V_1_load & phi_ln136_1 & phi_ln136_2)> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 3, i16 %ic_wordCount_V"   --->   Operation 49 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.45>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln395 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:395]   --->   Operation 50 'br' 'br_ln395' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_10_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'nbreadreq' 'tmp_10_i' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_10_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 52 'nbreadreq' 'tmp_10_1_i' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 53 [1/1] (0.12ns)   --->   "%or_ln379 = or i1 %tmp_10_i, i1 %tmp_10_1_i" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 53 'or' 'or_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns)   --->   "%xor_ln379 = xor i1 %tmp_10_i, i1 1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 54 'xor' 'xor_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %or_ln379, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:379]   --->   Operation 55 'br' 'br_ln379' <Predicate = (ic_wordCount_V_load == 0)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln380 = store i1 %xor_ln379, i1 %streamSource_V_1" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:380]   --->   Operation 56 'store' 'store_ln380' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %tmp_10_i, void %branch1.i, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.16ns)   --->   "%empty_37 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'read' 'empty_37' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'extractvalue' 'dataStreams_V_data_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'extractvalue' 'dataStreams_V_keep_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val = extractvalue i73 %empty_37" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'extractvalue' 'dataStreams_V_last_V_1_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 62 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & !tmp_10_i)> <Delay = 0.38>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%empty = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'empty' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'extractvalue' 'dataStreams_V_data_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'extractvalue' 'dataStreams_V_keep_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val = extractvalue i73 %empty" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'extractvalue' 'dataStreams_V_last_V_0_val' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load == 0 & or_ln379 & tmp_10_i)> <Delay = 0.38>
ST_1 : Operation 68 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 1, i16 %ic_wordCount_V"   --->   Operation 68 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.45>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln384 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:384]   --->   Operation 69 'br' 'br_ln384' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln136 = br i1 %streamSource_V_1_load, void %branch8.i, void %branch9.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 70 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i_42 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 71 'nbreadreq' 'tmp_i_42' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 72 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 72 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp23_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 73 'nbreadreq' 'tmp23_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln136 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 74 'br' 'br_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load)> <Delay = 0.38>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%phi_ln136 = phi i1 %tmp_i_42, void %branch8.i, i1 %tmp23_i, void %branch9.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 75 'phi' 'phi_ln136' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %phi_ln136, void %insertChecksum.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:398]   --->   Operation 76 'br' 'br_ln398' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln145 = br i1 %streamSource_V_1_load, void %branch6.i, void %branch7.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.16ns)   --->   "%empty_40 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_0, i8 %dataStreams_V_keep_V_0, i1 %dataStreams_V_last_V_0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'read' 'empty_40' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_0_val9 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'extractvalue' 'dataStreams_V_data_V_0_val9' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_0_val1 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 80 'extractvalue' 'dataStreams_V_keep_V_0_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_0_val1 = extractvalue i73 %empty_40" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 81 'extractvalue' 'dataStreams_V_last_V_0_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 82 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & !streamSource_V_1_load & phi_ln136)> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (1.16ns)   --->   "%empty_41 = read i73 @_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A, i64 %dataStreams_V_data_V_1, i8 %dataStreams_V_keep_V_1, i1 %dataStreams_V_last_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'empty_41' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.37> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 16> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%dataStreams_V_data_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'extractvalue' 'dataStreams_V_data_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%dataStreams_V_keep_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'extractvalue' 'dataStreams_V_keep_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%dataStreams_V_last_V_1_val1 = extractvalue i73 %empty_41" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'extractvalue' 'dataStreams_V_last_V_1_val1' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln145 = br void" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'br' 'br_ln145' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & streamSource_V_1_load & phi_ln136)> <Delay = 0.38>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%inputWord_last_V = phi i1 %dataStreams_V_last_V_1_val1, void %branch7.i, i1 %dataStreams_V_last_V_0_val1, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'phi' 'inputWord_last_V' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln401 = br i1 %inputWord_last_V, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:401]   --->   Operation 89 'br' 'br_ln401' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.78ns)   --->   "%add_ln691 = add i16 %ic_wordCount_V_load, i16 1"   --->   Operation 90 'add' 'add_ln691' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.45ns)   --->   "%store_ln691 = store i16 %add_ln691, i16 %ic_wordCount_V"   --->   Operation 91 'store' 'store_ln691' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.45>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %insertChecksum.exit"   --->   Operation 92 'br' 'br_ln0' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & !inputWord_last_V)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.45ns)   --->   "%store_ln402 = store i16 0, i16 %ic_wordCount_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:402]   --->   Operation 93 'store' 'store_ln402' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & inputWord_last_V)> <Delay = 0.45>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln402 = br void %insertChecksum.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/icmp_server/icmp_server.cpp:402]   --->   Operation 94 'br' 'br_ln402' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136 & inputWord_last_V)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %dataStreams_V_data_V_1_val6, void %branch3.i, i64 %dataStreams_V_data_V_0_val3, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'phi' 'p_Val2_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%p_16_i_load = phi i8 %dataStreams_V_keep_V_1_val7, void %branch3.i, i8 %dataStreams_V_keep_V_0_val4, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'phi' 'p_16_i_load' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%p_27_i_load = phi i1 %dataStreams_V_last_V_1_val8, void %branch3.i, i1 %dataStreams_V_last_V_0_val5, void %branch2.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'phi' 'p_27_i_load' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%icmpChecksum_V_1 = phi i16 %checksumStreams_V_V_1_read, void %branch11.i, i16 %checksumStreams_V_V_0_read, void %branch10.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'phi' 'icmpChecksum_V_1' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_s = partset i64 @llvm.part.set.i64.i16, i64 %p_Val2_s, i16 %icmpChecksum_V_1, i32 48, i32 63"   --->   Operation 99 'partset' 'p_Result_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_27_i_load, i8 %p_16_i_load, i64 %p_Result_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'bitconcatenate' 'tmp_s' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i73 %tmp_s" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'zext' 'zext_ln174_4' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_4" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load == 2 & phi_ln136_1 & phi_ln136_2)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_02_i_load = phi i64 %dataStreams_V_data_V_1_val, void %branch1.i, i64 %dataStreams_V_data_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'phi' 'p_02_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_13_i_load = phi i8 %dataStreams_V_keep_V_1_val, void %branch1.i, i8 %dataStreams_V_keep_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'phi' 'p_13_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_24_i_load = phi i1 %dataStreams_V_last_V_1_val, void %branch1.i, i1 %dataStreams_V_last_V_0_val, void %branch0.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'phi' 'p_24_i_load' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %p_24_i_load, i8 %p_13_i_load, i64 %p_02_i_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 106 'bitconcatenate' 'tmp_9' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i73 %tmp_9" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 107 'zext' 'zext_ln174' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 108 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load == 0 & or_ln379)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_0_i_load = phi i64 %dataStreams_V_data_V_1_val1, void %branch7.i, i64 %dataStreams_V_data_V_0_val9, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'phi' 'p_0_i_load' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_1_i_load = phi i8 %dataStreams_V_keep_V_1_val1, void %branch7.i, i8 %dataStreams_V_keep_V_0_val1, void %branch6.i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'phi' 'p_1_i_load' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_25_i = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %inputWord_last_V, i8 %p_1_i_load, i64 %p_0_i_load" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 111 'bitconcatenate' 'tmp_25_i' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i73 %tmp_25_i" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'zext' 'zext_ln174_3' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %dataOut_internal, i128 %zext_ln174_3" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'write' 'write_ln174' <Predicate = (ic_wordCount_V_load != 0 & ic_wordCount_V_load != 2 & phi_ln136)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ic_wordCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ streamSource_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dataStreams_V_data_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_keep_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_last_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_data_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_keep_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataStreams_V_last_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dataOut_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ checksumStreams_V_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ checksumStreams_V_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specinterface_ln0           (specinterface ) [ 000]
specpipeline_ln0            (specpipeline  ) [ 000]
ic_wordCount_V_load         (load          ) [ 011]
streamSource_V_1_load       (load          ) [ 010]
switch_ln372                (switch        ) [ 000]
br_ln136                    (br            ) [ 000]
tmp_i                       (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
tmp_1_i                     (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
phi_ln136_1                 (phi           ) [ 011]
br_ln389                    (br            ) [ 000]
br_ln136                    (br            ) [ 000]
tmp_2_i                     (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
tmp_3_i                     (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
phi_ln136_2                 (phi           ) [ 011]
br_ln389                    (br            ) [ 000]
br_ln145                    (br            ) [ 000]
empty_38                    (read          ) [ 000]
dataStreams_V_data_V_0_val3 (extractvalue  ) [ 011]
dataStreams_V_keep_V_0_val4 (extractvalue  ) [ 011]
dataStreams_V_last_V_0_val5 (extractvalue  ) [ 011]
br_ln145                    (br            ) [ 011]
empty_39                    (read          ) [ 000]
dataStreams_V_data_V_1_val6 (extractvalue  ) [ 011]
dataStreams_V_keep_V_1_val7 (extractvalue  ) [ 011]
dataStreams_V_last_V_1_val8 (extractvalue  ) [ 011]
br_ln145                    (br            ) [ 011]
br_ln145                    (br            ) [ 000]
checksumStreams_V_V_0_read  (read          ) [ 011]
br_ln145                    (br            ) [ 011]
checksumStreams_V_V_1_read  (read          ) [ 011]
br_ln145                    (br            ) [ 011]
store_ln691                 (store         ) [ 000]
br_ln395                    (br            ) [ 000]
tmp_10_i                    (nbreadreq     ) [ 010]
tmp_10_1_i                  (nbreadreq     ) [ 000]
or_ln379                    (or            ) [ 011]
xor_ln379                   (xor           ) [ 000]
br_ln379                    (br            ) [ 000]
store_ln380                 (store         ) [ 000]
br_ln145                    (br            ) [ 000]
empty_37                    (read          ) [ 000]
dataStreams_V_data_V_1_val  (extractvalue  ) [ 011]
dataStreams_V_keep_V_1_val  (extractvalue  ) [ 011]
dataStreams_V_last_V_1_val  (extractvalue  ) [ 011]
br_ln145                    (br            ) [ 011]
empty                       (read          ) [ 000]
dataStreams_V_data_V_0_val  (extractvalue  ) [ 011]
dataStreams_V_keep_V_0_val  (extractvalue  ) [ 011]
dataStreams_V_last_V_0_val  (extractvalue  ) [ 011]
br_ln145                    (br            ) [ 011]
store_ln691                 (store         ) [ 000]
br_ln384                    (br            ) [ 000]
br_ln136                    (br            ) [ 000]
tmp_i_42                    (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
tmp23_i                     (nbreadreq     ) [ 000]
br_ln136                    (br            ) [ 000]
phi_ln136                   (phi           ) [ 011]
br_ln398                    (br            ) [ 000]
br_ln145                    (br            ) [ 000]
empty_40                    (read          ) [ 000]
dataStreams_V_data_V_0_val9 (extractvalue  ) [ 011]
dataStreams_V_keep_V_0_val1 (extractvalue  ) [ 011]
dataStreams_V_last_V_0_val1 (extractvalue  ) [ 000]
br_ln145                    (br            ) [ 011]
empty_41                    (read          ) [ 000]
dataStreams_V_data_V_1_val1 (extractvalue  ) [ 011]
dataStreams_V_keep_V_1_val1 (extractvalue  ) [ 011]
dataStreams_V_last_V_1_val1 (extractvalue  ) [ 000]
br_ln145                    (br            ) [ 011]
inputWord_last_V            (phi           ) [ 011]
br_ln401                    (br            ) [ 000]
add_ln691                   (add           ) [ 000]
store_ln691                 (store         ) [ 000]
br_ln0                      (br            ) [ 000]
store_ln402                 (store         ) [ 000]
br_ln402                    (br            ) [ 000]
p_Val2_s                    (phi           ) [ 011]
p_16_i_load                 (phi           ) [ 011]
p_27_i_load                 (phi           ) [ 011]
icmpChecksum_V_1            (phi           ) [ 011]
p_Result_s                  (partset       ) [ 000]
tmp_s                       (bitconcatenate) [ 000]
zext_ln174_4                (zext          ) [ 000]
write_ln174                 (write         ) [ 000]
p_02_i_load                 (phi           ) [ 011]
p_13_i_load                 (phi           ) [ 011]
p_24_i_load                 (phi           ) [ 011]
tmp_9                       (bitconcatenate) [ 000]
zext_ln174                  (zext          ) [ 000]
write_ln174                 (write         ) [ 000]
p_0_i_load                  (phi           ) [ 011]
p_1_i_load                  (phi           ) [ 011]
tmp_25_i                    (bitconcatenate) [ 000]
zext_ln174_3                (zext          ) [ 000]
write_ln174                 (write         ) [ 000]
ret_ln0                     (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ic_wordCount_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ic_wordCount_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamSource_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dataStreams_V_data_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dataStreams_V_keep_V_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_keep_V_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dataStreams_V_last_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_last_V_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dataStreams_V_data_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_data_V_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dataStreams_V_keep_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_keep_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dataStreams_V_last_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataStreams_V_last_V_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dataOut_internal">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataOut_internal"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="checksumStreams_V_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checksumStreams_V_V_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="checksumStreams_V_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="checksumStreams_V_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A.i8P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i16"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i73.i1.i8.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="grp_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="0" index="2" bw="8" slack="0"/>
<pin id="74" dir="0" index="3" bw="1" slack="0"/>
<pin id="75" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 tmp_10_i/1 tmp_i_42/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_nbreadreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="0" index="3" bw="1" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="1" index="5" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 tmp_10_1_i/1 tmp23_i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_2_i_nbreadreq_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="0" index="2" bw="1" slack="0"/>
<pin id="98" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_3_i_nbreadreq_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_3_i/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="73" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="0" index="3" bw="1" slack="0"/>
<pin id="115" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_38/1 empty/1 empty_40/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="73" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="0" index="3" bw="1" slack="0"/>
<pin id="125" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_39/1 empty_37/1 empty_41/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="checksumStreams_V_V_0_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checksumStreams_V_V_0_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="checksumStreams_V_V_1_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="checksumStreams_V_V_1_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="128" slack="0"/>
<pin id="145" dir="0" index="2" bw="73" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="149" class="1005" name="phi_ln136_1_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln136_1 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="phi_ln136_1_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln136_1/1 "/>
</bind>
</comp>

<comp id="161" class="1005" name="phi_ln136_2_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln136_2 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_ln136_2_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln136_2/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="phi_ln136_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln136 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_ln136_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln136/1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="inputWord_last_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="inputWord_last_V (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="inputWord_last_V_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inputWord_last_V/1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="p_Val2_s_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_Val2_s_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="64" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="p_16_i_load_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="206" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_16_i_load (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="p_16_i_load_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="8" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_16_i_load/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="p_27_i_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="215" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_27_i_load (phireg) "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_27_i_load_phi_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="1"/>
<pin id="218" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="219" dir="0" index="2" bw="1" slack="1"/>
<pin id="220" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_27_i_load/2 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmpChecksum_V_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmpChecksum_V_1 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmpChecksum_V_1_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="16" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmpChecksum_V_1/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="p_02_i_load_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_02_i_load (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="p_02_i_load_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="64" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_02_i_load/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_13_i_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="242" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_13_i_load (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_13_i_load_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="8" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_13_i_load/2 "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_24_i_load_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_24_i_load (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_24_i_load_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_24_i_load/2 "/>
</bind>
</comp>

<comp id="258" class="1005" name="p_0_i_load_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="260" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_0_i_load (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="p_0_i_load_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="64" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_i_load/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="p_1_i_load_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="269" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_1_i_load (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_1_i_load_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="8" slack="1"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1_i_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="73" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_data_V_0_val3/1 dataStreams_V_data_V_0_val/1 dataStreams_V_data_V_0_val9/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="73" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_keep_V_0_val4/1 dataStreams_V_keep_V_0_val/1 dataStreams_V_keep_V_0_val1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="73" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_last_V_0_val5/1 dataStreams_V_last_V_0_val/1 dataStreams_V_last_V_0_val1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="73" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_data_V_1_val6/1 dataStreams_V_data_V_1_val/1 dataStreams_V_data_V_1_val1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="73" slack="0"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_keep_V_1_val7/1 dataStreams_V_keep_V_1_val/1 dataStreams_V_keep_V_1_val1/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="73" slack="0"/>
<pin id="299" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="dataStreams_V_last_V_1_val8/1 dataStreams_V_last_V_1_val/1 dataStreams_V_last_V_1_val1/1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="64" slack="1"/>
<pin id="304" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_data_V_0_val3 dataStreams_V_data_V_0_val dataStreams_V_data_V_0_val9 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="1"/>
<pin id="311" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_keep_V_0_val4 dataStreams_V_keep_V_0_val dataStreams_V_keep_V_0_val1 "/>
</bind>
</comp>

<comp id="316" class="1005" name="reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="1"/>
<pin id="318" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_data_V_1_val6 dataStreams_V_data_V_1_val dataStreams_V_data_V_1_val1 "/>
</bind>
</comp>

<comp id="323" class="1005" name="reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="1"/>
<pin id="325" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_keep_V_1_val7 dataStreams_V_keep_V_1_val dataStreams_V_keep_V_1_val1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="ic_wordCount_V_load_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ic_wordCount_V_load/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="streamSource_V_1_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_1_load/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="store_ln691_store_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="0"/>
<pin id="341" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln379_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln379/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln379_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln379/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln380_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln380/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln691_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="16" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln691_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln691_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln691/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln402_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln402/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="0" index="1" bw="64" slack="0"/>
<pin id="389" dir="0" index="2" bw="16" slack="0"/>
<pin id="390" dir="0" index="3" bw="7" slack="0"/>
<pin id="391" dir="0" index="4" bw="7" slack="0"/>
<pin id="392" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_s_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="73" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="0" index="3" bw="64" slack="0"/>
<pin id="403" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln174_4_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="73" slack="0"/>
<pin id="410" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_4/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_9_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="73" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="0"/>
<pin id="417" dir="0" index="3" bw="64" slack="0"/>
<pin id="418" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln174_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="73" slack="0"/>
<pin id="425" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_25_i_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="73" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="1"/>
<pin id="431" dir="0" index="2" bw="8" slack="0"/>
<pin id="432" dir="0" index="3" bw="64" slack="0"/>
<pin id="433" dir="1" index="4" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_25_i/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln174_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="73" slack="0"/>
<pin id="440" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/2 "/>
</bind>
</comp>

<comp id="443" class="1005" name="ic_wordCount_V_load_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="ic_wordCount_V_load "/>
</bind>
</comp>

<comp id="450" class="1005" name="dataStreams_V_last_V_0_val5_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_last_V_0_val5 "/>
</bind>
</comp>

<comp id="455" class="1005" name="dataStreams_V_last_V_1_val8_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_last_V_1_val8 "/>
</bind>
</comp>

<comp id="460" class="1005" name="checksumStreams_V_V_0_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="checksumStreams_V_V_0_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="checksumStreams_V_V_1_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="checksumStreams_V_V_1_read "/>
</bind>
</comp>

<comp id="473" class="1005" name="or_ln379_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="1"/>
<pin id="475" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln379 "/>
</bind>
</comp>

<comp id="477" class="1005" name="dataStreams_V_last_V_1_val_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_last_V_1_val "/>
</bind>
</comp>

<comp id="482" class="1005" name="dataStreams_V_last_V_0_val_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="1"/>
<pin id="484" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="dataStreams_V_last_V_0_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="93"><net_src comp="40" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="99"><net_src comp="48" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="40" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="116"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="134"><net_src comp="52" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="158"><net_src comp="70" pin="5"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="82" pin="5"/><net_sink comp="152" pin=2"/></net>

<net id="160"><net_src comp="152" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="170"><net_src comp="94" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="182"><net_src comp="70" pin="5"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="82" pin="5"/><net_sink comp="176" pin=2"/></net>

<net id="184"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="194"><net_src comp="188" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="279"><net_src comp="110" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="110" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="110" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="292"><net_src comp="120" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="120" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="120" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="305"><net_src comp="276" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="308"><net_src comp="302" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="312"><net_src comp="280" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="319"><net_src comp="289" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="321"><net_src comp="316" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="322"><net_src comp="316" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="326"><net_src comp="293" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="329"><net_src comp="323" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="333"><net_src comp="0" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="0" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="70" pin="5"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="82" pin="5"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="70" pin="5"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="2" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="58" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="0" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="330" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="0" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="0" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="393"><net_src comp="60" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="198" pin="4"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="225" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="404"><net_src comp="66" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="216" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="207" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="386" pin="5"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="419"><net_src comp="66" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="252" pin="4"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="243" pin="4"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="234" pin="4"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="434"><net_src comp="66" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="185" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="436"><net_src comp="270" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="437"><net_src comp="261" pin="4"/><net_sink comp="428" pin=3"/></net>

<net id="441"><net_src comp="428" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="446"><net_src comp="330" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="284" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="458"><net_src comp="297" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="463"><net_src comp="130" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="468"><net_src comp="136" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="476"><net_src comp="344" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="297" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="485"><net_src comp="284" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="252" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ic_wordCount_V | {1 }
	Port: streamSource_V_1 | {1 }
	Port: dataOut_internal | {2 }
 - Input state : 
	Port: insertChecksum : ic_wordCount_V | {1 }
	Port: insertChecksum : streamSource_V_1 | {1 }
	Port: insertChecksum : dataStreams_V_data_V_0 | {1 }
	Port: insertChecksum : dataStreams_V_keep_V_0 | {1 }
	Port: insertChecksum : dataStreams_V_last_V_0 | {1 }
	Port: insertChecksum : dataStreams_V_data_V_1 | {1 }
	Port: insertChecksum : dataStreams_V_keep_V_1 | {1 }
	Port: insertChecksum : dataStreams_V_last_V_1 | {1 }
	Port: insertChecksum : checksumStreams_V_V_0 | {1 }
	Port: insertChecksum : checksumStreams_V_V_1 | {1 }
  - Chain level:
	State 1
		switch_ln372 : 1
		br_ln136 : 1
		phi_ln136_1 : 1
		br_ln389 : 2
		br_ln136 : 1
		phi_ln136_2 : 1
		br_ln389 : 2
		br_ln145 : 1
		br_ln145 : 1
		br_ln136 : 1
		phi_ln136 : 1
		br_ln398 : 2
		br_ln145 : 1
		inputWord_last_V : 1
		br_ln401 : 2
		add_ln691 : 1
		store_ln691 : 2
	State 2
		p_Result_s : 1
		tmp_s : 2
		zext_ln174_4 : 3
		write_ln174 : 4
		tmp_9 : 1
		zext_ln174 : 2
		write_ln174 : 3
		tmp_25_i : 1
		zext_ln174_3 : 2
		write_ln174 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|    add   |            add_ln691_fu_368            |    0    |    23   |
|----------|----------------------------------------|---------|---------|
|    or    |             or_ln379_fu_344            |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|    xor   |            xor_ln379_fu_350            |    0    |    2    |
|----------|----------------------------------------|---------|---------|
|          |           grp_nbreadreq_fu_70          |    0    |    0    |
| nbreadreq|           grp_nbreadreq_fu_82          |    0    |    0    |
|          |         tmp_2_i_nbreadreq_fu_94        |    0    |    0    |
|          |        tmp_3_i_nbreadreq_fu_102        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |             grp_read_fu_110            |    0    |    0    |
|   read   |             grp_read_fu_120            |    0    |    0    |
|          | checksumStreams_V_V_0_read_read_fu_130 |    0    |    0    |
|          | checksumStreams_V_V_1_read_read_fu_136 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |            grp_write_fu_142            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |               grp_fu_276               |    0    |    0    |
|          |               grp_fu_280               |    0    |    0    |
|extractvalue|               grp_fu_284               |    0    |    0    |
|          |               grp_fu_289               |    0    |    0    |
|          |               grp_fu_293               |    0    |    0    |
|          |               grp_fu_297               |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|  partset |            p_Result_s_fu_386           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |              tmp_s_fu_398              |    0    |    0    |
|bitconcatenate|              tmp_9_fu_413              |    0    |    0    |
|          |             tmp_25_i_fu_428            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |           zext_ln174_4_fu_408          |    0    |    0    |
|   zext   |            zext_ln174_fu_423           |    0    |    0    |
|          |           zext_ln174_3_fu_438          |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    27   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
| checksumStreams_V_V_0_read_reg_460|   16   |
| checksumStreams_V_V_1_read_reg_465|   16   |
|dataStreams_V_last_V_0_val5_reg_450|    1   |
| dataStreams_V_last_V_0_val_reg_482|    1   |
|dataStreams_V_last_V_1_val8_reg_455|    1   |
| dataStreams_V_last_V_1_val_reg_477|    1   |
|    ic_wordCount_V_load_reg_443    |   16   |
|      icmpChecksum_V_1_reg_222     |   16   |
|      inputWord_last_V_reg_185     |    1   |
|          or_ln379_reg_473         |    1   |
|        p_02_i_load_reg_231        |   64   |
|         p_0_i_load_reg_258        |   64   |
|        p_13_i_load_reg_240        |    8   |
|        p_16_i_load_reg_204        |    8   |
|         p_1_i_load_reg_267        |    8   |
|        p_24_i_load_reg_249        |    1   |
|        p_27_i_load_reg_213        |    1   |
|          p_Val2_s_reg_195         |   64   |
|        phi_ln136_1_reg_149        |    1   |
|        phi_ln136_2_reg_161        |    1   |
|         phi_ln136_reg_173         |    1   |
|              reg_302              |   64   |
|              reg_309              |    8   |
|              reg_316              |   64   |
|              reg_323              |    8   |
+-----------------------------------+--------+
|               Total               |   435  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_142 |  p2  |   3  |  73  |   219  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   219  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   27   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   435  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   435  |   41   |
+-----------+--------+--------+--------+
