#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5627e643a960 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x5627e64703e0_0 .net "DataAdr", 31 0, v0x5627e64650b0_0;  1 drivers
v0x5627e64704c0_0 .net "MemWrite", 0 0, L_0x5627e6471ff0;  1 drivers
v0x5627e6470580_0 .net "WriteData", 31 0, L_0x5627e64835c0;  1 drivers
v0x5627e6470620_0 .var "clk", 0 0;
v0x5627e64706c0_0 .var "reset", 0 0;
E_0x5627e63fcd60 .event negedge, v0x5627e6460aa0_0;
S_0x5627e6448bc0 .scope module, "dut" "top" 2 9, 3 5 0, S_0x5627e643a960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v0x5627e646fca0_0 .net "DataAdr", 31 0, v0x5627e64650b0_0;  alias, 1 drivers
v0x5627e646fd60_0 .net "Instr", 31 0, L_0x5627e6485b90;  1 drivers
v0x5627e646fe20_0 .net "MemWrite", 0 0, L_0x5627e6471ff0;  alias, 1 drivers
v0x5627e646ff50_0 .net "PC", 31 0, v0x5627e6468fc0_0;  1 drivers
v0x5627e646fff0_0 .net "ReadData", 31 0, L_0x5627e6485de0;  1 drivers
v0x5627e6470140_0 .net "WriteData", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e6470200_0 .net "clk", 0 0, v0x5627e6470620_0;  1 drivers
v0x5627e64702a0_0 .net "reset", 0 0, v0x5627e64706c0_0;  1 drivers
S_0x5627e6429550 .scope module, "arm" "arm" 3 20, 4 5 0, S_0x5627e6448bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x5627e646dc60_0 .net "ALUControl", 1 0, v0x5627e6462870_0;  1 drivers
v0x5627e646dd40_0 .net "ALUFlags", 3 0, L_0x5627e6485780;  1 drivers
v0x5627e646de90_0 .net "ALUResult", 31 0, v0x5627e64650b0_0;  alias, 1 drivers
v0x5627e646df30_0 .net "ALUSrc", 0 0, L_0x5627e64709b0;  1 drivers
v0x5627e646e060_0 .net "ImmSrc", 1 0, L_0x5627e6470910;  1 drivers
v0x5627e646e1b0_0 .net "Instr", 31 0, L_0x5627e6485b90;  alias, 1 drivers
v0x5627e646e270_0 .net "MemWrite", 0 0, L_0x5627e6471ff0;  alias, 1 drivers
v0x5627e646e310_0 .net "MemtoReg", 0 0, L_0x5627e6470a50;  1 drivers
v0x5627e646e440_0 .net "PC", 31 0, v0x5627e6468fc0_0;  alias, 1 drivers
v0x5627e646e570_0 .net "PCSrc", 0 0, L_0x5627e64720f0;  1 drivers
v0x5627e646e6a0_0 .net "ReadData", 31 0, L_0x5627e6485de0;  alias, 1 drivers
v0x5627e646e760_0 .net "RegSrc", 1 0, L_0x5627e6470870;  1 drivers
v0x5627e646e820_0 .net "RegWrite", 0 0, L_0x5627e6471ef0;  1 drivers
v0x5627e646e950_0 .net "WriteData", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e646ea10_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e646eab0_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
L_0x5627e6472380 .part L_0x5627e6485b90, 12, 20;
S_0x5627e643d910 .scope module, "c" "controller" 4 32, 5 4 0, S_0x5627e6429550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 2 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v0x5627e64639d0_0 .net "ALUControl", 1 0, v0x5627e6462870_0;  alias, 1 drivers
v0x5627e6463ae0_0 .net "ALUFlags", 3 0, L_0x5627e6485780;  alias, 1 drivers
v0x5627e6463bb0_0 .net "ALUSrc", 0 0, L_0x5627e64709b0;  alias, 1 drivers
v0x5627e6463cb0_0 .net "FlagW", 1 0, v0x5627e6462b90_0;  1 drivers
v0x5627e6463d50_0 .net "ImmSrc", 1 0, L_0x5627e6470910;  alias, 1 drivers
v0x5627e6463e40_0 .net "Instr", 31 12, L_0x5627e6472380;  1 drivers
v0x5627e6463ee0_0 .net "MemW", 0 0, L_0x5627e6470c20;  1 drivers
v0x5627e6463fd0_0 .net "MemWrite", 0 0, L_0x5627e6471ff0;  alias, 1 drivers
v0x5627e6464070_0 .net "MemtoReg", 0 0, L_0x5627e6470a50;  alias, 1 drivers
v0x5627e6464110_0 .net "PCS", 0 0, L_0x5627e6471120;  1 drivers
v0x5627e64641b0_0 .net "PCSrc", 0 0, L_0x5627e64720f0;  alias, 1 drivers
v0x5627e6464250_0 .net "RegSrc", 1 0, L_0x5627e6470870;  alias, 1 drivers
v0x5627e6464320_0 .net "RegW", 0 0, L_0x5627e6470b80;  1 drivers
v0x5627e6464410_0 .net "RegWrite", 0 0, L_0x5627e6471ef0;  alias, 1 drivers
v0x5627e64644b0_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e6464550_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
L_0x5627e6471190 .part L_0x5627e6472380, 14, 2;
L_0x5627e6471230 .part L_0x5627e6472380, 8, 6;
L_0x5627e64712d0 .part L_0x5627e6472380, 0, 4;
L_0x5627e6472220 .part L_0x5627e6472380, 16, 4;
S_0x5627e643c1f0 .scope module, "cl" "condlogic" 5 48, 6 5 0, S_0x5627e643d910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_0x5627e6471e30 .functor AND 2, v0x5627e6462b90_0, L_0x5627e6471d00, C4<11>, C4<11>;
L_0x5627e6471ef0 .functor AND 1, L_0x5627e6470b80, v0x5627e644b9c0_0, C4<1>, C4<1>;
L_0x5627e6471ff0 .functor AND 1, L_0x5627e6470c20, v0x5627e644b9c0_0, C4<1>, C4<1>;
L_0x5627e64720f0 .functor AND 1, L_0x5627e6471120, v0x5627e644b9c0_0, C4<1>, C4<1>;
v0x5627e6461740_0 .net "ALUFlags", 3 0, L_0x5627e6485780;  alias, 1 drivers
v0x5627e6461840_0 .net "Cond", 3 0, L_0x5627e6472220;  1 drivers
v0x5627e6461900_0 .net "CondEx", 0 0, v0x5627e644b9c0_0;  1 drivers
v0x5627e6461a00_0 .net "FlagW", 1 0, v0x5627e6462b90_0;  alias, 1 drivers
v0x5627e6461aa0_0 .net "FlagWrite", 1 0, L_0x5627e6471e30;  1 drivers
v0x5627e6461bb0_0 .net "Flags", 3 0, L_0x5627e64716c0;  1 drivers
v0x5627e6461c70_0 .net "MemW", 0 0, L_0x5627e6470c20;  alias, 1 drivers
v0x5627e6461d10_0 .net "MemWrite", 0 0, L_0x5627e6471ff0;  alias, 1 drivers
v0x5627e6461dd0_0 .net "PCS", 0 0, L_0x5627e6471120;  alias, 1 drivers
v0x5627e6461e90_0 .net "PCSrc", 0 0, L_0x5627e64720f0;  alias, 1 drivers
v0x5627e6461f50_0 .net "RegW", 0 0, L_0x5627e6470b80;  alias, 1 drivers
v0x5627e6462010_0 .net "RegWrite", 0 0, L_0x5627e6471ef0;  alias, 1 drivers
v0x5627e64620d0_0 .net *"_ivl_13", 1 0, L_0x5627e6471d00;  1 drivers
v0x5627e64621b0_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e6462250_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
L_0x5627e64713c0 .part L_0x5627e6471e30, 1, 1;
L_0x5627e6471460 .part L_0x5627e6485780, 2, 2;
L_0x5627e6471500 .part L_0x5627e6471e30, 0, 1;
L_0x5627e64715f0 .part L_0x5627e6485780, 0, 2;
L_0x5627e64716c0 .concat8 [ 2 2 0 0], v0x5627e6460d00_0, v0x5627e64614c0_0;
L_0x5627e6471d00 .concat [ 1 1 0 0], v0x5627e644b9c0_0, v0x5627e644b9c0_0;
S_0x5627e64485b0 .scope module, "cc" "condcheck" 6 46, 7 1 0, S_0x5627e643c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x5627e6471ba0 .functor BUFZ 4, L_0x5627e64716c0, C4<0000>, C4<0000>, C4<0000>;
L_0x5627e6471c10 .functor XNOR 1, L_0x5627e64717b0, L_0x5627e6471a10, C4<0>, C4<0>;
v0x5627e6406660_0 .net "Cond", 3 0, L_0x5627e6472220;  alias, 1 drivers
v0x5627e644b9c0_0 .var "CondEx", 0 0;
v0x5627e6437a40_0 .net "Flags", 3 0, L_0x5627e64716c0;  alias, 1 drivers
v0x5627e6437b40_0 .net *"_ivl_6", 3 0, L_0x5627e6471ba0;  1 drivers
v0x5627e6430650_0 .net "carry", 0 0, L_0x5627e6471970;  1 drivers
v0x5627e6430750_0 .net "ge", 0 0, L_0x5627e6471c10;  1 drivers
v0x5627e6460480_0 .net "neg", 0 0, L_0x5627e64717b0;  1 drivers
v0x5627e6460540_0 .net "overflow", 0 0, L_0x5627e6471a10;  1 drivers
v0x5627e6460600_0 .net "zero", 0 0, L_0x5627e6471850;  1 drivers
E_0x5627e63fd1c0/0 .event edge, v0x5627e6406660_0, v0x5627e6460600_0, v0x5627e6430650_0, v0x5627e6460480_0;
E_0x5627e63fd1c0/1 .event edge, v0x5627e6460540_0, v0x5627e6430750_0;
E_0x5627e63fd1c0 .event/or E_0x5627e63fd1c0/0, E_0x5627e63fd1c0/1;
L_0x5627e64717b0 .part L_0x5627e6471ba0, 3, 1;
L_0x5627e6471850 .part L_0x5627e6471ba0, 2, 1;
L_0x5627e6471970 .part L_0x5627e6471ba0, 1, 1;
L_0x5627e6471a10 .part L_0x5627e6471ba0, 0, 1;
S_0x5627e6460740 .scope module, "flagreg0" "flopenr" 6 39, 8 1 0, S_0x5627e643c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x5627e64608d0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x5627e6460aa0_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e6460b80_0 .net "d", 1 0, L_0x5627e64715f0;  1 drivers
v0x5627e6460c60_0 .net "en", 0 0, L_0x5627e6471500;  1 drivers
v0x5627e6460d00_0 .var "q", 1 0;
v0x5627e6460de0_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
E_0x5627e642f390 .event posedge, v0x5627e6460de0_0, v0x5627e6460aa0_0;
S_0x5627e6460f90 .scope module, "flagreg1" "flopenr" 6 32, 8 1 0, S_0x5627e643c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x5627e6461170 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v0x5627e6461290_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e6461330_0 .net "d", 1 0, L_0x5627e6471460;  1 drivers
v0x5627e64613f0_0 .net "en", 0 0, L_0x5627e64713c0;  1 drivers
v0x5627e64614c0_0 .var "q", 1 0;
v0x5627e64615a0_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
S_0x5627e6462500 .scope module, "dec" "decode" 5 34, 9 1 0, S_0x5627e643d910;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 2 "ALUControl";
L_0x5627e64710b0 .functor AND 1, L_0x5627e6471010, L_0x5627e6470b80, C4<1>, C4<1>;
L_0x5627e6471120 .functor OR 1, L_0x5627e64710b0, L_0x5627e6470d00, C4<0>, C4<0>;
v0x5627e6462870_0 .var "ALUControl", 1 0;
v0x5627e6462970_0 .net "ALUOp", 0 0, L_0x5627e6470da0;  1 drivers
v0x5627e6462a30_0 .net "ALUSrc", 0 0, L_0x5627e64709b0;  alias, 1 drivers
v0x5627e6462ad0_0 .net "Branch", 0 0, L_0x5627e6470d00;  1 drivers
v0x5627e6462b90_0 .var "FlagW", 1 0;
v0x5627e6462ca0_0 .net "Funct", 5 0, L_0x5627e6471230;  1 drivers
v0x5627e6462d60_0 .net "ImmSrc", 1 0, L_0x5627e6470910;  alias, 1 drivers
v0x5627e6462e40_0 .net "MemW", 0 0, L_0x5627e6470c20;  alias, 1 drivers
v0x5627e6462ee0_0 .net "MemtoReg", 0 0, L_0x5627e6470a50;  alias, 1 drivers
v0x5627e6463010_0 .net "Op", 1 0, L_0x5627e6471190;  1 drivers
v0x5627e64630f0_0 .net "PCS", 0 0, L_0x5627e6471120;  alias, 1 drivers
v0x5627e64631c0_0 .net "Rd", 3 0, L_0x5627e64712d0;  1 drivers
v0x5627e6463280_0 .net "RegSrc", 1 0, L_0x5627e6470870;  alias, 1 drivers
v0x5627e6463360_0 .net "RegW", 0 0, L_0x5627e6470b80;  alias, 1 drivers
v0x5627e6463430_0 .net *"_ivl_10", 9 0, v0x5627e6463770_0;  1 drivers
L_0x7f28c3da9018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5627e64634f0_0 .net/2u *"_ivl_11", 3 0, L_0x7f28c3da9018;  1 drivers
v0x5627e64635d0_0 .net *"_ivl_13", 0 0, L_0x5627e6471010;  1 drivers
v0x5627e6463690_0 .net *"_ivl_15", 0 0, L_0x5627e64710b0;  1 drivers
v0x5627e6463770_0 .var "controls", 9 0;
E_0x5627e6437d10 .event edge, v0x5627e6462970_0, v0x5627e6462ca0_0, v0x5627e6462870_0;
E_0x5627e6438af0 .event edge, v0x5627e6463010_0, v0x5627e6462ca0_0;
L_0x5627e6470870 .part v0x5627e6463770_0, 8, 2;
L_0x5627e6470910 .part v0x5627e6463770_0, 6, 2;
L_0x5627e64709b0 .part v0x5627e6463770_0, 5, 1;
L_0x5627e6470a50 .part v0x5627e6463770_0, 4, 1;
L_0x5627e6470b80 .part v0x5627e6463770_0, 3, 1;
L_0x5627e6470c20 .part v0x5627e6463770_0, 2, 1;
L_0x5627e6470d00 .part v0x5627e6463770_0, 1, 1;
L_0x5627e6470da0 .part v0x5627e6463770_0, 0, 1;
L_0x5627e6471010 .cmp/eq 4, L_0x5627e64712d0, L_0x7f28c3da9018;
S_0x5627e64646f0 .scope module, "dp" "datapath" 4 47, 10 8 0, S_0x5627e6429550;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
v0x5627e646c440_0 .net "ALUControl", 1 0, v0x5627e6462870_0;  alias, 1 drivers
v0x5627e646c520_0 .net "ALUFlags", 3 0, L_0x5627e6485780;  alias, 1 drivers
v0x5627e646c5e0_0 .net "ALUResult", 31 0, v0x5627e64650b0_0;  alias, 1 drivers
v0x5627e646c6d0_0 .net "ALUSrc", 0 0, L_0x5627e64709b0;  alias, 1 drivers
v0x5627e646c770_0 .net "ExtImm", 31 0, v0x5627e64674b0_0;  1 drivers
v0x5627e646c8d0_0 .net "ImmSrc", 1 0, L_0x5627e6470910;  alias, 1 drivers
v0x5627e646c990_0 .net "Instr", 31 0, L_0x5627e6485b90;  alias, 1 drivers
v0x5627e646ca70_0 .net "MemtoReg", 0 0, L_0x5627e6470a50;  alias, 1 drivers
v0x5627e646cb10_0 .net "PC", 31 0, v0x5627e6468fc0_0;  alias, 1 drivers
v0x5627e646cbd0_0 .net "PCNext", 31 0, L_0x5627e64724b0;  1 drivers
v0x5627e646cce0_0 .net "PCPlus4", 31 0, L_0x5627e6472670;  1 drivers
v0x5627e646cda0_0 .net "PCPlus8", 31 0, L_0x5627e6482790;  1 drivers
v0x5627e646ceb0_0 .net "PCSrc", 0 0, L_0x5627e64720f0;  alias, 1 drivers
v0x5627e646cf50_0 .net "RA1", 3 0, L_0x5627e6482830;  1 drivers
v0x5627e646d060_0 .net "RA2", 3 0, L_0x5627e6482a10;  1 drivers
v0x5627e646d170_0 .net "ReadData", 31 0, L_0x5627e6485de0;  alias, 1 drivers
v0x5627e646d230_0 .net "RegSrc", 1 0, L_0x5627e6470870;  alias, 1 drivers
v0x5627e646d430_0 .net "RegWrite", 0 0, L_0x5627e6471ef0;  alias, 1 drivers
v0x5627e646d4d0_0 .net "Result", 31 0, L_0x5627e6483940;  1 drivers
v0x5627e646d590_0 .net "SrcA", 31 0, L_0x5627e64830c0;  1 drivers
v0x5627e646d6a0_0 .net "SrcB", 31 0, L_0x5627e6483a80;  1 drivers
v0x5627e646d7b0_0 .net "WriteData", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e646d8c0_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e646d960_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
L_0x5627e64828d0 .part L_0x5627e6485b90, 16, 4;
L_0x5627e6482970 .part L_0x5627e6470870, 0, 1;
L_0x5627e6482ab0 .part L_0x5627e6485b90, 0, 4;
L_0x5627e6482b50 .part L_0x5627e6485b90, 12, 4;
L_0x5627e6482c70 .part L_0x5627e6470870, 1, 1;
L_0x5627e6483750 .part L_0x5627e6485b90, 12, 4;
L_0x5627e64839e0 .part L_0x5627e6485b90, 0, 24;
S_0x5627e6464970 .scope module, "alu" "alu" 10 111, 11 2 0, S_0x5627e64646f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 2 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 4 "ALUFlags";
P_0x5627e6464b50 .param/l "AND" 0 11 16, C4<10>;
P_0x5627e6464b90 .param/l "ARITHMETIC" 0 11 15, C4<0z>;
P_0x5627e6464bd0 .param/l "OR" 0 11 17, C4<11>;
L_0x5627e6472710 .functor NOT 33, L_0x5627e6483d70, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_0x5627e6483f40 .functor AND 1, L_0x5627e64847a0, L_0x5627e64848a0, C4<1>, C4<1>;
L_0x5627e6484b90 .functor XOR 1, L_0x5627e64849e0, L_0x5627e6484af0, C4<0>, C4<0>;
L_0x5627e6484a80 .functor XOR 1, L_0x5627e6484b90, L_0x5627e6484ca0, C4<0>, C4<0>;
L_0x5627e6484e90 .functor NOT 1, L_0x5627e6484a80, C4<0>, C4<0>, C4<0>;
L_0x5627e6485120 .functor XOR 1, L_0x5627e6484f50, L_0x5627e6484ff0, C4<0>, C4<0>;
L_0x5627e64852a0 .functor AND 1, L_0x5627e6484e90, L_0x5627e6485120, C4<1>, C4<1>;
L_0x5627e6485560 .functor NOT 1, L_0x5627e64853b0, C4<0>, C4<0>, C4<0>;
L_0x5627e6485670 .functor AND 1, L_0x5627e64852a0, L_0x5627e6485560, C4<1>, C4<1>;
v0x5627e6464e70_0 .net "ALUControl", 1 0, v0x5627e6462870_0;  alias, 1 drivers
v0x5627e6464fa0_0 .net "ALUFlags", 3 0, L_0x5627e6485780;  alias, 1 drivers
v0x5627e64650b0_0 .var "ALUResult", 31 0;
v0x5627e6465170_0 .net "SrcA", 31 0, L_0x5627e64830c0;  alias, 1 drivers
v0x5627e6465250_0 .net "SrcB", 31 0, L_0x5627e6483a80;  alias, 1 drivers
v0x5627e6465380_0 .net *"_ivl_0", 32 0, L_0x5627e6483c30;  1 drivers
v0x5627e6465460_0 .net *"_ivl_10", 32 0, L_0x5627e6472710;  1 drivers
L_0x7f28c3da92e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5627e6465540_0 .net/2u *"_ivl_12", 32 0, L_0x7f28c3da92e8;  1 drivers
v0x5627e6465620_0 .net *"_ivl_14", 32 0, L_0x5627e6483ea0;  1 drivers
v0x5627e6465790_0 .net *"_ivl_16", 32 0, L_0x5627e64840b0;  1 drivers
L_0x7f28c3da9330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5627e6465870_0 .net *"_ivl_19", 0 0, L_0x7f28c3da9330;  1 drivers
v0x5627e6465950_0 .net *"_ivl_20", 32 0, L_0x5627e64841a0;  1 drivers
L_0x7f28c3da9378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5627e6465a30_0 .net/2u *"_ivl_26", 31 0, L_0x7f28c3da9378;  1 drivers
L_0x7f28c3da9258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5627e6465b10_0 .net *"_ivl_3", 0 0, L_0x7f28c3da9258;  1 drivers
v0x5627e6465bf0_0 .net *"_ivl_31", 0 0, L_0x5627e64847a0;  1 drivers
v0x5627e6465cd0_0 .net *"_ivl_33", 0 0, L_0x5627e64848a0;  1 drivers
v0x5627e6465db0_0 .net *"_ivl_37", 0 0, L_0x5627e64849e0;  1 drivers
v0x5627e6465fa0_0 .net *"_ivl_39", 0 0, L_0x5627e6484af0;  1 drivers
v0x5627e6466080_0 .net *"_ivl_40", 0 0, L_0x5627e6484b90;  1 drivers
v0x5627e6466160_0 .net *"_ivl_43", 0 0, L_0x5627e6484ca0;  1 drivers
v0x5627e6466240_0 .net *"_ivl_44", 0 0, L_0x5627e6484a80;  1 drivers
v0x5627e6466320_0 .net *"_ivl_46", 0 0, L_0x5627e6484e90;  1 drivers
v0x5627e6466400_0 .net *"_ivl_49", 0 0, L_0x5627e6484f50;  1 drivers
v0x5627e64664e0_0 .net *"_ivl_5", 0 0, L_0x5627e6483cd0;  1 drivers
v0x5627e64665c0_0 .net *"_ivl_51", 0 0, L_0x5627e6484ff0;  1 drivers
v0x5627e64666a0_0 .net *"_ivl_52", 0 0, L_0x5627e6485120;  1 drivers
v0x5627e6466780_0 .net *"_ivl_54", 0 0, L_0x5627e64852a0;  1 drivers
v0x5627e6466860_0 .net *"_ivl_57", 0 0, L_0x5627e64853b0;  1 drivers
v0x5627e6466940_0 .net *"_ivl_58", 0 0, L_0x5627e6485560;  1 drivers
v0x5627e6466a20_0 .net *"_ivl_6", 32 0, L_0x5627e6483d70;  1 drivers
L_0x7f28c3da92a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5627e6466b00_0 .net *"_ivl_9", 0 0, L_0x7f28c3da92a0;  1 drivers
v0x5627e6466be0_0 .net "carry", 0 0, L_0x5627e6483f40;  1 drivers
v0x5627e6466ca0_0 .net "neg", 0 0, L_0x5627e64844b0;  1 drivers
v0x5627e6466f70_0 .net "overflow", 0 0, L_0x5627e6485670;  1 drivers
v0x5627e6467030_0 .net "sum", 32 0, L_0x5627e6484370;  1 drivers
v0x5627e6467110_0 .net "zero", 0 0, L_0x5627e64846b0;  1 drivers
E_0x5627e63c6a20 .event edge, v0x5627e6462870_0, v0x5627e6467030_0, v0x5627e6465170_0, v0x5627e6465250_0;
L_0x5627e6483c30 .concat [ 32 1 0 0], L_0x5627e64830c0, L_0x7f28c3da9258;
L_0x5627e6483cd0 .part v0x5627e6462870_0, 0, 1;
L_0x5627e6483d70 .concat [ 32 1 0 0], L_0x5627e6483a80, L_0x7f28c3da92a0;
L_0x5627e6483ea0 .arith/sum 33, L_0x5627e6472710, L_0x7f28c3da92e8;
L_0x5627e64840b0 .concat [ 32 1 0 0], L_0x5627e6483a80, L_0x7f28c3da9330;
L_0x5627e64841a0 .functor MUXZ 33, L_0x5627e64840b0, L_0x5627e6483ea0, L_0x5627e6483cd0, C4<>;
L_0x5627e6484370 .arith/sum 33, L_0x5627e6483c30, L_0x5627e64841a0;
L_0x5627e64844b0 .part v0x5627e64650b0_0, 3, 1;
L_0x5627e64846b0 .cmp/eq 32, v0x5627e64650b0_0, L_0x7f28c3da9378;
L_0x5627e64847a0 .part v0x5627e6462870_0, 1, 1;
L_0x5627e64848a0 .part L_0x5627e6484370, 32, 1;
L_0x5627e64849e0 .part v0x5627e6462870_0, 0, 1;
L_0x5627e6484af0 .part L_0x5627e64830c0, 31, 1;
L_0x5627e6484ca0 .part L_0x5627e6483a80, 31, 1;
L_0x5627e6484f50 .part L_0x5627e64830c0, 31, 1;
L_0x5627e6484ff0 .part L_0x5627e6484370, 31, 1;
L_0x5627e64853b0 .part v0x5627e6462870_0, 1, 1;
L_0x5627e6485780 .concat [ 1 1 1 1], L_0x5627e6485670, L_0x5627e6483f40, L_0x5627e64846b0, L_0x5627e64844b0;
S_0x5627e6467270 .scope module, "ext" "extend" 10 100, 12 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x5627e64674b0_0 .var "ExtImm", 31 0;
v0x5627e64675b0_0 .net "ImmSrc", 1 0, L_0x5627e6470910;  alias, 1 drivers
v0x5627e64676c0_0 .net "Instr", 23 0, L_0x5627e64839e0;  1 drivers
E_0x5627e644e230 .event edge, v0x5627e6462d60_0, v0x5627e64676c0_0;
S_0x5627e6467800 .scope module, "pcadd1" "adder" 10 61, 13 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x5627e64679e0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x5627e6467ad0_0 .net "a", 31 0, v0x5627e6468fc0_0;  alias, 1 drivers
L_0x7f28c3da9060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5627e6467bb0_0 .net "b", 31 0, L_0x7f28c3da9060;  1 drivers
v0x5627e6467c90_0 .net "y", 31 0, L_0x5627e6472670;  alias, 1 drivers
L_0x5627e6472670 .arith/sum 32, v0x5627e6468fc0_0, L_0x7f28c3da9060;
S_0x5627e6467e00 .scope module, "pcadd2" "adder" 10 66, 13 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x5627e6467fe0 .param/l "WIDTH" 0 13 6, +C4<00000000000000000000000000100000>;
v0x5627e6468100_0 .net "a", 31 0, L_0x5627e6472670;  alias, 1 drivers
L_0x7f28c3da90a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5627e6468210_0 .net "b", 31 0, L_0x7f28c3da90a8;  1 drivers
v0x5627e64682d0_0 .net "y", 31 0, L_0x5627e6482790;  alias, 1 drivers
L_0x5627e6482790 .arith/sum 32, L_0x5627e6472670, L_0x7f28c3da90a8;
S_0x5627e6468440 .scope module, "pcmux" "mux2" 10 49, 14 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5627e6468670 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5627e6468740_0 .net "d0", 31 0, L_0x5627e6472670;  alias, 1 drivers
v0x5627e6468850_0 .net "d1", 31 0, L_0x5627e6483940;  alias, 1 drivers
v0x5627e6468930_0 .net "s", 0 0, L_0x5627e64720f0;  alias, 1 drivers
v0x5627e6468a20_0 .net "y", 31 0, L_0x5627e64724b0;  alias, 1 drivers
L_0x5627e64724b0 .functor MUXZ 32, L_0x5627e6472670, L_0x5627e6483940, L_0x5627e64720f0, C4<>;
S_0x5627e6468b60 .scope module, "pcreg" "flopr" 10 55, 15 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x5627e6468d40 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v0x5627e6468e10_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e6468ed0_0 .net "d", 31 0, L_0x5627e64724b0;  alias, 1 drivers
v0x5627e6468fc0_0 .var "q", 31 0;
v0x5627e64690c0_0 .net "reset", 0 0, v0x5627e64706c0_0;  alias, 1 drivers
S_0x5627e6469260 .scope module, "ra1mux" "mux2" 10 71, 14 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5627e6461b40 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x5627e6469500_0 .net "d0", 3 0, L_0x5627e64828d0;  1 drivers
L_0x7f28c3da90f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5627e6469600_0 .net "d1", 3 0, L_0x7f28c3da90f0;  1 drivers
v0x5627e64696e0_0 .net "s", 0 0, L_0x5627e6482970;  1 drivers
v0x5627e64697b0_0 .net "y", 3 0, L_0x5627e6482830;  alias, 1 drivers
L_0x5627e6482830 .functor MUXZ 4, L_0x5627e64828d0, L_0x7f28c3da90f0, L_0x5627e6482970, C4<>;
S_0x5627e6469940 .scope module, "ra2mux" "mux2" 10 77, 14 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x5627e6469b20 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000000100>;
v0x5627e6469c60_0 .net "d0", 3 0, L_0x5627e6482ab0;  1 drivers
v0x5627e6469d60_0 .net "d1", 3 0, L_0x5627e6482b50;  1 drivers
v0x5627e6469e40_0 .net "s", 0 0, L_0x5627e6482c70;  1 drivers
v0x5627e6469f10_0 .net "y", 3 0, L_0x5627e6482a10;  alias, 1 drivers
L_0x5627e6482a10 .functor MUXZ 4, L_0x5627e6482ab0, L_0x5627e6482b50, L_0x5627e6482c70, C4<>;
S_0x5627e646a0a0 .scope module, "resmux" "mux2" 10 94, 14 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5627e6468620 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5627e646a400_0 .net "d0", 31 0, v0x5627e64650b0_0;  alias, 1 drivers
v0x5627e646a510_0 .net "d1", 31 0, L_0x5627e6485de0;  alias, 1 drivers
v0x5627e646a5d0_0 .net "s", 0 0, L_0x5627e6470a50;  alias, 1 drivers
v0x5627e646a6f0_0 .net "y", 31 0, L_0x5627e6483940;  alias, 1 drivers
L_0x5627e6483940 .functor MUXZ 32, v0x5627e64650b0_0, L_0x5627e6485de0, L_0x5627e6470a50, C4<>;
S_0x5627e646a820 .scope module, "rf" "regfile" 10 83, 16 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x7f28c3da9138 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5627e646ab70_0 .net/2u *"_ivl_0", 3 0, L_0x7f28c3da9138;  1 drivers
L_0x7f28c3da91c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5627e646ac70_0 .net/2u *"_ivl_12", 3 0, L_0x7f28c3da91c8;  1 drivers
v0x5627e646ad50_0 .net *"_ivl_14", 0 0, L_0x5627e64832c0;  1 drivers
v0x5627e646adf0_0 .net *"_ivl_16", 31 0, L_0x5627e64833f0;  1 drivers
v0x5627e646aed0_0 .net *"_ivl_18", 5 0, L_0x5627e64834d0;  1 drivers
v0x5627e646b000_0 .net *"_ivl_2", 0 0, L_0x5627e6482db0;  1 drivers
L_0x7f28c3da9210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5627e646b0c0_0 .net *"_ivl_21", 1 0, L_0x7f28c3da9210;  1 drivers
v0x5627e646b1a0_0 .net *"_ivl_4", 31 0, L_0x5627e6482ee0;  1 drivers
v0x5627e646b280_0 .net *"_ivl_6", 5 0, L_0x5627e6482f80;  1 drivers
L_0x7f28c3da9180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5627e646b360_0 .net *"_ivl_9", 1 0, L_0x7f28c3da9180;  1 drivers
v0x5627e646b440_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e646b4e0_0 .net "r15", 31 0, L_0x5627e6482790;  alias, 1 drivers
v0x5627e646b5a0_0 .net "ra1", 3 0, L_0x5627e6482830;  alias, 1 drivers
v0x5627e646b670_0 .net "ra2", 3 0, L_0x5627e6482a10;  alias, 1 drivers
v0x5627e646b740_0 .net "rd1", 31 0, L_0x5627e64830c0;  alias, 1 drivers
v0x5627e646b810_0 .net "rd2", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e646b8d0 .array "rf", 0 14, 31 0;
v0x5627e646b990_0 .net "wa3", 3 0, L_0x5627e6483750;  1 drivers
v0x5627e646ba70_0 .net "wd3", 31 0, L_0x5627e6483940;  alias, 1 drivers
v0x5627e646bb30_0 .net "we3", 0 0, L_0x5627e6471ef0;  alias, 1 drivers
E_0x5627e644e270 .event posedge, v0x5627e6460aa0_0;
L_0x5627e6482db0 .cmp/eq 4, L_0x5627e6482830, L_0x7f28c3da9138;
L_0x5627e6482ee0 .array/port v0x5627e646b8d0, L_0x5627e6482f80;
L_0x5627e6482f80 .concat [ 4 2 0 0], L_0x5627e6482830, L_0x7f28c3da9180;
L_0x5627e64830c0 .functor MUXZ 32, L_0x5627e6482ee0, L_0x5627e6482790, L_0x5627e6482db0, C4<>;
L_0x5627e64832c0 .cmp/eq 4, L_0x5627e6482a10, L_0x7f28c3da91c8;
L_0x5627e64833f0 .array/port v0x5627e646b8d0, L_0x5627e64834d0;
L_0x5627e64834d0 .concat [ 4 2 0 0], L_0x5627e6482a10, L_0x7f28c3da9210;
L_0x5627e64835c0 .functor MUXZ 32, L_0x5627e64833f0, L_0x5627e6482790, L_0x5627e64832c0, C4<>;
S_0x5627e646bd90 .scope module, "srcbmux" "mux2" 10 105, 14 1 0, S_0x5627e64646f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5627e646bf20 .param/l "WIDTH" 0 14 7, +C4<00000000000000000000000000100000>;
v0x5627e646c030_0 .net "d0", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e646c140_0 .net "d1", 31 0, v0x5627e64674b0_0;  alias, 1 drivers
v0x5627e646c210_0 .net "s", 0 0, L_0x5627e64709b0;  alias, 1 drivers
v0x5627e646c330_0 .net "y", 31 0, L_0x5627e6483a80;  alias, 1 drivers
L_0x5627e6483a80 .functor MUXZ 32, L_0x5627e64835c0, v0x5627e64674b0_0, L_0x5627e64709b0, C4<>;
S_0x5627e646ec50 .scope module, "dmem" "dmem" 3 34, 17 1 0, S_0x5627e6448bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x5627e6485de0 .functor BUFZ 32, L_0x5627e6485c50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5627e646ee00 .array "RAM", 0 63, 31 0;
v0x5627e646eec0_0 .net *"_ivl_0", 31 0, L_0x5627e6485c50;  1 drivers
v0x5627e646efa0_0 .net *"_ivl_3", 29 0, L_0x5627e6485cf0;  1 drivers
v0x5627e646f060_0 .net "a", 31 0, v0x5627e64650b0_0;  alias, 1 drivers
v0x5627e646f1b0_0 .net "clk", 0 0, v0x5627e6470620_0;  alias, 1 drivers
v0x5627e646f360_0 .net "rd", 31 0, L_0x5627e6485de0;  alias, 1 drivers
v0x5627e646f420_0 .net "wd", 31 0, L_0x5627e64835c0;  alias, 1 drivers
v0x5627e646f4e0_0 .net "we", 0 0, L_0x5627e6471ff0;  alias, 1 drivers
L_0x5627e6485c50 .array/port v0x5627e646ee00, L_0x5627e6485cf0;
L_0x5627e6485cf0 .part v0x5627e64650b0_0, 2, 30;
S_0x5627e646f620 .scope module, "imem" "imem" 3 30, 18 1 0, S_0x5627e6448bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x5627e6485b90 .functor BUFZ 32, L_0x5627e6485a00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5627e646f7b0 .array "RAM", 0 22, 31 0;
v0x5627e646f890_0 .net *"_ivl_0", 31 0, L_0x5627e6485a00;  1 drivers
v0x5627e646f970_0 .net *"_ivl_3", 29 0, L_0x5627e6485aa0;  1 drivers
v0x5627e646fa30_0 .net "a", 31 0, v0x5627e6468fc0_0;  alias, 1 drivers
v0x5627e646fb80_0 .net "rd", 31 0, L_0x5627e6485b90;  alias, 1 drivers
L_0x5627e6485a00 .array/port v0x5627e646f7b0, L_0x5627e6485aa0;
L_0x5627e6485aa0 .part v0x5627e6468fc0_0, 2, 30;
    .scope S_0x5627e6462500;
T_0 ;
    %wait E_0x5627e6438af0;
    %load/vec4 v0x5627e6463010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x5627e6462ca0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x5627e6462ca0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x5627e6463770_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5627e6462500;
T_1 ;
    %wait E_0x5627e6437d10;
    %load/vec4 v0x5627e6462970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5627e6462ca0_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5627e6462ca0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627e6462b90_0, 4, 1;
    %load/vec4 v0x5627e6462ca0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5627e6462870_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5627e6462870_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627e6462b90_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627e6462870_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627e6462b90_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5627e6460f90;
T_2 ;
    %wait E_0x5627e642f390;
    %load/vec4 v0x5627e64615a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5627e64614c0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5627e64613f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5627e6461330_0;
    %assign/vec4 v0x5627e64614c0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5627e6460740;
T_3 ;
    %wait E_0x5627e642f390;
    %load/vec4 v0x5627e6460de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5627e6460d00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5627e6460c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5627e6460b80_0;
    %assign/vec4 v0x5627e6460d00_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5627e64485b0;
T_4 ;
    %wait E_0x5627e63fd1c0;
    %load/vec4 v0x5627e6406660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x5627e6460600_0;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x5627e6460600_0;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x5627e6430650_0;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x5627e6430650_0;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x5627e6460480_0;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x5627e6460480_0;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x5627e6460540_0;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x5627e6460540_0;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x5627e6430650_0;
    %load/vec4 v0x5627e6460600_0;
    %inv;
    %and;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x5627e6430650_0;
    %load/vec4 v0x5627e6460600_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x5627e6430750_0;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x5627e6430750_0;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x5627e6460600_0;
    %inv;
    %load/vec4 v0x5627e6430750_0;
    %and;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x5627e6460600_0;
    %inv;
    %load/vec4 v0x5627e6430750_0;
    %and;
    %inv;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627e644b9c0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5627e6468b60;
T_5 ;
    %wait E_0x5627e642f390;
    %load/vec4 v0x5627e64690c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5627e6468fc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5627e6468ed0_0;
    %assign/vec4 v0x5627e6468fc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5627e646a820;
T_6 ;
    %wait E_0x5627e644e270;
    %load/vec4 v0x5627e646bb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5627e646ba70_0;
    %load/vec4 v0x5627e646b990_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627e646b8d0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5627e6467270;
T_7 ;
    %wait E_0x5627e644e230;
    %load/vec4 v0x5627e64675b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5627e64674b0_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5627e64676c0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627e64674b0_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5627e64676c0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5627e64674b0_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x5627e64676c0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x5627e64676c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5627e64674b0_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5627e6464970;
T_8 ;
    %wait E_0x5627e63c6a20;
    %load/vec4 v0x5627e6464e70_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x5627e6467030_0;
    %pad/u 32;
    %store/vec4 v0x5627e64650b0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x5627e6465170_0;
    %load/vec4 v0x5627e6465250_0;
    %and;
    %store/vec4 v0x5627e64650b0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5627e6465170_0;
    %load/vec4 v0x5627e6465250_0;
    %or;
    %store/vec4 v0x5627e64650b0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5627e646f620;
T_9 ;
    %vpi_call 18 8 "$readmemh", "memfile.dat", v0x5627e646f7b0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x5627e646ec50;
T_10 ;
    %wait E_0x5627e644e270;
    %load/vec4 v0x5627e646f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x5627e646f420_0;
    %load/vec4 v0x5627e646f060_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5627e646ee00, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5627e643a960;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627e64706c0_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5627e64706c0_0, 0;
    %end;
    .thread T_11;
    .scope S_0x5627e643a960;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5627e6470620_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5627e6470620_0, 0;
    %delay 5000, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5627e643a960;
T_13 ;
    %vpi_call 2 32 "$dumpfile", "lab5_1.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x5627e643a960;
T_14 ;
    %wait E_0x5627e63fcd60;
    %vpi_call 2 39 "$display", "dataAdr: %h   WriteData: %h, MemWrite: %h", v0x5627e64703e0_0, v0x5627e6470580_0, v0x5627e64704c0_0 {0 0 0};
    %load/vec4 v0x5627e64704c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5627e64703e0_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x5627e6470580_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 46 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 47 "$stop" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5627e64703e0_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 50 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 51 "$stop" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "arm_procesor_tb.v";
    "./top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./extend.v";
    "./adder.v";
    "./mux.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
