

================================================================
== Vitis HLS Report for 'systolicArray_Pipeline_VITIS_LOOP_247_1'
================================================================
* Date:           Mon Jun 12 16:50:44 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.828 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_247_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       10|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      135|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      135|       82|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_247                  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  10|           5|           6|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |l_aStr1_blk_n                     |   9|          2|    1|          2|
    |l_bStr2_blk_n                     |   9|          2|    1|          2|
    |l_dataA_0_blk_n                   |   9|          2|    1|          2|
    |l_dataA_1_blk_n                   |   9|          2|    1|          2|
    |l_dataB_0_blk_n                   |   9|          2|    1|          2|
    |p_Repl2_s_reg_121                 |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  72|         16|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |l_val_2_reg_260                   |  32|   0|   32|          0|
    |l_val_3_reg_265                   |  32|   0|   32|          0|
    |l_val_4_reg_250                   |  32|   0|   32|          0|
    |l_val_reg_245                     |  32|   0|   32|          0|
    |p_Repl2_s_reg_121                 |   1|   0|    1|          0|
    |p_Result_1_reg_239                |   1|   0|    1|          0|
    |p_Result_s_reg_255                |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 135|   0|  135|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  systolicArray_Pipeline_VITIS_LOOP_247_1|  return value|
|l_aStr1_dout                  |   in|   66|     ap_fifo|                                  l_aStr1|       pointer|
|l_aStr1_num_data_valid        |   in|    2|     ap_fifo|                                  l_aStr1|       pointer|
|l_aStr1_fifo_cap              |   in|    2|     ap_fifo|                                  l_aStr1|       pointer|
|l_aStr1_empty_n               |   in|    1|     ap_fifo|                                  l_aStr1|       pointer|
|l_aStr1_read                  |  out|    1|     ap_fifo|                                  l_aStr1|       pointer|
|l_bStr2_dout                  |   in|   64|     ap_fifo|                                  l_bStr2|       pointer|
|l_bStr2_num_data_valid        |   in|    2|     ap_fifo|                                  l_bStr2|       pointer|
|l_bStr2_fifo_cap              |   in|    2|     ap_fifo|                                  l_bStr2|       pointer|
|l_bStr2_empty_n               |   in|    1|     ap_fifo|                                  l_bStr2|       pointer|
|l_bStr2_read                  |  out|    1|     ap_fifo|                                  l_bStr2|       pointer|
|l_dataB_0_din                 |  out|   64|     ap_fifo|                                l_dataB_0|       pointer|
|l_dataB_0_num_data_valid      |   in|    3|     ap_fifo|                                l_dataB_0|       pointer|
|l_dataB_0_fifo_cap            |   in|    3|     ap_fifo|                                l_dataB_0|       pointer|
|l_dataB_0_full_n              |   in|    1|     ap_fifo|                                l_dataB_0|       pointer|
|l_dataB_0_write               |  out|    1|     ap_fifo|                                l_dataB_0|       pointer|
|l_dataA_0_din                 |  out|   34|     ap_fifo|                                l_dataA_0|       pointer|
|l_dataA_0_num_data_valid      |   in|    3|     ap_fifo|                                l_dataA_0|       pointer|
|l_dataA_0_fifo_cap            |   in|    3|     ap_fifo|                                l_dataA_0|       pointer|
|l_dataA_0_full_n              |   in|    1|     ap_fifo|                                l_dataA_0|       pointer|
|l_dataA_0_write               |  out|    1|     ap_fifo|                                l_dataA_0|       pointer|
|l_dataA_1_din                 |  out|   34|     ap_fifo|                                l_dataA_1|       pointer|
|l_dataA_1_num_data_valid      |   in|    3|     ap_fifo|                                l_dataA_1|       pointer|
|l_dataA_1_fifo_cap            |   in|    3|     ap_fifo|                                l_dataA_1|       pointer|
|l_dataA_1_full_n              |   in|    1|     ap_fifo|                                l_dataA_1|       pointer|
|l_dataA_1_write               |  out|    1|     ap_fifo|                                l_dataA_1|       pointer|
|l_Tb_m_Sreg_Array_1_address0  |  out|    1|   ap_memory|                      l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_ce0       |  out|    1|   ap_memory|                      l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_we0       |  out|    1|   ap_memory|                      l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_d0        |  out|   32|   ap_memory|                      l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_1_q0        |   in|   32|   ap_memory|                      l_Tb_m_Sreg_Array_1|         array|
|l_Tb_m_Sreg_Array_address0    |  out|    1|   ap_memory|                        l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_ce0         |  out|    1|   ap_memory|                        l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_we0         |  out|    1|   ap_memory|                        l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_d0          |  out|   32|   ap_memory|                        l_Tb_m_Sreg_Array|         array|
|l_Tb_m_Sreg_Array_q0          |   in|   32|   ap_memory|                        l_Tb_m_Sreg_Array|         array|
+------------------------------+-----+-----+------------+-----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i66 %l_aStr1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i34 %l_dataA_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_bStr2, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_dataB_0, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Repl2_s = phi i1 0, void %newFuncRoot, i1 %p_Result_s, void %for.inc"   --->   Operation 11 'phi' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%p_Val2_s = read i66 @_ssdm_op_Read.ap_fifo.volatile.i66P0A, i66 %l_aStr1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250]   --->   Operation 12 'read' 'p_Val2_s' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 66> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_1 = trunc i66 %p_Val2_s"   --->   Operation 13 'trunc' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%l_val = partselect i32 @_ssdm_op_PartSelect.i32.i66.i32.i32, i66 %p_Val2_s, i32 2, i32 33"   --->   Operation 14 'partselect' 'l_val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%l_val_4 = partselect i32 @_ssdm_op_PartSelect.i32.i66.i32.i32, i66 %p_Val2_s, i32 34, i32 65"   --->   Operation 15 'partselect' 'l_val_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %p_Val2_s, i32 1"   --->   Operation 16 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%p_Val2_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_bStr2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:251]   --->   Operation 17 'read' 'p_Val2_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%l_val_2 = trunc i64 %p_Val2_1"   --->   Operation 18 'trunc' 'l_val_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%l_val_3 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_1, i32 32, i32 63"   --->   Operation 19 'partselect' 'l_val_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %p_Result_1, void %for.inc, void %do.end.exitStub" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:267]   --->   Operation 20 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%l_Tb_m_Sreg_Array_1_addr = getelementptr i32 %l_Tb_m_Sreg_Array_1, i64 0, i64 1"   --->   Operation 21 'getelementptr' 'l_Tb_m_Sreg_Array_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%l_Tb_m_Sreg_Array_addr = getelementptr i32 %l_Tb_m_Sreg_Array, i64 0, i64 0"   --->   Operation 22 'getelementptr' 'l_Tb_m_Sreg_Array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln248 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:248]   --->   Operation 23 'specpipeline' 'specpipeline_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:250]   --->   Operation 24 'specloopname' 'specloopname_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 25 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %l_val_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 26 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.61ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tb_m_Sreg_Array_addr, i32 %bitcast_ln110, i1 1"   --->   Operation 27 'memshiftread' 'DataOut' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_2 : Operation 28 [1/1] (0.61ns)   --->   "%DataOut_1 = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x float]P0A, i1 %l_Tb_m_Sreg_Array_1_addr, i32 %bitcast_ln110_1, i1 1"   --->   Operation 28 'memshiftread' 'DataOut_1' <Predicate = true> <Delay = 0.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %DataOut" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 29 'bitcast' 'l_val_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%l_val_V_1 = bitcast i32 %DataOut_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 30 'bitcast' 'l_val_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_1, i32 %l_val_V"   --->   Operation 31 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.21ns)   --->   "%write_ln258 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_dataB_0, i64 %p_Result_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:258]   --->   Operation 32 'write' 'write_ln258' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i1.i1, i32 %l_val, i1 %p_Repl2_s, i1 %p_Result_1"   --->   Operation 33 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %l_dataA_0, i34 %p_Result_3" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:265]   --->   Operation 34 'write' 'write_ln265' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i1.i1, i32 %l_val_4, i1 %p_Repl2_s, i1 %p_Result_1"   --->   Operation 35 'bitconcatenate' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.ap_fifo.volatile.i34P0A, i34 %l_dataA_1, i34 %p_Result_4" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:265]   --->   Operation 36 'write' 'write_ln265' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 34> <Depth = 4> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (p_Result_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_Tb_m_Sreg_Array_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_Tb_m_Sreg_Array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ l_aStr1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_bStr2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataB_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_dataA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
specinterface_ln0        (specinterface ) [ 000]
br_ln0                   (br            ) [ 000]
p_Repl2_s                (phi           ) [ 011]
p_Val2_s                 (read          ) [ 000]
p_Result_1               (trunc         ) [ 011]
l_val                    (partselect    ) [ 011]
l_val_4                  (partselect    ) [ 011]
p_Result_s               (bitselect     ) [ 010]
p_Val2_1                 (read          ) [ 000]
l_val_2                  (trunc         ) [ 011]
l_val_3                  (partselect    ) [ 011]
br_ln267                 (br            ) [ 010]
l_Tb_m_Sreg_Array_1_addr (getelementptr ) [ 000]
l_Tb_m_Sreg_Array_addr   (getelementptr ) [ 000]
specpipeline_ln248       (specpipeline  ) [ 000]
specloopname_ln250       (specloopname  ) [ 000]
bitcast_ln110            (bitcast       ) [ 000]
bitcast_ln110_1          (bitcast       ) [ 000]
DataOut                  (memshiftread  ) [ 000]
DataOut_1                (memshiftread  ) [ 000]
l_val_V                  (bitcast       ) [ 000]
l_val_V_1                (bitcast       ) [ 000]
p_Result_2               (bitconcatenate) [ 000]
write_ln258              (write         ) [ 000]
p_Result_3               (bitconcatenate) [ 000]
write_ln265              (write         ) [ 000]
p_Result_4               (bitconcatenate) [ 000]
write_ln265              (write         ) [ 000]
ret_ln0                  (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_Tb_m_Sreg_Array_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tb_m_Sreg_Array_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_Tb_m_Sreg_Array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_Tb_m_Sreg_Array"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l_aStr1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_aStr1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="l_bStr2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_bStr2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="l_dataB_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataB_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="l_dataA_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="l_dataA_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_dataA_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i66P0A"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i66.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i66.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[2 x float]P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i34P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="p_Val2_s_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="66" slack="0"/>
<pin id="74" dir="0" index="1" bw="66" slack="0"/>
<pin id="75" dir="1" index="2" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_Val2_1_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln258_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="64" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln258/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln265_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="34" slack="0"/>
<pin id="94" dir="0" index="2" bw="34" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln265/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln265_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="34" slack="0"/>
<pin id="101" dir="0" index="2" bw="34" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln265/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="l_Tb_m_Sreg_Array_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tb_m_Sreg_Array_1_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="l_Tb_m_Sreg_Array_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="l_Tb_m_Sreg_Array_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="p_Repl2_s_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Repl2_s_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_Result_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="66" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="l_val_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="66" slack="0"/>
<pin id="139" dir="0" index="2" bw="3" slack="0"/>
<pin id="140" dir="0" index="3" bw="7" slack="0"/>
<pin id="141" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="l_val_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="66" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_4/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_Result_s_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="66" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="l_val_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="l_val_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_3/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="bitcast_ln110_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="bitcast_ln110_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="DataOut_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="0" index="3" bw="1" slack="0"/>
<pin id="189" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="DataOut_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="0"/>
<pin id="198" dir="0" index="3" bw="1" slack="0"/>
<pin id="199" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_1/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="l_val_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="l_val_V_1_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_1/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="p_Result_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="64" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="0" index="2" bw="32" slack="0"/>
<pin id="216" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Result_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="34" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="1" slack="1"/>
<pin id="226" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_Result_4_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="34" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="1"/>
<pin id="233" dir="0" index="2" bw="1" slack="1"/>
<pin id="234" dir="0" index="3" bw="1" slack="1"/>
<pin id="235" dir="1" index="4" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_Result_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="l_val_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val "/>
</bind>
</comp>

<comp id="250" class="1005" name="l_val_4_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="1"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_Result_s_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="260" class="1005" name="l_val_2_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="l_val_3_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="26" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="66" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="70" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="52" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="50" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="50" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="135"><net_src comp="72" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="72" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="72" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="72" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="78" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="78" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="46" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="48" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="113" pin="3"/><net_sink comp="184" pin=1"/></net>

<net id="192"><net_src comp="178" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="193"><net_src comp="62" pin="0"/><net_sink comp="184" pin=3"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="105" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="181" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="184" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="194" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="204" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="220"><net_src comp="212" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="121" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="229"><net_src comp="221" pin="4"/><net_sink comp="91" pin=2"/></net>

<net id="236"><net_src comp="68" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="121" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="238"><net_src comp="230" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="242"><net_src comp="132" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="230" pin=3"/></net>

<net id="248"><net_src comp="136" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="253"><net_src comp="146" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="258"><net_src comp="156" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="263"><net_src comp="164" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="268"><net_src comp="168" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="181" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_Tb_m_Sreg_Array_1 | {2 }
	Port: l_Tb_m_Sreg_Array | {2 }
	Port: l_aStr1 | {}
	Port: l_bStr2 | {}
	Port: l_dataB_0 | {2 }
	Port: l_dataA_0 | {2 }
	Port: l_dataA_1 | {2 }
 - Input state : 
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_Tb_m_Sreg_Array_1 | {2 }
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_Tb_m_Sreg_Array | {2 }
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_aStr1 | {1 }
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_bStr2 | {1 }
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_dataB_0 | {}
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_dataA_0 | {}
	Port: systolicArray_Pipeline_VITIS_LOOP_247_1 : l_dataA_1 | {}
  - Chain level:
	State 1
		p_Repl2_s : 1
		br_ln267 : 1
	State 2
		DataOut : 1
		DataOut_1 : 1
		l_val_V : 2
		l_val_V_1 : 2
		p_Result_2 : 3
		write_ln258 : 4
		write_ln265 : 1
		write_ln265 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   |   p_Val2_s_read_fu_72   |
|          |   p_Val2_1_read_fu_78   |
|----------|-------------------------|
|          | write_ln258_write_fu_84 |
|   write  | write_ln265_write_fu_91 |
|          | write_ln265_write_fu_98 |
|----------|-------------------------|
|   trunc  |    p_Result_1_fu_132    |
|          |      l_val_2_fu_164     |
|----------|-------------------------|
|          |       l_val_fu_136      |
|partselect|      l_val_4_fu_146     |
|          |      l_val_3_fu_168     |
|----------|-------------------------|
| bitselect|    p_Result_s_fu_156    |
|----------|-------------------------|
|memshiftread|      DataOut_fu_184     |
|          |     DataOut_1_fu_194    |
|----------|-------------------------|
|          |    p_Result_2_fu_212    |
|bitconcatenate|    p_Result_3_fu_221    |
|          |    p_Result_4_fu_230    |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  l_val_2_reg_260 |   32   |
|  l_val_3_reg_265 |   32   |
|  l_val_4_reg_250 |   32   |
|   l_val_reg_245  |   32   |
| p_Repl2_s_reg_121|    1   |
|p_Result_1_reg_239|    1   |
|p_Result_s_reg_255|    1   |
+------------------+--------+
|       Total      |   131  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   131  |
+-----------+--------+
|   Total   |   131  |
+-----------+--------+
