m255
K3
13
cModel Technology
Z0 dC:\altera\13.0sp1
vSRwPL
Z1 IdnME>9JD<Y0NEdnbc;;<>2
Z2 VH]fnd7UicNeJlb5gZ`fmF3
Z3 dE:\TAILIEUHOCTAP\VerilogHDL\BaiTap\ShifterWithParallelLoad\simulation\postSynthesis
Z4 w1601446663
Z5 8E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/postSynthesis/ShifterWithParallelLoad.vo
Z6 FE:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/postSynthesis/ShifterWithParallelLoad.vo
L0 31
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
Z9 n@s@rw@p@l
Z10 !s100 YgHIbF>JGaY[W:K=n6gbP0
Z11 !s108 1601446875.788000
Z12 !s107 E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/postSynthesis/ShifterWithParallelLoad.vo|
Z13 !s90 -reportprogress|300|-work|work|E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/postSynthesis/ShifterWithParallelLoad.vo|
!i10b 1
!s85 0
!s101 -O0
vSRwPL_tb
!i10b 1
!s100 ^l:z_e]CT]Lc@>ff8Blk:3
I]1WnLV]n;0YRdnDH<4N>e1
Z14 Vi]1BhA;TTXSY3HCW9n_E^0
R3
w1601449860
Z15 8E:\TAILIEUHOCTAP\VerilogHDL\BaiTap\ShifterWithParallelLoad\simulation\postSynthesis\SRwPL_tb.v
Z16 FE:\TAILIEUHOCTAP\VerilogHDL\BaiTap\ShifterWithParallelLoad\simulation\postSynthesis\SRwPL_tb.v
L0 2
R7
r1
!s85 0
31
!s108 1601449869.159000
!s107 E:\TAILIEUHOCTAP\VerilogHDL\BaiTap\ShifterWithParallelLoad\simulation\postSynthesis\SRwPL_tb.v|
Z17 !s90 -reportprogress|300|-work|work|E:\TAILIEUHOCTAP\VerilogHDL\BaiTap\ShifterWithParallelLoad\simulation\postSynthesis\SRwPL_tb.v|
!s101 -O0
R8
Z18 n@s@rw@p@l_tb
