// Seed: 96040152
module module_0 (
    input  wire  id_0,
    input  uwire module_0,
    input  wor   id_2,
    input  tri   id_3,
    output wand  id_4,
    input  tri0  id_5,
    input  wand  id_6,
    input  tri1  id_7
    , id_9
);
  initial id_4 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  logic id_1,
    output logic id_2,
    input  tri0  id_3,
    output logic id_4,
    input  wand  id_5,
    input  uwire id_6
);
  always #1 begin
    id_2 <= 1;
    wait (1'b0 != id_3);
    #1 id_4 <= id_1;
    $display(id_6);
    id_0 = id_3 == id_1;
  end
  module_0(
      id_3, id_5, id_6, id_3, id_0, id_3, id_5, id_5
  );
endmodule
