==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14760 ; free virtual = 24503
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14764 ; free virtual = 24495
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14761 ; free virtual = 24494
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:264) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 898.750 ; gain = 459.035 ; free physical = 14724 ; free virtual = 24458
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 962.750 ; gain = 523.035 ; free physical = 14684 ; free virtual = 24418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:111) and 'add' operation ('add_ln111', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln112', multest.cc:112) of variable 'add_ln112', multest.cc:112 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:111) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.56 seconds; current allocated memory: 155.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 155.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 155.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 156.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 156.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 156.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 157.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 157.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 158.226 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 158.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 159.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 162.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 164.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_digits_data' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_digits_data' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_digits_data' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_digits_data' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z0_digits_data' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z2_digits_data' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add2_digits_data' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z1_digits_data' to 'karastuba_mul_temqcK' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14758 ; free virtual = 24478
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14758 ; free virtual = 24478
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14765 ; free virtual = 24467
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14752 ; free virtual = 24455
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14703 ; free virtual = 24424
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 965.719 ; gain = 526.004 ; free physical = 14617 ; free virtual = 24337
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.45 seconds; current allocated memory: 242.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 242.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 243.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 244.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 244.760 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 245.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 246.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 246.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 247.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 247.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 249.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.08 seconds; current allocated memory: 249.935 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 250.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 251.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 251.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 252.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 253.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 255.339 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 256.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 258.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 261.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 263.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 267.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 271.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 273.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:328:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:328:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:328:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:328:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:328:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:329:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:329:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:329:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:329:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:329:100
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22483 ; free virtual = 28359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22497 ; free virtual = 28373
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22464 ; free virtual = 28351
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22444 ; free virtual = 28336
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:276) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.tmp_bits' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.tmp_bits' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.tmp_bits' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.tmp_bits' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc187'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc364'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22381 ; free virtual = 28287
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc' to 'karastuba_mul_templa.3' (multest.cc:323)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc364' to 'karastuba_mul_templa.5' (multest.cc:323)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc187' to 'karastuba_mul_templa.7' (multest.cc:323)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:242:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:204:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:289:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:303:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:353:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:358:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V.i' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V.i' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:289:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:303:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V.i' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V.i' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:289:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:303:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 22235 ; free virtual = 28130
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.94 seconds; current allocated memory: 333.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 333.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 333.331 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 333.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 333.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 333.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_templa_2' consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:214->multest.cc:231) to 'mul_I_O' [72]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 335.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 335.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_MUL_st_2' consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:214->multest.cc:257->multest.cc:204) to 'mul_I_O' [116]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 335.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 336.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 336.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 337.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:275->multest.cc:329) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:275->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:288->multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:287->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:302->multest.cc:329) and 'add' operation ('add_ln700_18', multest.cc:301->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 337.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 338.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_templa_8' consists of the following:
	'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU.2' [47]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 338.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 338.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 339.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 339.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 340.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 340.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 341.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 341.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:275->multest.cc:329) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:275->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:288->multest.cc:329) and 'add' operation ('add_ln700_22', multest.cc:287->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:302->multest.cc:329) and 'add' operation ('add_ln700_24', multest.cc:301->multest.cc:329).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 342.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 343.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_templa_6' consists of the following:
	'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU.1' [47]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 343.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 343.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 344.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 345.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 345.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 347.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_34', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_35', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 348.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 349.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:275) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:275).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:288) and 'add' operation ('add_ln700_16', multest.cc:287).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:302) and 'add' operation ('add_ln700_18', multest.cc:301).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 349.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 350.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 350.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 352.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 353.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 354.614 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 3.12 seconds; current allocated memory: 356.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 356.666 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_7'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 357.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mac_muladd_2ns_2ns_3ns_5_2_1' to 'karastuba_mul_maccud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_maccud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 358.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 361.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 363.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 365.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mac_muladd_2ns_2ns_32ns_32_2_1' to 'karastuba_mul_macpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_macpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 368.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z0_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z2_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_cross_mul_digits_dat' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_lhs_digits_dat' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_rhs_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_8'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 372.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 374.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 376.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 379.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDGfk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_macpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 382.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data_V' to 'karastuba_mul_temHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data_V' to 'karastuba_mul_temIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_lhs_digits_dat' to 'karastuba_mul_temKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_rhs_digits_dat' to 'karastuba_mul_temLf8' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d2_A' is changed to 'fifo_w2_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 386.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 388.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MULUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 391.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 394.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADDWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADDXh4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 397.730 MB.
INFO: [HLS 200-10]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22134 ; free virtual = 28143
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22134 ; free virtual = 28143
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22108 ; free virtual = 28113
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22084 ; free virtual = 28104
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' (multest.cc:98).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (multest.cc:106) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:142) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<64, 64>' (multest.cc:240).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<32, 64>' (multest.cc:245).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:245).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:100) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:103) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (multest.cc:106) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:128) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:142) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (multest.cc:153:5) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:265:46) to (multest.cc:309:1) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:265:46) to (multest.cc:309:1) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 22031 ; free virtual = 28048
WARNING: [XFORM 203-631] Renaming function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' to 'sub_I_O' (multest.cc:78:2)
WARNING: [XFORM 203-631] Renaming function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' to 'sub_I_O.1' (multest.cc:78:2)
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:111:2)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:228:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:228:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:56:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:251:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:257:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:214:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:275:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:275:2)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' to 'add_I_O' (multest.cc:56:9)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' to 'add_I_O.1' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' to 'add_I_O.2' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:3)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:174:3)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:353:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:358:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1280.539 ; gain = 846.059 ; free physical = 21743 ; free virtual = 27765
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'add_I_O.2' to 'add_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_I_O.1' to 'add_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'sub_I_O.1' to 'sub_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mul_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.62 seconds; current allocated memory: 455.706 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 459.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 460.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 461.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 462.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 464.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 466.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 467.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 469.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 472.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 105.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 473.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 477.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 479.261 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 479.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 116.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 480.448 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 483.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 117.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 486.099 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.13 seconds; current allocated memory: 495.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 499.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 500.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sub_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 501.852 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 503.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 505.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 507.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 114.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.32 seconds; current allocated memory: 510.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.06 seconds; current allocated memory: 517.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 233.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 519.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.17 seconds; current allocated memory: 533.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.72 seconds; current allocated memory: 538.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.36 seconds; current allocated memory: 549.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lhs0_tmp.digits.data[2].V', multest.cc:251) on array 'lhs_digits_data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lhs_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 286.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.48 seconds; current allocated memory: 555.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.03 seconds; current allocated memory: 588.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.18 seconds; current allocated memory: 597.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 600.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sub_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 65.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 602.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 605.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.74 seconds; current allocated memory: 609.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 614.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 240.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 615.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.46 seconds; current allocated memory: 633.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.3'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 96 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 99 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 100 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 101 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 102 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 103 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 104 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 105 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 106 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 107 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 108 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 109 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 110 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 111 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 112 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 113 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 114 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 115 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 116 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 117 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 118 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 119 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 120 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 121 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 122 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 123 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 124 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 125 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 126 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 127 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 128 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 129 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 130 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 131 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 132 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 133 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 134 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 135 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 136 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 137 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 138 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 139 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 140 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 141 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 142 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 143 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 144 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 145 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 146 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 147 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 148 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 149 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 150 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 151 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 152 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 153 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 154 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 155 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 156 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 157 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 158 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 159 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 160 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 161 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 162 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 163 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 164 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 165 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 166 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 167 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 168 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 169 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 170 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 171 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 172 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 173 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 174 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 175 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 176 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 177 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 178 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 179 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 180 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 181 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 182 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 183 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 184 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 185 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 186 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 187 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 188 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 189 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 190 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 191 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 192 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 193 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 194 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 195 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 196 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 197 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 198 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 199 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 200 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 201 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 202 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 203 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 204 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 205 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 206 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 207 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 208 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 209 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 210 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 211 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 212 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 213 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 214 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 215 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 216 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 217 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 218 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 219 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 220 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 221 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 222 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 223 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 224 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 225 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 226 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 227 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 228 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 229 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 230 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 231 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 232 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 233 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 234 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 235 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 236 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 237 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 238 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 239 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 240 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 241 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 242 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 243 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 244 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 245 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 246 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 247 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 248 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 249 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 250 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 251 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20996 ; free virtual = 27170
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20996 ; free virtual = 27170
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20924 ; free virtual = 27116
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20923 ; free virtual = 27117
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' (multest.cc:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' (multest.cc:98).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2.1' (multest.cc:106) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:142) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<64, 64>' (multest.cc:240).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<32, 64>' (multest.cc:245).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:245).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:265).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (multest.cc:284) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:298) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' (multest.cc:46).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-2' (multest.cc:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' (multest.cc:158).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-3' (multest.cc:169) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-4' (multest.cc:185) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:100) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:103) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (multest.cc:106) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:128) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:142) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<64, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<32, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:251) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:252) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:253) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:254) in function 'karastuba_mul_MUL_stage<16, 64>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:284) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:298) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:51) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:162) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (multest.cc:164) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (multest.cc:169) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (multest.cc:185) in function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102]WARNING: [SCHED 204-62] II = 252 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 253 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 254 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 255 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 526.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 635.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.18 seconds; current allocated memory: 661.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.89 seconds; current allocated memory: 670.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 676.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_0' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mul_I_O' is 113839 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 13.68 seconds; current allocated memory: 692.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_2' is 7178 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 2.97 seconds; current allocated memory: 706.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_MUL_st_2' is 108768 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 731.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'CAT_I_I_I_O_2' is 49373 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 739.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32s_32s_32_5_1' to 'karastuba_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_ADD_SU_2' is 182187 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 758.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_5' is 5280 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 4.46 seconds; current allocated memory: 789.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_I_O_2' is 13352 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 2.51 seconds; current allocated memory: 794.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 1.68 seconds; current allocated memory: 805.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_MUL_st_1' is 492960 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 10.09 seconds; current allocated memory: 888.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_I_O_1' is 50192 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_I_O_1'.
 Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-102] Partitioning array 'add0.digits.data.V' (multest.cc:227) automatically.
INFO: [XFORM 203-102] Partitioning array 'add1.digits.data.V' (multest.cc:229) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'lhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs0_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'rhs1_tmp.digits.data.V' (multest.cc:249) automatically.
INFO: [XFORM 203-102] Partitioning array 'add2.digits.data.V' (multest.cc:273) automatically.
INFO: [XFORM 203-102] Partitioning array 'z1.digits.data.V' (multest.cc:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'z0.digits.data.V' (multest.cc:323) automatically.
INFO: [XFORM 203-102] Partitioning array 'z2.digits.data.V' (multest.cc:324) automatically.
INFO: [XFORM 203-102] Partitioning array 'cross_mul.digits.data.V' (multest.cc:325) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_lhs.digits.data.V' (multest.cc:326) automatically.
INFO: [XFORM 203-102] Partitioning array 'inter_rhs.digits.data.V' (multest.cc:327) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (multest.cc:153:5) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:265:46) to (multest.cc:309:1) in function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:265:46) to (multest.cc:309:1) in function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20495 ; free virtual = 26754
WARNING: [XFORM 203-631] Renaming function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' to 'sub_I_O' (multest.cc:78:2)
WARNING: [XFORM 203-631] Renaming function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' to 'sub_I_O.1' (multest.cc:78:2)
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:111:2)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:228:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:228:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:56:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:320:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:251:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:257:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:214:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:275:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:275:2)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' to 'add_I_O' (multest.cc:56:9)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' to 'add_I_O.1' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' to 'add_I_O.2' (multest.cc:56:2)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:3)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:174:3)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:353:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:358:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:18 . Memory (MB): peak = 1280.539 ; gain = 846.059 ; free physical = 20084 ; free virtual = 26372
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'add_I_O.2' to 'add_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'add_I_O.1' to 'add_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'sub_I_O.1' to 'sub_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'mul_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 43.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 79.27 seconds; current allocated memory: 455.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.83 seconds; current allocated memory: 459.019 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 49.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 460.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 461.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 50.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 462.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 464.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 22.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 466.314 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 467.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 53.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 469.548 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 472.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 105.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 473.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 477.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 9.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 479.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 479.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 116.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 480.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 483.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 117.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 486.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 495.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.3 seconds; current allocated memory: 499.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 500.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sub_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 501.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 503.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 42.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 505.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 507.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 114.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 510.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 517.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 233.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.05 seconds; current allocated memory: 519.140 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 533.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 252.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.97 seconds; current allocated memory: 538.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 549.428 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lhs0_tmp.digits.data[2].V', multest.cc:251) on array 'lhs_digits_data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lhs_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 286.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.63 seconds; current allocated memory: 555.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.1 seconds; current allocated memory: 588.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'add_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 33.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.44 seconds; current allocated memory: 597.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 600.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sub_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'sub_I_O'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 65.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 602.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1 seconds; current allocated memory: 605.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CAT_I_I_I_O'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Function: CAT_I_I_I_O): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' and 'store' operation ('w_digits_data_V_addr_58_write_ln162', multest.cc:162) of constant 0 on array 'w_digits_data_V'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('w_digits_data_V_addr_58_write_ln192', multest.cc:192) of variable 'add_ln209_346', multest.cc:192 on array 'w_digits_data_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 140.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.72 seconds; current allocated memory: 609.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 614.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_ADD_SU'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 70, Depth = 240.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.2 seconds; current allocated memory: 615.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 633.733 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'karastuba_mul_templa.3'.
WARNING: [SCHED 204-62] II = 70 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 71 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 72 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 73 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 74 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 75 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 76 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 77 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 78 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 79 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 80 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 81 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 82 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 83 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 84 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 85 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 86 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 87 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 88 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 89 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 90 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 91 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 92 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 93 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 94 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 95 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 96 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 97 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 98 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 99 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 100 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 101 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 102 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 103 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 104 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 105 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 106 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 107 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 108 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 109 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 110 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 111 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 112 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 113 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 114 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 115 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 116 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 117 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 118 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 119 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 120 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 121 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 122 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 123 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 124 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 125 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 126 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 127 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 128 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 129 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 130 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 131 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 132 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 133 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 134 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 135 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 136 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 137 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 138 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 139 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 140 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 141 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 142 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 143 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 144 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 145 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 146 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 147 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 148 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 149 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 150 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 151 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 152 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 153 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 154 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 155 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 156 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 157 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 158 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 159 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 160 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 161 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 162 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 163 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 164 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 165 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 166 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 167 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 168 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 169 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 170 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 171 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 172 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 173 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 174 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 175 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 176 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 177 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 178 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 179 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 180 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 181 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 182 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 183 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 184 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 185 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 186 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 187 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 188 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 189 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 190 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 191 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 192 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 193 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 194 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 195 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 196 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 197 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 198 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 199 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 200 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 201 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 202 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 203 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 204 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 205 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 206 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 207 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 208 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 209 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 210 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 211 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 212 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 213 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 214 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 215 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 216 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 217 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 218 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 219 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 220 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 221 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 222 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 223 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 224 is infeasible due to multiple pipeline iteration latency = 240 and incompatible II = 70 of 'call' operation ('_ln329', multest.cc:329) to 'karastuba_mul_ADD_SU'.
WARNING: [SCHED 204-62] II = 225 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 226 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 227 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 228 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 229 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 230 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 231 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 232 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 233 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 234 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 235 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 236 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 237 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 238 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 239 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 240 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 241 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 242 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 243 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 244 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 245 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 246 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 247 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 248 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 249 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 250 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 251 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 252 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 253 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 254 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
WARNING: [SCHED 204-62] II = 255 is infeasible due to multiple pipeline iteration latency = 286 and incompatible II = 32 of 'call' operation ('call_ret', multest.cc:328) to 'karastuba_mul_MUL_st'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 256, Depth = 526.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 635.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.98 seconds; current allocated memory: 661.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.32 seconds; current allocated memory: 670.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.96 seconds; current allocated memory: 676.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_0' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mul_I_O' is 113839 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 12.41 seconds; current allocated memory: 692.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_2' is 7178 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 706.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_MUL_st_2' is 108768 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 731.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'CAT_I_I_I_O_2' is 49373 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 739.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32s_32s_32_5_1' to 'karastuba_mul_mulcud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_ADD_SU_2' is 182187 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 758.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_5' is 5280 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 4.01 seconds; current allocated memory: 789.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_I_O_2' is 13352 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 794.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 1.62 seconds; current allocated memory: 805.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_MUL_st_1' is 492960 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 10.2 seconds; current allocated memory: 888.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_I_O_1' is 50192 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 6.38 seconds; current allocated memory: 900.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sub_I_O_1' is 68112 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 912.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'CAT_I_I_I_O_1' is 190841 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 3.1 seconds; current allocated memory: 935.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_ADD_SU_1' is 764228 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulcud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 13.54 seconds; current allocated memory: 994.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_4' is 10400 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 13.41 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa' is 8256 from HDL expression: (1'b1 == ap_ce_reg)
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 14.85 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_MUL_st' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 11.67 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'add_I_O' is 198688 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'add_I_O'.
INFO: [HLS 200-111]  Elapsed time: 15.54 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sub_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'sub_I_O' is 268320 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'sub_I_O'.
INFO: [HLS 200-111]  Elapsed time: 5.34 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'CAT_I_I_I_O' is 12064 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_ADD_SU' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 6.31 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'karastuba_mul_templa_3' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 6.19 seconds; current allocated memory: 1.376 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhseOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 14.36 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 392.93 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulcud_MulnS_1'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_lhsdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_resfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:33 ; elapsed = 00:06:21 . Memory (MB): peak = 2304.539 ; gain = 1870.059 ; free physical = 20155 ; free virtual = 26558
INFO: [VHDL 208-304] Generating VHDL RTL for karastuba_mul.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21759 ; free virtual = 27897
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21759 ; free virtual = 27897
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21737 ; free virtual = 27889
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21728 ; free virtual = 27883
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:257) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:275) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:276) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 961.027 ; gain = 526.547 ; free physical = 21690 ; free virtual = 27839
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:323:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:323:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:323:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:249:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:249:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:214:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:289:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:303:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:289:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:303:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:353:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:358:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 21532 ; free virtual = 27707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.96 seconds; current allocated memory: 300.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 301.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 301.615 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 301.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 302.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 302.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 302.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 303.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 303.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 304.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 304.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 304.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 305.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 305.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 305.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 306.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 307.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 307.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 308.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 308.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 308.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 309.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 309.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 310.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 311.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 312.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.06 seconds; current allocated memory: 314.027 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 314.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 314.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 314.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 315.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 316.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.15 seconds; current allocated memory: 317.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 318.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 321.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 324.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 326.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 328.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32s_32s_32_5_1' to 'karastuba_mul_mulocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 331.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_inter_lhs_digits_dat' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_inter_rhs_digits_dat' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 334.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 336.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 338.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 341.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDFfa' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulocq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 343.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temHfu' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:330:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:330:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:330:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:330:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:330:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:331:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:331:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:331:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:331:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:331:100
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21478 ; free virtual = 27711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21476 ; free virtual = 27709
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21435 ; free virtual = 27697
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:258) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21413 ; free virtual = 27678
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:258) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:277) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:277) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:277) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:278) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.tmp_bits' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.tmp_bits' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.tmp_bits' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.tmp_bits' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'z0.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'z2.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'cross_mul.digits.data.V' should be updated in process function 'karastuba_mul_MUL_stage<64, 64>', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] Reading dataflow channel 'res.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'res.digits.data.V' has read and write operations in process function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'res.digits.data.V' should be updated in process function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc187'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc364'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21365 ; free virtual = 27633
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc' to 'karastuba_mul_templa.3' (multest.cc:325)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:322:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc364' to 'karastuba_mul_templa.5' (multest.cc:325)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:322:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc187' to 'karastuba_mul_templa.7' (multest.cc:325)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:322:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:242:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:204:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:255:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:255:79)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:291:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:305:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:355:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:360:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:254:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:255:79)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V.i' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V.i' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:291:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:305:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V.i' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V.i' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:291:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:305:13)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 21229 ; free virtual = 27481
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.54 seconds; current allocated memory: 333.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 333.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 333.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 333.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 333.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 333.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 334.290 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 334.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_templa_2' consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:214->multest.cc:231) to 'mul_I_O' [72]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 335.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 335.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_MUL_st_2' consists of the following:
	'call' operation ('res_tmp_bits_write_a', multest.cc:214->multest.cc:258->multest.cc:204) to 'mul_I_O' [116]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 335.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 336.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 336.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 337.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:277->multest.cc:331) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:277->multest.cc:331).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:290->multest.cc:331) and 'add' operation ('add_ln700_16', multest.cc:289->multest.cc:331).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:304->multest.cc:331) and 'add' operation ('add_ln700_18', multest.cc:303->multest.cc:331).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 337.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 338.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (4.457ns) exceeds the target (target clock period: 3ns, clock uncertainty: 0.375ns, effective delay budget: 2.625ns).
WARNING: [SCHED 204-21] The critical path in module 'karastuba_mul_templa_8' consists of the following:
	'call' operation ('_ln331', multest.cc:331) to 'karastuba_mul_ADD_SU.2' [47]  (4.46 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 338.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 338.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 339.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 339.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 340.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 340.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 341.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 341.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:277->multest.cc:331) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:277->multest.cc:331).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:290->multest.cc:331) and 'add' operation ('add_ln700_22', multest.cc:289->multest.cc:331).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:344:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:344:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:344:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:344:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:344:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:345:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:345:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:345:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:345:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:345:100
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21204 ; free virtual = 27620
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21205 ; free virtual = 27621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21186 ; free virtual = 27607
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:261) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21159 ; free virtual = 27582
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:261) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:287) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:288) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:287) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:288) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:287) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:288) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc196'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc319'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21110 ; free virtual = 27530
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc' to 'karastuba_mul_templa.3' 
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:336:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc319' to 'karastuba_mul_templa.5' (multest.cc:336:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:336:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc196' to 'karastuba_mul_templa.7' (multest.cc:336:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:336:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:368:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:373:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:250:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:265:34)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:267:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:269:41)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:250:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:265:34)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:267:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:269:41)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:250:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:251:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:252:79)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:253:79)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:265:34)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:267:34)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:269:41)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:315:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:322:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:315:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:322:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:315:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:322:35)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_templa.3' to 'karastuba_mul_templa.3.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 20943 ; free virtual = 27363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.71 seconds; current allocated memory: 323.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 323.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 323.724 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 323.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 324.479 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 325.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 325.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 325.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 325.989 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 326.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 327.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 327.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:287) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:287).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:300) and 'add' operation ('add_ln700_16', multest.cc:299).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:314) and 'add' operation ('add_ln700_18', multest.cc:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 327.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 328.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 328.804 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 329.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 329.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 329.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 330.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 331.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 332.137 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 332.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:287) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:287).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:300) and 'add' operation ('add_ln700_22', multest.cc:299).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:314) and 'add' operation ('add_ln700_24', multest.cc:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 333.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 333.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 333.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.16 seconds; current allocated memory: 334.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 335.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 335.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 336.792 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 338.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_34', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_35', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.43 seconds; current allocated memory: 340.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 340.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:287) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:287).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:300) and 'add' operation ('add_ln700_16', multest.cc:299).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:314) and 'add' operation ('add_ln700_18', multest.cc:313).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 340.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 341.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 341.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 343.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.48 seconds; current allocated memory: 344.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.24 seconds; current allocated memory: 345.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 3.42 seconds; current allocated memory: 347.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_7'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 347.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 349.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 352.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 354.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 357.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_p_res_digits_data_V' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 360.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z0_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z2_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_8'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 364.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 365.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z0_digits_data_V_i' to 'karastuba_mul_MULHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z2_digits_data_V_i' to 'karastuba_mul_MULIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_cross_mul_digits_da' to 'karastuba_mul_MULJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 368.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 371.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_p_res_digits_data_V' to 'karastuba_mul_ADDMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 374.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data_V' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data_V' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_lhs_digits_dat' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_rhs_digits_dat' to 'karastuba_mul_temRg6' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d2_A' is changed to 'fifo_w2_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 378.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 380.562 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MUL0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MUL1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z0_digits_data_V_i' to 'karastuba_mul_MUL2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z2_digits_data_V_i' to 'karastuba_mul_MUL3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MUL4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 383.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.75 seconds; current allocated memory: 388.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADD5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADD6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data_V' to 'karastuba_mul_ADD7jG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 391.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_tem8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_tem9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_tembak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_lhs_digits_dat' to 'karastuba_mul_tembbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_rhs_digits_dat' to 'karastuba_mul_tembck' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_A' is changed to 'fifo_w5_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 394.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhsbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resbfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 397.303 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 382.26 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_MULmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDrcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temsc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temsc4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDMgi_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temNgs_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temNgs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w5_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:373:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:373:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:373:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:373:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:373:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:374:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:374:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:374:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:374:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:374:100
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21601 ; free virtual = 27794
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21599 ; free virtual = 27792
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21559 ; free virtual = 27770
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21554 ; free virtual = 27769
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:317) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc196'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc319'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21509 ; free virtual = 27725
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc' to 'karastuba_mul_templa.3' 
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:365:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc319' to 'karastuba_mul_templa.5' (multest.cc:365:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:365:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc196' to 'karastuba_mul_templa.7' (multest.cc:365:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:365:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:398:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:403:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:351:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:351:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:351:35)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_templa.3' to 'karastuba_mul_templa.3.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 21343 ; free virtual = 27562
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.65 seconds; current allocated memory: 324.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 324.142 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 324.210 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 324.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 324.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 325.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 325.781 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 326.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 326.558 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 327.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 327.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 328.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 328.594 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 329.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 329.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 329.879 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:100
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21593 ; free virtual = 27774
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21593 ; free virtual = 27774
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21519 ; free virtual = 27738
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21516 ; free virtual = 27740
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:317) automatically.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc196'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc319'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21496 ; free virtual = 27710
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc' to 'karastuba_mul_templa.3' 
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc319' to 'karastuba_mul_templa.5' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc196' to 'karastuba_mul_templa.7' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:402:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:407:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_templa.3' to 'karastuba_mul_templa.3.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 21326 ; free virtual = 27541
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.18 seconds; current allocated memory: 324.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 324.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 324.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 324.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 325.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 325.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 325.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 326.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 326.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 327.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 327.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 328.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 328.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 329.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 329.561 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 329.961 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 330.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 330.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 331.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 332.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 333.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 333.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_22', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_24', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 334.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 334.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 334.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 335.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.26 seconds; current allocated memory: 336.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 336.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.44 seconds; current allocated memory: 337.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 339.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_34', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_35', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.46 seconds; current allocated memory: 341.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 341.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 342.191 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 342.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 343.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 344.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 346.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.25 seconds; current allocated memory: 346.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 348.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_7'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 349.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 350.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 353.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 355.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 359.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_p_res_digits_data_V' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 362.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z0_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z2_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_8'.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 365.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 367.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z0_digits_data_V_i' to 'karastuba_mul_MULHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z2_digits_data_V_i' to 'karastuba_mul_MULIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_cross_mul_digits_da' to 'karastuba_mul_MULJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 370.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.5 seconds; current allocated memory: 374.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_p_res_digits_data_V' to 'karastuba_mul_ADDMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 377.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data_V' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data_V' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_lhs_digits_dat' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_rhs_digits_dat' to 'karastuba_mul_temRg6' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d2_A' is changed to 'fifo_w2_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 381.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 383.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MUL0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MUL1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z0_digits_data_V_i' to 'karastuba_mul_MUL2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z2_digits_data_V_i' to 'karastuba_mul_MUL3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MUL4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 386.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.81 seconds; current allocated memory: 391.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADD5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADD6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data_V' to 'karastuba_mul_ADD7jG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 394.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_tem8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_tem9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_tembak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_lhs_digits_dat' to 'karastuba_mul_tembbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_rhs_digits_dat' to 'karastuba_mul_tembck' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_A' is changed to 'fifo_w5_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 397.763 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:100
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:399:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:412:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21323 ; free virtual = 27610
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21323 ; free virtual = 27610
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21242 ; free virtual = 27590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21237 ; free virtual = 27580
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (multest.cc:399) to a process function for dataflow in function 'karastuba_mul'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (multest.cc:412) to a process function for dataflow in function 'karastuba_mul'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc198'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc321'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc444'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul', detected/extracted 4 process function(s): 
	 'Block_codeRepl10_proc'
	 'Loop_1_proc'
	 'karastuba_mul_template<64, 64>'
	 'Loop_2_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:261:17) to (multest.cc:282:17) in function 'karastuba_mul_MUL_stage<64, 64>'... converting 3 basic blocks.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 21209 ; free virtual = 27532
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc444' to 'karastuba_mul_templa.3' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:363:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc321' to 'karastuba_mul_templa.5' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc198' to 'karastuba_mul_templa.7' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl10_proc' to 'Block_codeRepl10_pro' 
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:404:4)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl10_pro' to 'Block_codeRepl10_pro.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 21014 ; free virtual = 27344
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.15 seconds; current allocated memory: 353.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 353.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 353.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 353.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 353.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 353.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 353.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 353.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 354.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 354.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 354.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 355.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 355.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 356.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 356.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 357.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 357.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 358.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 358.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 359.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 359.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 359.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 360.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 361.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 362.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 362.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_22', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_24', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 363.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 363.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 364.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 364.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 365.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 365.958 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 366.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.93 seconds; current allocated memory: 368.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_34', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_35', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 370.268 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 370.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 371.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 371.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 371.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.62 seconds; current allocated memory: 373.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.72 seconds; current allocated memory: 375.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 375.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 375.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.58 seconds; current allocated memory: 377.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.54 seconds; current allocated memory: 379.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 380.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 380.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_7'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 380.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 381.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 384.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 387.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 390.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_p_res_digits_data_V' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 393.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z0_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z2_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_8'.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 397.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 399.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z0_digits_data_V_i' to 'karastuba_mul_MULHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z2_digits_data_V_i' to 'karastuba_mul_MULIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_cross_mul_digits_da' to 'karastuba_mul_MULJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 401.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.48 seconds; current allocated memory: 405.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_p_res_digits_data_V' to 'karastuba_mul_ADDMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 408.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data_V' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data_V' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_lhs_digits_dat' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_rhs_digits_dat' to 'karastuba_mul_temRg6' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d2_A' is changed to 'fifo_w2_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 412.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.42 seconds; current allocated memory: 414.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MUL0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MUL1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z0_digits_data_V_i' to 'karastuba_mul_MUL2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z2_digits_data_V_i' to 'karastuba_mul_MUL3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MUL4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 417.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.79 seconds; current allocated memory: 421.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADD5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADD6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data_V' to 'karastuba_mul_ADD7jG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 424.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_tem8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_tem9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_tembak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_lhs_digits_dat' to 'karastuba_mul_tembbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_rhs_digits_dat' to 'karastuba_mul_tembck' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_A' is changed to 'fifo_w5_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 428.394 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.83 seconds; current allocated memory: 430.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resbek' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 431.854 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 380.95 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_MULmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDrcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temsc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temsc4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDMgi_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temNgs_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temNgs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'karastuba_mul_MULWhU' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'karastuba_mul_MULWhU_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADD7jG_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_tem8jQ_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_tem8jQ_memcore_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'karastuba_mul_tembck' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'karastuba_mul_tembck_rom' using block ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_i_U(fifo_w5_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_c_i_U(fifo_w5_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_c_U(fifo_w5_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_c_U(fifo_w1_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:100
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:399:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:412:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20843 ; free virtual = 27411
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20843 ; free virtual = 27411
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20835 ; free virtual = 27420
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_MUL_stage<16, 32>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20817 ; free virtual = 27416
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_MUL_stage<16, 32>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' (multest.cc:317) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (multest.cc:399) to a process function for dataflow in function 'karastuba_mul'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (multest.cc:412) to a process function for dataflow in function 'karastuba_mul'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data' has read operations in process function 'karastuba_mul_MUL_stage<16, 32>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 32>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 32>_Block__proc57'
	 'karastuba_mul_MUL_stage<16, 32>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul', detected/extracted 4 process function(s): 
	 'Block_codeRepl10_proc'
	 'Loop_1_proc'
	 'karastuba_mul_template<16, 32>'
	 'Loop_2_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multest.cc:261:17) to (multest.cc:282:17) in function 'karastuba_mul_MUL_stage<16, 32>'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20792 ; free virtual = 27399
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>_Block__proc57' to 'karastuba_mul_templa.1' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.2' (multest.cc:363:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 32>' to 'karastuba_mul_MUL_st' (multest.cc:214:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:404:4)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data' (multest.cc:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data' (multest.cc:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:354:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20715 ; free virtual = 27324
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.59 seconds; current allocated memory: 204.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 204.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 204.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 204.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:111) and 'add' operation ('add_ln111', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln112', multest.cc:112) of variable 'add_ln112', multest.cc:112 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:111) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:132) and 'add' operation ('tmp_5', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:146) and 'add' operation ('tmp_7', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 205.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 206.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln56', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln56_1', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 206.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 206.962 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 207.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:175) and 'add' operation ('tmp_19', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:191) and 'add' operation ('tmp_20', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 207.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 208.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln56', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:329) and 'add' operation ('add_ln328', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:343) and 'add' operation ('add_ln342', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 208.799 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 209.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 209.654 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 210.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 210.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 210.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 210.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 211.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 211.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 212.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 215.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_res_digits_data_assi' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_res_digits_data_assi_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 217.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 220.405 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 223.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_z0_digits_data' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_z2_digits_data' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 226.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 227.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data' to 'karastuba_mul_lhsxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data' to 'karastuba_mul_resyd2' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 228.560 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 380.95 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
WARNING: [RTMG 210-274] Memory 'karastuba_mul_MULg8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'karastuba_mul_MULg8j_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_MULmb6_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDrcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temsc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temsc4_memcore_ram (RAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'karastuba_mul_temwdI' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'karastuba_mul_temwdI_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_i_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_i_U(fifo_w4_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:100
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:399:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:412:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20511 ; free virtual = 27293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20511 ; free virtual = 27293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20474 ; free virtual = 27291
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_MUL_stage<16, 32>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20454 ; free virtual = 27272
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_MUL_stage<16, 32>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' (multest.cc:317) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'lhs.digits.data' in function 'karastuba_mul' (multest.cc:404:4).
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (multest.cc:399) to a process function for dataflow in function 'karastuba_mul'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (multest.cc:412) to a process function for dataflow in function 'karastuba_mul'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data' has read operations in process function 'karastuba_mul_MUL_stage<16, 32>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data' has read operations in process function 'karastuba_mul_MUL_stage<16, 32>'.
WARNING: [XFORM 203-713] All the elements of global array 'lhs.digits.data' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rhs.digits.data' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 32>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 32>_Block__proc57'
	 'karastuba_mul_MUL_stage<16, 32>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul', detected/extracted 4 process function(s): 
	 'Block_codeRepl11_proc'
	 'Loop_1_proc'
	 'karastuba_mul_template<16, 32>'
	 'Loop_2_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20416 ; free virtual = 27243
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>_Block__proc57' to 'karastuba_mul_templa.1' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.2' (multest.cc:363:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 32>' to 'karastuba_mul_MUL_st' (multest.cc:214:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 32>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:404:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:406:4)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data' (multest.cc:254:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data' (multest.cc:259:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data' (multest.cc:264:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data' (multest.cc:269:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:354:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20349 ; free virtual = 27191
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.38 seconds; current allocated memory: 206.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 206.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 206.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 206.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:111) and 'add' operation ('add_ln111', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln112', multest.cc:112) of variable 'add_ln112', multest.cc:112 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:111) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:132) and 'add' operation ('tmp_5', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:146) and 'add' operation ('tmp_7', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 207.328 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 207.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln56', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln56_1', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 208.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 208.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 208.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 209.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:175) and 'add' operation ('tmp_19', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:191) and 'add' operation ('tmp_20', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 210.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 210.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln56', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:329) and 'add' operation ('add_ln328', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp', multest.cc:343) and 'add' operation ('add_ln342', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 210.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 211.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 211.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 212.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 212.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 212.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 212.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 213.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 214.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 215.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 218.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_res_digits_data_assi' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_res_digits_data_assi_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 220.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 223.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 226.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_z0_digits_data' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_z2_digits_data' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 230.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 231.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data' to 'karastuba_mul_lhsxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data' to 'karastuba_mul_rhsyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data' to 'karastuba_mul_reszec' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 232.328 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:377:100
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:70
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:74
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:78
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:89
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: multest.cc:378:100
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:399:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: multest.cc:412:2
WARNING: [HLS 200-471] Dataflow form checks found 12 issue(s) in file multest.cc
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19910 ; free virtual = 27192
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19907 ; free virtual = 27189
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19856 ; free virtual = 27186
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19848 ; free virtual = 27182
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_MUL_stage<16, 64>' (multest.cc:278) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:316) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' (multest.cc:317) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (multest.cc:399) to a process function for dataflow in function 'karastuba_mul'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (multest.cc:412) to a process function for dataflow in function 'karastuba_mul'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<16, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<32, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'lhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'lhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'rhs.digits.data.V' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'rhs.digits.data.V' has read operations in process function 'karastuba_mul_MUL_stage<64, 64>'.
WARNING: [XFORM 203-713] All the elements of global array 'lhs.digits.data.V' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'rhs.digits.data.V' should be updated in process function 'Loop_1_proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<16, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<16, 64>_Block__proc198'
	 'karastuba_mul_MUL_stage<16, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<32, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<32, 64>_Block__proc321'
	 'karastuba_mul_MUL_stage<32, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul_template<64, 64>', detected/extracted 3 process function(s): 
	 'karastuba_mul_template<64, 64>_Block__proc444'
	 'karastuba_mul_MUL_stage<64, 64>'
	 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>'.
INFO: [XFORM 203-712] Applying dataflow to function 'karastuba_mul', detected/extracted 4 process function(s): 
	 'Block_codeRepl11_proc'
	 'Loop_1_proc'
	 'karastuba_mul_template<64, 64>'
	 'Loop_2_proc'.
WARNING: [XFORM 203-124] Array  'hs_input.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19827 ; free virtual = 27141
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>_Block__proc444' to 'karastuba_mul_templa.3' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.4' (multest.cc:363:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>_Block__proc321' to 'karastuba_mul_templa.5' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.6' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>_Block__proc198' to 'karastuba_mul_templa.7' (multest.cc:369:1)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.8' (multest.cc:369:5)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<64, 64>' to 'karastuba_mul_MUL_st' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<32, 64>' to 'karastuba_mul_MUL_st.1' (multest.cc:37:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_MUL_stage<16, 64>' to 'karastuba_mul_MUL_st.2' (multest.cc:204:37)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<64, 64>' to 'karastuba_mul_ADD_SU' (multest.cc:51:31)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<32, 64>' to 'karastuba_mul_ADD_SU.1' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_ADD_SUB_CAT_stage<16, 64>' to 'karastuba_mul_ADD_SU.2' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11_proc' to 'Block_codeRepl11_pro' 
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:404:4)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:406:4)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:254:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_lhs.digits.data.V' (multest.cc:259:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:264:46)
INFO: [HLS 200-472] Inferring partial write operation for 'inter_rhs.digits.data.V' (multest.cc:269:46)
INFO: [HLS 200-472] Inferring partial write operation for 'z0.digits.data.V' (multest.cc:285:2)
INFO: [HLS 200-472] Inferring partial write operation for 'z2.digits.data.V' (multest.cc:291:2)
INFO: [HLS 200-472] Inferring partial write operation for 'cross_mul.digits.data.V' (multest.cc:297:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:330:13)
INFO: [HLS 200-472] Inferring partial write operation for '_res.digits.data.V' (multest.cc:344:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:354:2)
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl11_pro' to 'Block_codeRepl11_pro.1' 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 19590 ; free virtual = 26951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.2' to 'karastuba_mul_MUL_st_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.2' to 'karastuba_mul_ADD_SU_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.8' to 'karastuba_mul_templa_8'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_MUL_st.1' to 'karastuba_mul_MUL_st_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_ADD_SU.1' to 'karastuba_mul_ADD_SU_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.56 seconds; current allocated memory: 354.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 354.914 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 355.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 355.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 355.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 355.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 355.267 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 355.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:132) and 'add' operation ('tmp_V_4', multest.cc:131).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:146) and 'add' operation ('tmp_V_5', multest.cc:145).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 355.927 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 356.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_2' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 356.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 356.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 357.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 358.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_24', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_25', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 358.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 359.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_2' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 359.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 360.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 360.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 360.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa_1' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_10', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 361.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 361.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 362.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 363.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_29', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_30', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 364.132 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 364.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_22', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU_1' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_24', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 365.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 365.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 366.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 366.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:228) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:228).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_templa' (Loop: Loop 2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:230) and 'add' operation ('add_ln700_7', multest.cc:56->multest.cc:230).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 367.491 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 367.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 368.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.02 seconds; current allocated memory: 370.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:175) and 'add' operation ('tmp_V_34', multest.cc:174).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'CAT_I_I_I_O' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:191) and 'add' operation ('tmp_V_35', multest.cc:190).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 372.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 372.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:57->multest.cc:316) and 'add' operation ('add_ln700', multest.cc:56->multest.cc:316).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:329) and 'add' operation ('add_ln700_16', multest.cc:328).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-68] The II Violation in module 'karastuba_mul_ADD_SU' (Loop: Loop 4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('tmp.V', multest.cc:343) and 'add' operation ('add_ln700_18', multest.cc:342).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 373.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 374.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 374.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 376.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.52 seconds; current allocated memory: 377.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 377.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 378.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.34 seconds; current allocated memory: 379.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc'.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 381.341 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_3'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 382.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 382.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_7'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 382.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 383.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 386.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_digits_data_V' to 'karastuba_mul_MULeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_digits_data_V' to 'karastuba_mul_MULfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_digits_data_V' to 'karastuba_mul_MULg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_digits_data_V' to 'karastuba_mul_MULhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs0_tmp_digits_data' to 'karastuba_mul_MULibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_lhs1_tmp_digits_data' to 'karastuba_mul_MULjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs0_tmp_digits_data' to 'karastuba_mul_MULkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_rhs1_tmp_digits_data' to 'karastuba_mul_MULlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as' to 'karastuba_mul_MULmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_res_digits_data_V_as_1' to 'karastuba_mul_MULncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_2_p_cross_mul_digits_da' to 'karastuba_mul_MULocq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_2'.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 389.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 392.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_add2_digits_data_V' to 'karastuba_mul_ADDpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_z1_digits_data_V' to 'karastuba_mul_ADDqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_2_p_res_digits_data_V' to 'karastuba_mul_ADDrcU' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_2'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 395.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z0_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_z2_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_cross_mul_digits_dat' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_lhs_digits_dat' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_8_inter_rhs_digits_dat' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_8'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 399.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 401.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_digits_data_V' to 'karastuba_mul_MULzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_digits_data_V' to 'karastuba_mul_MULAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_digits_data_V' to 'karastuba_mul_MULBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_digits_data_V' to 'karastuba_mul_MULCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs0_tmp_digits_data' to 'karastuba_mul_MULDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_lhs1_tmp_digits_data' to 'karastuba_mul_MULEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs0_tmp_digits_data' to 'karastuba_mul_MULFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_rhs1_tmp_digits_data' to 'karastuba_mul_MULGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z0_digits_data_V_i' to 'karastuba_mul_MULHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_z2_digits_data_V_i' to 'karastuba_mul_MULIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_1_p_cross_mul_digits_da' to 'karastuba_mul_MULJfO' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st_1'.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 404.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 408.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_add2_digits_data_V' to 'karastuba_mul_ADDKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_z1_digits_data_V' to 'karastuba_mul_ADDLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_1_p_res_digits_data_V' to 'karastuba_mul_ADDMgi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU_1'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 411.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data_V' to 'karastuba_mul_temNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data_V' to 'karastuba_mul_temOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_lhs_digits_dat' to 'karastuba_mul_temQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_inter_rhs_digits_dat' to 'karastuba_mul_temRg6' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w2_d2_A' is changed to 'fifo_w2_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 415.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data_V' to 'karastuba_mul_temShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data_V' to 'karastuba_mul_temThq' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 417.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_MUL_st' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_digits_data_V' to 'karastuba_mul_MULUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_digits_data_V' to 'karastuba_mul_MULVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_digits_data_V' to 'karastuba_mul_MULWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_digits_data_V' to 'karastuba_mul_MULXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs0_tmp_digits_data' to 'karastuba_mul_MULYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_lhs1_tmp_digits_data' to 'karastuba_mul_MULZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs0_tmp_digits_data' to 'karastuba_mul_MUL0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_rhs1_tmp_digits_data' to 'karastuba_mul_MUL1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z0_digits_data_V_i' to 'karastuba_mul_MUL2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_z2_digits_data_V_i' to 'karastuba_mul_MUL3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_MUL_st_p_cross_mul_digits_da' to 'karastuba_mul_MUL4jc' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_MUL_st'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 420.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 425.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_ADD_SU' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_add2_digits_data_V' to 'karastuba_mul_ADD5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_z1_digits_data_V' to 'karastuba_mul_ADD6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_ADD_SU_p_res_digits_data_V' to 'karastuba_mul_ADD7jG' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_ADD_SU'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 428.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_tem8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_tem9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_cross_mul_digits_dat' to 'karastuba_mul_tembak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_lhs_digits_dat' to 'karastuba_mul_tembbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_inter_rhs_digits_dat' to 'karastuba_mul_tembck' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w5_d2_A' is changed to 'fifo_w5_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_4'.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 432.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 434.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/hs_input_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'karastuba_mul/res_output_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'karastuba_mul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_lhs_digits_data_V' to 'karastuba_mul_lhsbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_rhs_digits_data_V' to 'karastuba_mul_rhsbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_res_digits_data_V' to 'karastuba_mul_resbfk' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d2_A' is changed to 'fifo_w1_d2_A_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 435.847 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 380.95 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'karastuba_mul_mulbkb_MulnS_0'
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temcud_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_MULmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDrcU_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temsc4_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temsc4_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z2_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cross_mul_tmp_bits_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_lhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'inter_rhs_tmp_bits_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_ADDMgi_ram (RAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO karastuba_mul_temNgs_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'karastuba_mul_temNgs_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'lhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rhs_tmp_bits_c_U(fifo_w2_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'z0_tmp_bits_c_U(fifo_w5_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20087 ; free virtual = 27458
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20087 ; free virtual = 27458
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20121 ; free virtual = 27442
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20125 ; free virtual = 27433
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:71) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:48) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:231) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:253) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:264) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:228) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:228) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 20074 ; free virtual = 27399
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:103:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:100:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:51:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:51:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:162:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:162:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:320:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:325:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:100:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:112:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:119:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:147:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:246:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:247:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:248:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:249:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:58:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:85:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:278:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:292:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:162:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:164:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:176:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:180:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:192:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19975 ; free virtual = 27311
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:111) and 'add' operation ('add_ln700', multest.cc:111).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln112', multest.cc:112) of variable 'add_ln209_1', multest.cc:112 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:111) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.89 seconds; current allocated memory: 243.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.944 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 244.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.916 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 245.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 245.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 246.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 247.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 247.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 248.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 248.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 249.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 250.389 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 251.168 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 251.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 252.400 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 252.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 253.254 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.07 seconds; current allocated memory: 254.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.94 seconds; current allocated memory: 256.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 257.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 260.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 263.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 264.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 268.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 273.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 275.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19730 ; free virtual = 27140
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19730 ; free virtual = 27140
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19699 ; free virtual = 27125
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:238) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19688 ; free virtual = 27116
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:72) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:49) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:235) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:238) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:235) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:235) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19651 ; free virtual = 27084
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:105:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:102:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:52:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:52:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:52:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:52:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:52:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:52:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:165:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:165:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:165:33)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:102:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:114:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:121:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:135:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:149:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:86:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:165:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:179:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:183:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:165:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:179:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:183:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:86:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:86:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:59:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:165:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:179:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:183:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:195:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19548 ; free virtual = 26996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:113) and 'add' operation ('add_ln700', multest.cc:113).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln114', multest.cc:114) of variable 'add_ln209_1', multest.cc:114 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:113) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln114', multest.cc:114) of variable 'add_ln209_1', multest.cc:114 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:113) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 18.99 seconds; current allocated memory: 242.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 243.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 243.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 244.379 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 244.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 246.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 246.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 246.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 247.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 247.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 248.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 249.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 250.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 250.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 251.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 251.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 252.106 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.8 seconds; current allocated memory: 253.487 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.62 seconds; current allocated memory: 254.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 255.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.58 seconds; current allocated memory: 258.036 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 260.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 262.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'karastuba_mul_templa_5/ap_return' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 265.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 270.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 272.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20365 ; free virtual = 27711
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20365 ; free virtual = 27711
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20326 ; free virtual = 27692
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20312 ; free virtual = 27679
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:237) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 20233 ; free virtual = 27606
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:107:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:104:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:104:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:151:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 20110 ; free virtual = 27502
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:115) and 'add' operation ('add_ln700', multest.cc:115).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 19.3 seconds; current allocated memory: 243.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 243.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 244.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 244.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 245.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.914 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 246.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 247.269 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 247.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 248.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 248.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 249.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 250.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 251.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 251.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.06 seconds; current allocated memory: 252.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 252.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 253.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 254.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.9 seconds; current allocated memory: 256.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 257.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 260.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 263.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 264.853 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 268.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 273.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 275.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210] ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20131 ; free virtual = 27554
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20131 ; free virtual = 27554
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20067 ; free virtual = 27497
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20055 ; free virtual = 27485
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:273) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19982 ; free virtual = 27414
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:107:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:104:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.1' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O' (multest.cc:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:104:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:151:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:197:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 19926 ; free virtual = 27380
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:115) and 'add' operation ('add_ln115', multest.cc:115).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln116', multest.cc:116) of variable 'add_ln116', multest.cc:116 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:115) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.13 seconds; current allocated memory: 156.139 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 156.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 156.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 157.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 157.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 157.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 158.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 159.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 159.413 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 159.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 160.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 163.787 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 165.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_digits_data' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_digits_data' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_digits_data' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_digits_data' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z0_digits_data' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z2_digits_data' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add2_digits_data' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_z1_digits_data' to 'karastuba_mul_temqcK' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20180 ; free virtual = 27642
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20180 ; free virtual = 27642
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20170 ; free virtual = 27640
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20114 ; free virtual = 27639
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 32>, Bignum<64, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 32>, Bignum<32, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<128, 32>, Bignum<128, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 32>, Bignum<64, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 32>, Bignum<32, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<128, 32>, Bignum<128, 32> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 32>, Bignum<64, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 32>, Bignum<32, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<128, 32>, Bignum<128, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 32>, Bignum<64, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 32>, Bignum<32, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<128, 32>, Bignum<128, 32> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 32>, Bignum<8, 32> >' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template_z1<16, 32>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 32>' into 'karastuba_mul_template<16, 32>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template<16, 32>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 32>, Bignum<32, 32> >' into 'karastuba_mul_template<32, 32>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 32>, Bignum<32, 32> >' into 'karastuba_mul_template<32, 32>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 32>, Bignum<64, 32> >' into 'karastuba_mul_template<64, 32>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 32>, Bignum<64, 32> >' into 'karastuba_mul_template<64, 32>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<128, 32>, Bignum<128, 32> >' into 'karastuba_mul_template<128, 32>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<128, 32>, Bignum<128, 32> >' into 'karastuba_mul_template<128, 32>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 32>, Bignum<16, 32> >' into 'karastuba_mul_template_z1<32, 32>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 32>, Bignum<32, 32> >' into 'karastuba_mul_template_z1<64, 32>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 32>, Bignum<64, 32> >' into 'karastuba_mul_template_z1<128, 32>' (multest.cc:237) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20029 ; free virtual = 27592
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:107:10) in function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 32>, Bignum<16, 32> >' to 'mul_I_O' (multest.cc:104:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 32>' to 'karastuba_mul_templa' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 32>' to 'karastuba_mul_templa.1' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 32>' to 'karastuba_mul_templa.2' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<128, 32>' to 'karastuba_mul_templa.3' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 32>' to 'karastuba_mul_templa.4' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 32>' to 'karastuba_mul_templa.5' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 32>' to 'karastuba_mul_templa.6' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<128, 32>' to 'karastuba_mul_templa.7' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 32>, Bignum<64, 32>, Bignum<64, 32>, Bignum<128, 32> >' to 'CAT_I_I_I_O' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 32>, Bignum<32, 32>, Bignum<32, 32>, Bignum<64, 32> >' to 'CAT_I_I_I_O.1' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 32>, Bignum<16, 32>, Bignum<16, 32>, Bignum<32, 32> >' to 'CAT_I_I_I_O.2' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<128, 32>, Bignum<128, 32>, Bignum<128, 32>, Bignum<256, 32> >' to 'CAT_I_I_I_O.3' (multest.cc:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:104:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:151:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:35)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:35)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:35)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data' (multest.cc:197:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1088.539 ; gain = 654.059 ; free physical = 19921 ; free virtual = 27476
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.6' to 'karastuba_mul_templa_6'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.3' to 'CAT_I_I_I_O_3'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.7' to 'karastuba_mul_templa_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k', multest.cc:115) and 'add' operation ('add_ln115', multest.cc:115).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_addr_1_write_ln116', multest.cc:116) of variable 'add_ln116', multest.cc:116 on array 'w_digits_data' and 'load' operation ('w_digits_data_load_1', multest.cc:115) on array 'w_digits_data'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 9.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.43 seconds; current allocated memory: 252.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 253.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 253.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 253.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 254.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 254.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 256.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 256.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 256.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.45 seconds; current allocated memory: 257.241 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 257.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 258.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 259.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 260.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 260.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.01 seconds; current allocated memory: 261.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 261.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 262.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 264.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 266.313 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 267.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.57 seconds; current allocated memory: 269.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 269.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 269.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.72 seconds; current allocated memory: 273.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.44 seconds; current allocated memory: 278.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.4 seconds; current allocated memory: 280.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_32ns_32ns_64_5_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 9.82 seconds; current allocated memory: 286.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 289.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 290.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_lhs0_digits_data' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_lhs1_digits_data' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_rhs0_digits_data' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_rhs1_digits_data' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z0_digits_data' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z2_digits_data' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_add2_digits_data' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_6_z1_digits_data' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_6'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 294.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 298.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 300.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data' to 'karastuba_mul_temEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data' to 'karastuba_mul_temFfa' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 304.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add0_digits_data' to 'karastuba_mul_temGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_add1_digits_data' to 'karastuba_mul_temHfu' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa'.
INFO: [HLS 200-111]  Elapsed time: 1.47 seconds; current allocated memory: 309.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O'.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 311.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data' to 'karastuba_mul_temIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data' to 'karastuba_mul_temJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data' to 'karastuba_mul_temKfY' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.375ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'multest.cc' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20018 ; free virtual = 27579
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20018 ; free virtual = 27579
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20016 ; free virtual = 27568
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 960.539 ; gain = 526.059 ; free physical = 20006 ; free virtual = 27560
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:74) in function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' completely with a factor of 0.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (multest.cc:50) in function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' completely with a factor of 0.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<8, 64>, Bignum<8, 64> >' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template_z1<16, 64>' (multest.cc:240) automatically.
INFO: [XFORM 203-602] Inlining function 'karastuba_mul_template<8, 64>' into 'karastuba_mul_template<16, 64>' (multest.cc:262) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template<16, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template<32, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:271) automatically.
INFO: [XFORM 203-602] Inlining function 'sub_I_O<Bignum<64, 64>, Bignum<64, 64> >' into 'karastuba_mul_template<64, 64>' (multest.cc:273) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<16, 64>, Bignum<16, 64> >' into 'karastuba_mul_template_z1<32, 64>' (multest.cc:237) automatically.
INFO: [XFORM 203-602] Inlining function 'add_I_O<Bignum<32, 64>, Bignum<32, 64> >' into 'karastuba_mul_template_z1<64, 64>' (multest.cc:237) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19969 ; free virtual = 27525
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (multest.cc:107:10) in function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'mul_I_O<Bignum<8, 64>, Bignum<16, 64> >' to 'mul_I_O' (multest.cc:104:48)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<64, 64>' to 'karastuba_mul_templa' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<32, 64>' to 'karastuba_mul_templa.1' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template_z1<16, 64>' to 'karastuba_mul_templa.2' (multest.cc:53:32)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<64, 64>' to 'karastuba_mul_templa.3' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<32, 64>' to 'karastuba_mul_templa.4' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'karastuba_mul_template<16, 64>' to 'karastuba_mul_templa.5' (multest.cc:53:50)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<64, 64>, Bignum<64, 64>, Bignum<64, 64>, Bignum<128, 64> >' to 'CAT_I_I_I_O' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<32, 64>, Bignum<32, 64>, Bignum<32, 64>, Bignum<64, 64> >' to 'CAT_I_I_I_O.1' (multest.cc:167:33)
WARNING: [XFORM 203-631] Renaming function 'CAT_I_I_I_O<Bignum<16, 64>, Bignum<16, 64>, Bignum<16, 64>, Bignum<32, 64> >' to 'CAT_I_I_I_O.2' (multest.cc:167:33)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add0.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'add1.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs.digits.data.V' (multest.cc:329:2)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs.digits.data.V' (multest.cc:334:2)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:104:40)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:116:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:123:17)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:151:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs0_tmp.digits.data' (multest.cc:255:55)
INFO: [HLS 200-472] Inferring partial write operation for 'lhs1_tmp.digits.data' (multest.cc:256:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs0_tmp.digits.data' (multest.cc:257:55)
INFO: [HLS 200-472] Inferring partial write operation for 'rhs1_tmp.digits.data' (multest.cc:258:55)
INFO: [HLS 200-472] Inferring partial write operation for 'add2.digits.data.V' (multest.cc:60:9)
INFO: [HLS 200-472] Inferring partial write operation for 'z1.digits.data.V' (multest.cc:88:4)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:287:13)
INFO: [HLS 200-472] Inferring partial write operation for 'res.digits.data.V' (multest.cc:301:13)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:167:48)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:169:35)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:181:9)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:185:41)
INFO: [HLS 200-472] Inferring partial write operation for 'w.digits.data.V' (multest.cc:197:9)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 961.020 ; gain = 526.539 ; free physical = 19828 ; free virtual = 27435
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'karastuba_mul' ...
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.2' to 'karastuba_mul_templa_2'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.2' to 'CAT_I_I_I_O_2'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.5' to 'karastuba_mul_templa_5'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.1' to 'karastuba_mul_templa_1'.
WARNING: [SYN 201-103] Legalizing function name 'CAT_I_I_I_O.1' to 'CAT_I_I_I_O_1'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.4' to 'karastuba_mul_templa_4'.
WARNING: [SYN 201-103] Legalizing function name 'karastuba_mul_templa.3' to 'karastuba_mul_templa_3'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'add' operation ('k.V', multest.cc:115) and 'add' operation ('add_ln700', multest.cc:115).
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
WARNING: [SCHED 204-68] The II Violation in module 'mul_I_O' (Loop: Loop 2.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('w_digits_data_V_addr_1_write_ln116', multest.cc:116) of variable 'add_ln209_1', multest.cc:116 on array 'w_digits_data_V' and 'load' operation ('w_digits_data_V_load_1', multest.cc:115) on array 'w_digits_data_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 11.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.08 seconds; current allocated memory: 243.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 243.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 244.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 244.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 244.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 245.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 245.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 246.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 247.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 247.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 248.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 248.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 8'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 249.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 250.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 251.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 251.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CAT_I_I_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 252.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 252.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul_templa_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 253.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 254.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'karastuba_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 256.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 257.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_I_O' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_mul_64ns_64ns_128_6_1' to 'karastuba_mul_mulbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'karastuba_mul_mulbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_I_O'.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 260.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add0_digits_data_V' to 'karastuba_mul_temcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_2_add1_digits_data_V' to 'karastuba_mul_temdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_2'.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 263.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_2'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 264.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_digits_data_V' to 'karastuba_mul_temeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_digits_data_V' to 'karastuba_mul_temfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_digits_data_V' to 'karastuba_mul_temg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_digits_data_V' to 'karastuba_mul_temhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs0_tmp_digits_data' to 'karastuba_mul_temibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_lhs1_tmp_digits_data' to 'karastuba_mul_temjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs0_tmp_digits_data' to 'karastuba_mul_temkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_rhs1_tmp_digits_data' to 'karastuba_mul_temlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z0_digits_data_V' to 'karastuba_mul_temmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z2_digits_data_V' to 'karastuba_mul_temncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_cross_mul_digits_dat' to 'karastuba_mul_temocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_add2_digits_data_V' to 'karastuba_mul_tempcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_5_z1_digits_data_V' to 'karastuba_mul_temqcK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_5'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 268.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add0_digits_data_V' to 'karastuba_mul_temrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_1_add1_digits_data_V' to 'karastuba_mul_temsc4' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'karastuba_mul_templa_1'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 273.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CAT_I_I_I_O_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CAT_I_I_I_O_1'.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 275.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'karastuba_mul_templa_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_digits_data_V' to 'karastuba_mul_temtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_digits_data_V' to 'karastuba_mul_temudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_digits_data_V' to 'karastuba_mul_temvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_digits_data_V' to 'karastuba_mul_temwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs0_tmp_digits_data' to 'karastuba_mul_temxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_lhs1_tmp_digits_data' to 'karastuba_mul_temyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs0_tmp_digits_data' to 'karastuba_mul_temzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_rhs1_tmp_digits_data' to 'karastuba_mul_temAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z0_digits_data_V' to 'karastuba_mul_temBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'karastuba_mul_templa_4_z2_digits_data_V' to 'karastuba_mul_temCeG' due to the length limit 20
INFO: [SYN 201-210]