- {MinimumRequiredVersion: 4.33.0}
- aquavanjaram
- gfx942
- [Device 0049, Device 0050]
- Activation: false
  ActivationComputeDataType: 0
  ActivationNoGuard: false
  ActivationType: none
  AllowNoFreeDims: false
  AssignedDerivedParameters: true
  Batched: true
  BetaOnlyUseBias: false
  BiasDataTypeList: []
  BiasSrc: D
  ComplexConjugateA: false
  ComplexConjugateB: false
  ComputeDataType: 0
  DataType: 0
  DataTypeA: 0
  DataTypeB: 0
  DataTypeE: 0
  DestDataType: 0
  F32XdlMathOp: 0
  Gradient: false
  GroupedGemm: false
  HighPrecisionAccumulate: false
  Index0: 0
  Index01A: 0
  Index01B: 1
  Index1: 1
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  IndexAssignmentsLD: [4, 5, 6, 7]
  IndexAssignmentsMetadata: [3, 0, 2]
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  IndexUnrollM: 0
  IndicesBatch: [2]
  IndicesFree: [0, 1]
  IndicesSummation: [3]
  MirrorDimsA: []
  MirrorDimsB: []
  MirrorDimsMetadata: []
  NumIndicesBatch: 1
  NumIndicesC: 3
  NumIndicesFree: 2
  NumIndicesLD: 4
  NumIndicesSummation: 1
  OperationType: GEMM
  SetConstStrideA: []
  SetConstStrideB: []
  SetConstStrideBias: []
  SilentHighPrecisionAccumulate: false
  Sparse: 0
  StridedBatched: true
  SupportUserArgs: true
  TLUA: true
  TLUB: true
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileAwareSelection: false
  TileB: 1
  TotalIndices: 4
  TransposeA: false
  TransposeB: true
  UseBeta: true
  UseBias: 0
  UseE: false
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  UseScaleAB: ''
  UseScaleAlphaVec: 0
  UseScaleCD: false
- - InnerUnroll: 1
    KernelLanguage: Assembly
    LdsPadA: -1
    LdsPadB: -1
    LdsPadMetadata: 0
    LdsBlockSizePerPadA: -1
    LdsBlockSizePerPadB: -1
    LdsBlockSizePerPadMetadata: 0
    TransposeLDS: -1
    MaxOccupancy: 40
    VectorWidthA: -1
    VectorWidthB: -1
    VectorStore: -1
    StoreVectorWidth: -1
    GlobalReadVectorWidthA: -1
    GlobalReadVectorWidthB: -1
    LocalReadVectorWidth: -1
    WaveSeparateGlobalReadA: 0
    WaveSeparateGlobalReadB: 0
    WaveSeparateGlobalReadMetadata: 0
    UnrollLoopSwapGlobalReadOrder: 0
    PrefetchGlobalRead: 1
    PrefetchLocalRead: 1
    ClusterLocalRead: 1
    SuppressNoLoadLoop: false
    ExpandPointerSwap: true
    ScheduleGlobalRead: 1
    ScheduleLocalWrite: 1
    ScheduleIterAlg: 3
    GlobalReadPerMfma: 1
    LocalWritePerMfma: -1
    InterleaveAlpha: 0
    OptNoLoadLoop: 1
    BufferLoad: true
    BufferStore: true
    DirectToVgprA: false
    DirectToVgprB: false
    DirectToVgprSparseMetadata: false
    DirectToLds: false
    UseSgprForGRO: -1
    UseInstOffsetForGRO: 0
    AssertSummationElementMultiple: 1
    AssertFree0ElementMultiple: 1
    AssertFree1ElementMultiple: 1
    AssertAIGreaterThanEqual: -1
    AssertAILessThanEqual: -1
    StaggerU: 32
    StaggerUStride: 256
    StaggerUMapping: 0
    MagicDivAlg: 2
    GlobalSplitU: 1
    GlobalSplitUAlgorithm: MultipleBuffer
    GlobalSplitUCoalesced: false
    GlobalSplitUWorkGroupMappingRoundRobin: false
    Use64bShadowLimit: 1
    NumLoadsCoalescedA: 1
    NumLoadsCoalescedB: 1
    WorkGroup:
    - 16
    - 16
    - 1
    WorkGroupMapping: 8
    WorkGroupMappingXCC: 1
    WorkGroupMappingXCCGroup: -1
    ThreadTile:
    - 4
    - 4
    WavefrontSize: 64
    MatrixInstruction: []
    1LDSBuffer: 0
    DepthU: 16
    NonTemporalE: 0
    NonTemporalD: 0
    NonTemporalC: 0
    NonTemporalA: 0
    NonTemporalB: 0
    NonTemporalWS: 0
    NonTemporalMetadata: 0
    NonTemporal: -1
    PreloadKernArgs: true
    CustomKernelName: ''
    NoReject: false
    MinVgprNumber: 0
    MaxVgprNumber: 256
    StoreRemapVectorWidth: 0
    SourceSwap: false
    StorePriorityOpt: false
    NumElementsPerBatchStore: 0
    StoreSyncOpt: 0
    GroupLoadStore: false
    MIArchVgpr: false
    StreamK: 0
    StreamKAtomic: 0
    StreamKXCCMapping: 0
    DebugStreamK: 0
    ActivationFused: true
    ActivationFuncCall: true
    ActivationAlt: false
    WorkGroupReduction: false
    ConvertAfterDS: false
    ForceDisableShadowInit: false
    SolutionIndex: -1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 2
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT128x112x32_MI16x16x1_SN_GRVWA4_GRVWB2_LBSPPA512_LBSPPB448_LPA0_LPB0_MIWT2_7_NLCA1_NLCB7_SVW2_VWA2_VWB1_WG64_4_1
    LSCA: 128
    LSCB: 16
    LSPA: 8
    LSPB: 32
    LVCA: 32
    LVCB: 8
    LVPA: 2
    LVPB: 16
    LdsBlockSizePerPadA: 512
    LdsBlockSizePerPadB: 448
    LdsInitCVgprs: false
    LdsNumElements: 7680
    LdsNumElementsAlignedA: 4096
    LdsNumElementsAlignedB: 3584
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 4096
    LdsOffsetB_Blk: 12288
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 7680
    LdsOffsetMetadata_Blk: 12288
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [4, 1]
    MIWaveTile: [2, 7]
    MIWaveTileA: 2
    MIWaveTileB: 7
    MIWaveTileMetadata: 0
    MacroTile0: 128
    MacroTile1: 112
    MacroTileA: 128
    MacroTileB: 112
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 56
    NumGlobalWriteVectorsPerThread: 28
    NumLoadsA: 4
    NumLoadsB: 7
    NumLoadsCoalescedB: 7
    NumLoadsPerpendicularA: 4
    NumLoadsPerpendicularB: 1
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 0
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT128x112x32_MI16x16x1_SN_GRVWA4_GRVWB2_GSU1_LBSPPA512_LBSPPB448_LPA0_LPB0_MIWT2_7_NLCA1_NLCB7_SU0_SUM0_SUS0_SVW2_VWA2_VWB1_WG64_4_1_WGM0
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 2
    SubGroup0: 16
    SubGroup1: 16
    SubGroupA: 16
    SubGroupB: 16
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 7
    ThreadTileA: 8
    ThreadTileB: 7
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 1
    WorkGroup: [64, 4, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 2
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT144x256x32_MI16x16x1_SN_GRVWA2_GRVWB4_LBSPPA576_LBSPPB1024_LPA0_LPB0_MIWT9_4_NLCA9_NLCB1_SVW1_VWA1_VWB4_WG16_16_1
    LSCA: 16
    LSCB: 256
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 64
    LVPA: 16
    LVPB: 1
    LdsBlockSizePerPadA: 576
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumElements: 12800
    LdsNumElementsAlignedA: 4608
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 4608
    LdsOffsetB_Blk: 20992
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 12800
    LdsOffsetMetadata_Blk: 20992
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [9, 4]
    MIWaveTileA: 9
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 144
    MacroTile1: 256
    MacroTileA: 144
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 144
    NumGlobalWriteVectorsPerThread: 144
    NumLoadsA: 9
    NumLoadsB: 8
    NumLoadsCoalescedA: 9
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 1
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT144x256x32_MI16x16x1_SN_GRVWA2_GRVWB4_GSU1_LBSPPA576_LBSPPB1024_LPA0_LPB0_MIWT9_4_NLCA9_NLCB1_SU0_SUM0_SUS0_SVW1_VWA1_VWB4_WG16_16_1_WGM40
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 36
    ThreadTile1: 4
    ThreadTileA: 36
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 4
    WorkGroupMapping: 40
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT64x64x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA256_LBSPPB256_LPA0_LPB0_MIWT2_2_NLCA1_NLCB1_SVW2_VWA2_VWB2_WG32_8_1
    LSCA: 64
    LSCB: 64
    LSPA: 16
    LSPB: 16
    LVCA: 16
    LVCB: 16
    LVPA: 4
    LVPB: 4
    LdsBlockSizePerPadA: 256
    LdsBlockSizePerPadB: 256
    LdsInitCVgprs: false
    LdsNumElements: 4096
    LdsNumElementsAlignedA: 2048
    LdsNumElementsAlignedB: 2048
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 4096
    LdsOffsetB: 2048
    LdsOffsetB_Blk: 6144
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 4096
    LdsOffsetMetadata_Blk: 6144
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [2, 2]
    MIWaveTileA: 2
    MIWaveTileB: 2
    MIWaveTileMetadata: 0
    MacroTile0: 64
    MacroTile1: 64
    MacroTileA: 64
    MacroTileB: 64
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 16
    NumGlobalWriteVectorsPerThread: 8
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 2
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT64x64x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA256_LBSPPB256_LPA0_LPB0_MIWT2_2_NLCA1_NLCB1_SU4_SUM0_SUS256_SVW2_VWA2_VWB2_WG32_8_1_WGM40
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 8
    ThreadTile1: 2
    ThreadTileA: 8
    ThreadTileB: 2
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 2
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 40
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT224x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA896_LBSPPB1024_LPA0_LPB0_MIWT14_4_NLCA7_NLCB1_SVW2_VWA2_VWB4_WG16_16_1
    LSCA: 32
    LSCB: 256
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 64
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPadA: 896
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 15360
    LdsOffsetMetadata_Blk: 23552
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [14, 4]
    MIWaveTileA: 14
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 7
    NumLoadsB: 8
    NumLoadsCoalescedA: 7
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 3
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT224x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA896_LBSPPB1024_LPA0_LPB0_MIWT14_4_NLCA7_NLCB1_SU4_SUM0_SUS256_SVW2_VWA2_VWB4_WG16_16_1_WGM40
    SourceSwap: true
    StaggerU: 4
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 56
    ThreadTile1: 4
    ThreadTileA: 56
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroupMapping: 40
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 2
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT224x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA896_LBSPPB1024_LPA0_LPB0_MIWT14_4_NLCA7_NLCB1_SVW2_VWA2_VWB4_WG16_16_1
    LSCA: 32
    LSCB: 256
    LSPA: 32
    LSPB: 4
    LVCA: 8
    LVCB: 64
    LVPA: 8
    LVPB: 1
    LdsBlockSizePerPadA: 896
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumElements: 15360
    LdsNumElementsAlignedA: 7168
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 7168
    LdsOffsetB_Blk: 23552
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 15360
    LdsOffsetMetadata_Blk: 23552
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [1, 4]
    MIWaveTile: [14, 4]
    MIWaveTileA: 14
    MIWaveTileB: 4
    MIWaveTileMetadata: 0
    MacroTile0: 224
    MacroTile1: 256
    MacroTileA: 224
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 224
    NumGlobalWriteVectorsPerThread: 112
    NumLoadsA: 7
    NumLoadsB: 8
    NumLoadsCoalescedA: 7
    NumLoadsPerpendicularA: 1
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 4
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT224x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA896_LBSPPB1024_LPA0_LPB0_MIWT14_4_NLCA7_NLCB1_SU8_SUM0_SUS256_SVW2_VWA2_VWB4_WG16_16_1_WGM40
    SourceSwap: true
    StaggerU: 8
    StoreVectorWidth: 2
    SubGroup0: 4
    SubGroup1: 64
    SubGroupA: 4
    SubGroupB: 64
    ThreadTile: [1, 1]
    ThreadTile0: 56
    ThreadTile1: 4
    ThreadTileA: 56
    ThreadTileB: 4
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 2
    VectorWidthB: 4
    WorkGroupMapping: 40
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 32
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 4
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT8_8_NLCA1_NLCB1_SVW4_VWA4_VWB4_WG32_8_1
    LSCA: 256
    LSCB: 256
    LSPA: 4
    LSPB: 4
    LVCA: 64
    LVCB: 64
    LVPA: 1
    LVPB: 1
    LdsBlockSizePerPadA: 1024
    LdsBlockSizePerPadB: 1024
    LdsInitCVgprs: false
    LdsNumElements: 16384
    LdsNumElementsAlignedA: 8192
    LdsNumElementsAlignedB: 8192
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 16384
    LdsOffsetB: 8192
    LdsOffsetB_Blk: 24576
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 16384
    LdsOffsetMetadata_Blk: 24576
    LdsPadA: 0
    LdsPadB: 0
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 8
    LoopUnroll: 32
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [8, 8]
    MIWaveTileA: 8
    MIWaveTileB: 8
    MIWaveTileMetadata: 0
    MacroTile0: 256
    MacroTile1: 256
    MacroTileA: 256
    MacroTileB: 256
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: true
    NumElementsPerThread: 256
    NumGlobalWriteVectorsPerThread: 64
    NumLoadsA: 8
    NumLoadsB: 8
    NumLoadsPerpendicularA: 8
    NumLoadsPerpendicularB: 8
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 5
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT256x256x32_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA1024_LBSPPB1024_LPA0_LPB0_MIWT8_8_NLCA1_NLCB1_SU8_SUM0_SUS256_SVW4_VWA4_VWB4_WG32_8_1_WGM8
    SourceSwap: true
    StaggerU: 8
    StoreVectorWidth: 4
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 32
    ThreadTile1: 8
    ThreadTileA: 32
    ThreadTileB: 8
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 4
    VectorWidthB: 4
    WorkGroup: [32, 8, 1]
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 32
    _DepthUA: 32
    _DepthUB: 32
    _DepthUMetadata: 32
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 1
  - 1LDSBuffer: 1
    ActivationFuncCall: false
    AssertFree0ElementMultiple: 8
    AssertFree1ElementMultiple: 8
    AssertSummationElementMultiple: 32
    AssignedDerivedParameters: true
    AssignedProblemIndependentDerivedParameters: true
    CUCount:
    CodeObjectVersion: default
    DepthU: 64
    DirectToLdsA: false
    DirectToLdsB: false
    EdgeType: ShiftPtr
    EnableF32XdlMathOp: false
    EnableMatrixInstruction: true
    ExpandPointerSwap: 0
    GlobalReadVectorWidthA: 4
    GlobalReadVectorWidthB: 4
    GlobalWriteVectorWidth: 1
    GuaranteeNoPartialA: true
    GuaranteeNoPartialB: true
    GuaranteeNoPartialMetadata: true
    ISA: [9, 4, 2]
    InternalSupportParams: {SupportCustomStaggerU: true, SupportCustomWGM: true, SupportUserGSU: true,
      UseUniversalArgs: true}
    KernelNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT32x32x64_MI16x16x1_SN_GRVWA4_GRVWB4_LBSPPA128_LBSPPB128_LPA16_LPB16_MIWT1_1_NLCA1_NLCB1_SVW1_VWA1_VWB1_WG32_8_1
    LSCA: 32
    LSCB: 32
    LSPA: 32
    LSPB: 32
    LVCA: 8
    LVCB: 8
    LVPA: 8
    LVPB: 8
    LdsBlockSizePerPadA: 128
    LdsBlockSizePerPadB: 128
    LdsInitCVgprs: false
    LdsNumElements: 6144
    LdsNumElementsAlignedA: 3072
    LdsNumElementsAlignedB: 3072
    LdsNumElementsAlignedMetadata: 0
    LdsOffsetA: 0
    LdsOffsetA_Blk: 8192
    LdsOffsetB: 3072
    LdsOffsetB_Blk: 11264
    LdsOffsetBias: 0
    LdsOffsetBiasGSU: 0
    LdsOffsetBiasNonGSU: 0
    LdsOffsetMetadata: 6144
    LdsOffsetMetadata_Blk: 11264
    LdsPadA: 16
    LdsPadB: 16
    LdsPadMetadata: -1
    LocalReadVectorWidth: 1
    LocalSplitU: 1
    LocalWriteUseSgprA: false
    LocalWriteUseSgprB: false
    LoopIters: 16
    LoopUnroll: 64
    MFMA_BF16_1K: false
    MIBlock: [16, 16, 4, 1, 1, 1]
    MIInputPerThread: 1
    MIInputPerThreadA: 1
    MIInputPerThreadB: 1
    MIInputPerThreadMetadata: 1
    MIOutputVectorWidth: 4
    MIRegPerOut: 1
    MIWaveGroup: [2, 2]
    MIWaveTile: [1, 1]
    MIWaveTileA: 1
    MIWaveTileB: 1
    MIWaveTileMetadata: 0
    MacroTile0: 32
    MacroTile1: 32
    MacroTileA: 32
    MacroTileB: 32
    MatrixInstB: 1
    MatrixInstBM: 1
    MatrixInstBN: 1
    MatrixInstK: 4
    MatrixInstM: 16
    MatrixInstN: 16
    MatrixInstruction: [16, 16, 4, 1]
    NoLdsWriteCode: false
    NoTailLoop: false
    NumElementsPerThread: 4
    NumGlobalWriteVectorsPerThread: 4
    NumLoadsA: 2
    NumLoadsB: 2
    NumLoadsPerpendicularA: 2
    NumLoadsPerpendicularB: 2
    NumThreads: 256
    PackedC0IdxChars: [I]
    PackedC0IndicesX: [0]
    PackedC1IdxChars: [J]
    PackedC1IndicesX: [1]
    PrefetchGlobalRead: 2
    SolutionIndex: 6
    SolutionNameMin: Cijk_Ailk_Bjlk_SB_UserArgs_MT32x32x64_MI16x16x1_SN_GRVWA4_GRVWB4_GSU1_LBSPPA128_LBSPPB128_LPA16_LPB16_MIWT1_1_NLCA1_NLCB1_SU0_SUM0_SUS0_SVW1_VWA1_VWB1_WG32_8_1_WGM0
    SourceSwap: true
    StaggerU: 0
    StaggerUStride: 0
    StoreVectorWidth: 1
    SubGroup0: 8
    SubGroup1: 32
    SubGroupA: 8
    SubGroupB: 32
    ThreadTile: [1, 1]
    ThreadTile0: 4
    ThreadTile1: 1
    ThreadTileA: 4
    ThreadTileB: 1
    TransposeLDS: 0
    TransposeLDSMetadata: true
    UnrollMajorLDSA: 0
    UnrollMajorLDSB: 0
    UnrollMajorLDSMetadata: true
    Valid: true
    VectorWidthA: 1
    VectorWidthB: 1
    WorkGroup: [32, 8, 1]
    WorkGroupMapping: 0
    WorkspaceCheck: [4, 0, 1]
    _DepthU: 64
    _DepthUA: 64
    _DepthUB: 64
    _DepthUMetadata: 64
    _GlobalAccumulation: MultipleBuffer
    _UseSgprForGRO: 1
    _VectorStore: 1
    _WorkspaceSizePerElemBias: 0
    _WorkspaceSizePerElemC: 4
    _staggerStrideShift: 0
- [2, 3, 0, 1]
- - - [512, 512, 1, 512, 512, 512, 512, 512]
    - [6, 0.0]
  - - [1024, 1024, 1, 1024, 1024, 1024, 1024, 1024]
    - [2, 0.0]
  - - [2048, 2048, 1, 2048, 2048, 2048, 2048, 2048]
    - [0, 0.0]
  - - [4096, 4096, 1, 4096, 4096, 4096, 4096, 4096]
    - [4, 0.0]
  - - [4096, 4096, 1, 8192, 4096, 4096, 4096, 4096]
    - [3, 0.0]
  - - [4864, 4096, 1, 8192, 4864, 4864, 4864, 4096]
    - [5, 0.0]
  - - [8192, 8192, 1, 8192, 8192, 8192, 8192, 8192]
    - [1, 0.0]
- 
- 
- DeviceEfficiency
- Equality
