
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000175                       # Number of seconds simulated
sim_ticks                                   174849500                       # Number of ticks simulated
final_tick                                  174849500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40780                       # Simulator instruction rate (inst/s)
host_op_rate                                    76063                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               82463310                       # Simulator tick rate (ticks/s)
host_mem_usage                                 801264                       # Number of bytes of host memory used
host_seconds                                     2.12                       # Real time elapsed on the host
sim_insts                                       86465                       # Number of instructions simulated
sim_ops                                        161278                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           48896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          129088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             177984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         48896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2017                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2781                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          279646210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          738280636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1017926846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     279646210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        279646210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3294262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3294262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3294262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         279646210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         738280636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021221107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2781                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4542                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       17                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 290688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  177984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     174807000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   507                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                   481                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1047                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    1                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    3                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    5                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    8                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1740                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     518                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    504.938704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   313.181344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   402.707348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          113     19.79%     19.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          113     19.79%     39.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           57      9.98%     49.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      5.60%     55.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.38%     59.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           23      4.03%     63.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      3.85%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.93%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          175     30.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          571                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     81354000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               166516500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   22710000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17911.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36661.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1662.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1017.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3965                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62654.84                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3362940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1772265                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28938420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         13522080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32714010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               579840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        45404490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy          778560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              127072605                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.752102                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            101609750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       209500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       5720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN      2031000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      67309000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     99580000                       # Time in different power states
system.mem_ctrls_1.actEnergy                   756840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   394680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3491460                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              9146220                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               510720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        48309210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        15040800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          3109080                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy               94895730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            542.726508                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            153357000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       742000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       5992000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      8352250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     39174250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      14650250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    105938750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   31504                       # Number of BP lookups
system.cpu.branchPred.condPredicted             31504                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2372                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                25481                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    3582                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                463                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25481                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               9701                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            15780                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1497                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   10                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       174849500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           349700                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              82545                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         144957                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       31504                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              13283                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        229623                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5235                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  228                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5430                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          299                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     19780                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   880                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             320755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.859681                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.339512                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   277352     86.47%     86.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2892      0.90%     87.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2325      0.72%     88.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2610      0.81%     88.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1955      0.61%     89.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2527      0.79%     90.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2485      0.77%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3862      1.20%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    24747      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               320755                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.090089                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.414518                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    63192                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                217171                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     34131                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  3644                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2617                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 253691                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2617                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    65315                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   86217                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6251                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     35356                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                124999                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 242626                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   409                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    768                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1955                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 121766                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              274483                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                595168                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           360977                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                14                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                179903                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    94580                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 45                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             46                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     16631                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                30707                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               17011                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1536                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              731                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     223599                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 473                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    201943                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               633                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           62794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        96151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            462                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        320755                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.629586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.640694                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              268488     83.71%     83.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                8631      2.69%     86.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                7461      2.33%     88.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                7065      2.20%     90.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                7870      2.45%     93.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8582      2.68%     96.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7407      2.31%     98.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                3645      1.14%     99.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1606      0.50%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          320755                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2061     74.81%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    432     15.68%     90.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   262      9.51%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1491      0.74%      0.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                154870     76.69%     77.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  492      0.24%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   482      0.24%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                28903     14.31%     92.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               15695      7.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               4      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 201943                       # Type of FU issued
system.cpu.iq.rate                           0.577475                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2755                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013642                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             728009                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            286887                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       193323                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  20                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 22                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            4                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 203197                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      10                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             6791                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         8062                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           44                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2946                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1124                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2617                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   12390                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 67005                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              224072                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               156                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 30707                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                17011                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                190                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     93                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 66920                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             44                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            630                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2469                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3099                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                196804                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 27964                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5139                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        43263                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    20291                       # Number of branches executed
system.cpu.iew.exec_stores                      15299                       # Number of stores executed
system.cpu.iew.exec_rate                     0.562780                       # Inst execution rate
system.cpu.iew.wb_sent                         194425                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        193327                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    132528                       # num instructions producing a value
system.cpu.iew.wb_consumers                    206544                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.552837                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.641645                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           63277                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              11                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2577                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       310563                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.519308                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.681995                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       271201     87.33%     87.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9395      3.03%     90.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5855      1.89%     92.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6487      2.09%     94.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2817      0.91%     95.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1865      0.60%     95.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1247      0.40%     96.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          931      0.30%     96.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10765      3.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       310563                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                86465                       # Number of instructions committed
system.cpu.commit.committedOps                 161278                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          36710                       # Number of memory references committed
system.cpu.commit.loads                         22645                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18204                       # Number of branches committed
system.cpu.commit.fp_insts                          2                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    160620                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2119                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          511      0.32%      0.32% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           123141     76.35%     76.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             452      0.28%     76.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              462      0.29%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           22645     14.04%     91.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          14065      8.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            161278                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 10765                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       524353                       # The number of ROB reads
system.cpu.rob.rob_writes                      459427                       # The number of ROB writes
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           28945                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       86465                       # Number of Instructions Simulated
system.cpu.committedOps                        161278                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               4.044411                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.044411                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.247255                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.247255                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   283799                       # number of integer regfile reads
system.cpu.int_regfile_writes                  158111                       # number of integer regfile writes
system.cpu.fp_regfile_reads                         8                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        4                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     89199                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    57142                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   87502                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1202                       # number of replacements
system.cpu.dcache.tags.tagsinuse           735.348192                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               31860                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2208                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.429348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   735.348192                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.718113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.718113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1006                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          699                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             75888                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            75888                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        19259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           19259                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        12600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          12600                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         31859                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            31859                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        31859                       # number of overall hits
system.cpu.dcache.overall_hits::total           31859                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          994                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1497                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1497                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         2491                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2491                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         2491                       # number of overall misses
system.cpu.dcache.overall_misses::total          2491                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     80169500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     80169500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    129643494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    129643494                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    209812994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    209812994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    209812994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    209812994                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        20253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        20253                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        14097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        34350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        34350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        34350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        34350                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.049079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049079                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.106193                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.106193                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.072518                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.072518                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.072518                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072518                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 80653.420523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80653.420523                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 86602.200401                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86602.200401                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 84228.419912                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 84228.419912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 84228.419912                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 84228.419912                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10918                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               201                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.318408                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          903                       # number of writebacks
system.cpu.dcache.writebacks::total               903                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          281                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          715                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1495                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1495                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2210                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     59101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59101500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    128068494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    128068494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    187169994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    187169994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    187169994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    187169994                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035303                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.106051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.106051                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.064338                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.064338                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.064338                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.064338                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 82659.440559                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82659.440559                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 85664.544482                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 85664.544482                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84692.304977                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84692.304977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84692.304977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84692.304977                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               416                       # number of replacements
system.cpu.icache.tags.tagsinuse           266.012886                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               18741                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               831                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.552347                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   266.012886                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.519556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.519556                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          415                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.810547                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             57015                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            57015                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst        18741                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           18741                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         18741                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            18741                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        18741                       # number of overall hits
system.cpu.icache.overall_hits::total           18741                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1039                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1039                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1039                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1039                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1039                       # number of overall misses
system.cpu.icache.overall_misses::total          1039                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     85238998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     85238998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     85238998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     85238998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     85238998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     85238998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        19780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        19780                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        19780                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        19780                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        19780                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        19780                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.052528                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.052528                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.052528                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.052528                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.052528                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.052528                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 82039.459095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82039.459095                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 82039.459095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82039.459095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 82039.459095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82039.459095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          416                       # number of writebacks
system.cpu.icache.writebacks::total               416                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          207                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          207                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          207                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          832                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          832                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          832                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          832                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          832                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          832                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     71069998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     71069998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     71069998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     71069998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     71069998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     71069998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.042063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.042063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.042063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.042063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.042063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.042063                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85420.670673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85420.670673                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85420.670673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85420.670673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85420.670673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85420.670673                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  1531.443860                       # Cycle average of tags in use
system.l2.tags.total_refs                        1929                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.694885                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        382.797602                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1148.646258                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.011682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.035054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.046736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1425                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.084717                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    218108                       # Number of tag accesses
system.l2.tags.data_accesses                   218108                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              903                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          416                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              416                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    59                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              67                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 67                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               133                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    67                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   192                       # number of demand (read+write) hits
system.l2.demand_hits::total                      259                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   67                       # number of overall hits
system.l2.overall_hits::cpu.data                  192                       # number of overall hits
system.l2.overall_hits::total                     259                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             1435                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1435                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           765                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              765                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          582                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             582                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 765                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2017                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2782                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                765                       # number of overall misses
system.l2.overall_misses::cpu.data               2017                       # number of overall misses
system.l2.overall_misses::total                  2782                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        28500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    124970500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     124970500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     69088500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69088500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     56541500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     56541500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      69088500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     181512000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        250600500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     69088500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    181512000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       250600500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          416                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          416                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               832                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2209                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3041                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              832                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2209                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3041                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.960509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.960509                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.919471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.919471                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.813986                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813986                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.919471                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.913083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.914831                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.919471                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.913083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.914831                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        28500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        28500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 87087.456446                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87087.456446                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90311.764706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90311.764706                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97150.343643                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97150.343643                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90311.764706                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 89991.075855                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90079.259526                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90311.764706                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 89991.075855                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90079.259526                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1435                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1435                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          765                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          765                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          582                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          582                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2782                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        18500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    110620500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    110620500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     61448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     61448500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     50731500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50731500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     61448500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    161352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    222800500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     61448500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    161352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    222800500                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.960509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.960509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.919471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.919471                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.813986                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813986                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.919471                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.913083                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.914831                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.919471                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.913083                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.914831                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77087.456446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77087.456446                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80324.836601                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80324.836601                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87167.525773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87167.525773                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80324.836601                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 79996.033713                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80086.448598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80324.836601                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 79996.033713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80086.448598                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          2791                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1345                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1435                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1435                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1346                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5571                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       178496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       178496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  178496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2782                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2782    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2782                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3384000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14810000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         4660                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         1619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    174849500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          912                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          416                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             299                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1494                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1494                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           832                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          715                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         5621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        79808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       199104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 278912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               9                       # Total snoops (count)
system.tol2bus.snoopTraffic                       576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3051                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3051    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3051                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            3649000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1248995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3312500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
