{"vcs1":{"timestamp_begin":1731840795.517826298, "rt":1.95, "ut":0.67, "st":0.26}}
{"vcselab":{"timestamp_begin":1731840797.552451153, "rt":1.13, "ut":0.31, "st":0.14}}
{"link":{"timestamp_begin":1731840798.760000514, "rt":0.52, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731840794.885785725}
{"VCS_COMP_START_TIME": 1731840794.885785725}
{"VCS_COMP_END_TIME": 1731843150.848770702}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331684}}
{"stitch_vcselab": {"peak_mem": 231552}}
