// Mem file initialization records.
//
// SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
// Vivado v2022.1 (64-bit)
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Created on Tuesday August 16, 2022 - 10:45:51 pm, from:
//
//     Map file     - c:\Users\Chick\Vivado Builds\FPGAPCIE\FPGAPCIE.gen\sources_1\bd\design_1\ip\design_1_ddr4_0_1\bd_0\bd_382b.bmm
//     Data file(s) - c:/Users/Chick/Vivado Builds/FPGAPCIE/FPGAPCIE.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_1/data/mb_bootloop_le.elf
//
// Address space 'design_1_i_ddr4_0_inst_u_ddr4_mem_intfc_u_ddr_cal_riu_mcs0_inst_microblaze_I.design_1_i_ddr4_0_inst_u_ddr4_mem_intfc_u_ddr_cal_riu_mcs0_inst_lmb_bram_I_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.
