module behav_counter(clk, out);

input   clk;
output out;

reg  [25:0] cnt;
reg out;

always @ (posedge clk)
begin
    cnt <= cnt + 1;
	 out <= 1'b0;
	 if (cnt == 2500000)
	 begin
		 cnt <= 0;
		 out <= 1'b1;
	 end
end 

endmodule