# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80025 kB (elbread=1280 elab2=78090 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:11, sábado, 11 de julho de 2020
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80025 kB (elbread=1280 elab2=78090 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:11, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80025 kB (elbread=1280 elab2=78090 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:11, sábado, 11 de julho de 2020
#  Simulation has been initialized
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/wave.asdb'.
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:12, sábado, 11 de julho de 2020
#  Simulation has been initialized
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/wave.asdb'.
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:20, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:21, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:24, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:28, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:30, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:34, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__20.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionExecution/ula.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# Warning: COMP96_0367: InstructionExecution/ula.vhd : (32, 4): Improper array length (64). Expected length is 32.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionExecution/ula.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# Error: COMP96_0263: InstructionExecution/ula.vhd : (32, 4): Type names are not allowed as primaries.
# Error: COMP96_0138: InstructionExecution/ula.vhd : (32, 21): The index types in the reference to the array object are incompatible with its range type.
# Error: COMP96_0090: InstructionExecution/ula.vhd : (32, 4): Expected array type.
# Error: COMP96_0077: InstructionExecution/ula.vhd : (32, 4): Undefined type of expression. Expected type 'STD_LOGIC_VECTOR'.
# Compile failure 4 Errors 0 Warnings  Analysis time :  46.0 [ms]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionExecution/ula.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# Error: COMP96_0019: InstructionExecution/ula.vhd : (32, 45): Keyword 'when' expected.
# Error: COMP96_0015: InstructionExecution/ula.vhd : (32, 45): ',' expected.
# Error: COMP96_0015: InstructionExecution/ula.vhd : (32, 57): '=>' expected.
# Compile failure 3 Errors 0 Warnings  Analysis time :  31.0 [ms]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionExecution/ula.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# Warning: COMP96_0367: InstructionExecution/ula.vhd : (32, 4): Improper array length (64). Expected length is 32.
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionExecution/ula.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# Compile success 0 Errors 0 Warnings  Analysis time :  93.0 [ms]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/InstructionDecode/uc1.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:54, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  14:55, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 1.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  15:02, sábado, 11 de julho de 2020
#  Simulation has been initialized
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.7 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  15:02, sábado, 11 de julho de 2020
#  Simulation has been initialized
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/wave.asdb'.
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  15:05, sábado, 11 de julho de 2020
#  Simulation has been initialized
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/wave.asdb'.
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work f_mips_design -2002  $dsn/src/femto_MIPS.vhd $dsn/src/memoria_principal.vhd $dsn/src/clock_10ns.vhd $dsn/src/forwarding.vhd $dsn/src/mux_2x1.vhd $dsn/src/mux_4x1.vhd $dsn/src/and2.vhd $dsn/src/InstructionFetch/instruction_fetch.vhd $dsn/src/InstructionFetch/pc.vhd $dsn/src/InstructionFetch/soma_4.vhd $dsn/src/InstructionFetch/cache_instrucoes.vhd $dsn/src/InstructionFetch/if_id.vhd $dsn/src/InstructionDecode/instruction_decode.vhd $dsn/src/InstructionDecode/mem_register.vhd $dsn/src/InstructionDecode/sign_extend.vhd $dsn/src/InstructionDecode/uc1.vhd $dsn/src/InstructionDecode/id_ex.vhd $dsn/src/InstructionExecution/instruction_execution.vhd $dsn/src/InstructionExecution/shift_left_2.vhd $dsn/src/InstructionExecution/soma.vhd $dsn/src/InstructionExecution/ula.vhd $dsn/src/InstructionExecution/ex_md.vhd $dsn/src/MemoriaDado/memoria_dado.vhd $dsn/src/MemoriaDado/cache_dados.vhd $dsn/src/MemoriaDado/md_wb.vhd $dsn/src/WriteBack/write_back.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/femto_MIPS.vhd
# Compile Entity "femto_MIPS"
# Compile Architecture "arch_femto_MIPS" of Entity "femto_MIPS"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/memoria_principal.vhd
# Compile Entity "memoria_principal"
# Compile Architecture "arch_memoria_principal" of Entity "memoria_principal"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/clock_10ns.vhd
# Compile Entity "clock_10ns"
# Compile Architecture "arch_clock_10ns" of Entity "clock_10ns"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/forwarding.vhd
# Compile Entity "forwarding"
# Compile Architecture "arch_forwarding" of Entity "forwarding"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_2x1.vhd
# Compile Entity "mux_2x1"
# Compile Architecture "arch_mux_2x1" of Entity "mux_2x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/mux_4x1.vhd
# Compile Entity "mux_4x1"
# Compile Architecture "arch_mux_4x1" of Entity "mux_4x1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/and2.vhd
# Compile Entity "and2"
# Compile Architecture "arch_and2" of Entity "and2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "arch_instruction_fetch" of Entity "instruction_fetch"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/pc.vhd
# Compile Entity "pc"
# Compile Architecture "arch_pc" of Entity "pc"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/soma_4.vhd
# Compile Entity "soma_4"
# Compile Architecture "arch_soma_4" of Entity "soma_4"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/cache_instrucoes.vhd
# Compile Entity "cache_instrucoes"
# Compile Architecture "arch_cache_instrucoes" of Entity "cache_instrucoes"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionFetch/if_id.vhd
# Compile Entity "if_id"
# Compile Architecture "arch_if_id" of Entity "if_id"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "arch_instruction_decode" of Entity "instruction_decode"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/mem_register.vhd
# Compile Entity "mem_register"
# Compile Architecture "arch_mem_register" of Entity "mem_register"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/sign_extend.vhd
# Compile Entity "sign_extend"
# Compile Architecture "arch_sign_extend" of Entity "sign_extend"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/uc1.vhd
# Compile Entity "uc1"
# Compile Architecture "arch_uc1" of Entity "uc1"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionDecode/id_ex.vhd
# Compile Entity "id_ex"
# Compile Architecture "arch_id_ex" of Entity "id_ex"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/instruction_execution.vhd
# Compile Entity "instruction_execution"
# Compile Architecture "arch_instruction_execution" of Entity "instruction_execution"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/shift_left_2.vhd
# Compile Entity "shift_left_2"
# Compile Architecture "arch_shift_left_2" of Entity "shift_left_2"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/soma.vhd
# Compile Entity "soma"
# Compile Architecture "arch_soma" of Entity "soma"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ula.vhd
# Compile Entity "ula"
# Compile Architecture "arch_ula" of Entity "ula"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/InstructionExecution/ex_md.vhd
# Compile Entity "ex_md"
# Compile Architecture "arch_ex_md" of Entity "ex_md"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/memoria_dado.vhd
# Compile Entity "memoria_dado"
# Compile Architecture "arch_memoria_dado" of Entity "memoria_dado"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/cache_dados.vhd
# Compile Entity "cache_dados"
# Compile Architecture "arch_cache_dados" of Entity "cache_dados"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/MemoriaDado/md_wb.vhd
# Compile Entity "md_wb"
# Compile Architecture "arch_md_wb" of Entity "md_wb"
# File: C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/WriteBack/write_back.vhd
# Compile Entity "write_back"
# Compile Architecture "arch_write_back" of Entity "write_back"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.6 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  15:07, sábado, 11 de julho de 2020
#  Simulation has been initialized
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+femto_MIPS femto_MIPS arch_femto_MIPS
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 80026 kB (elbread=1280 elab2=78091 kernel=654 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Victor\Desktop\F_MIPS\F_MIPS_Design\src\wave.asdb
#  15:07, sábado, 11 de julho de 2020
#  Simulation has been initialized
# 45 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Victor/Desktop/F_MIPS/F_MIPS_Design/src/wave.asdb'.
run @2us
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/I_F/SOMA4,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: WARNING: NUMERIC_STD."<": metavalue detected, returning FALSE
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /femto_MIPS/E_X/ULArit,  Process: line__21.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 1,  Instance: /femto_MIPS/E_X/SOMA2,  Process: line__12.
# KERNEL: stopped at time: 2 us
endsim
# VSIM: Simulation has finished.
