Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot uart_api_dc_tb_behav xil_defaultlib.uart_api_dc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baudx16_generator
Compiling module xil_defaultlib.receiver
Compiling module xil_defaultlib.fifo(DEPTH=100,AF_DEPTH=16,AE_DE...
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.fifo(DEPTH=20,AF_DEPTH=16,AE_DEP...
Compiling module xil_defaultlib.uart(RX_FIFO_DEPTH=100)
Compiling module xil_defaultlib.fifo(WIDTH=32,DEPTH=64,AF_DEPTH=...
Compiling module xil_defaultlib.dc_dispatcher(DAC_CHANNEL=4,FRAM...
Compiling module xil_defaultlib.uart_api_dc_default
Compiling module xil_defaultlib.uart_api_dc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_api_dc_tb_behav
