==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fir.cpp' ... 
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables: fir.cpp:24:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fir.cpp:29:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fir.cpp:33:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: fir.cpp:35:2
WARNING: [HLS 214-167] There are a total of 5 such instances of non-canonical statements in the dataflow region: fir.cpp:21:2
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file fir.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.133 ; gain = 931.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1028.133 ; gain = 931.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.133 ; gain = 931.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1028.133 ; gain = 931.914
INFO: [XFORM 203-721] Changing loop 'Loop_MAC_proc' (fir.cpp:37) to a process function for dataflow in function 'fir'.
ERROR: [XFORM 203-711] Internal global variable 'shift_reg'  failed dataflow checking: it can only be read in one process function.
WARNING: [XFORM 203-713] Internal global variable 'shift_reg' has read and write operations in process function 'Loop_TDL_proc'.
WARNING: [XFORM 203-713] Internal global variable 'shift_reg' has read operations in process function 'Loop_MAC_proc'.
WARNING: [XFORM 203-713] All the elements of global array 'shift_reg'  should be updated in process function 'Loop_TDL_proc', otherwise it may not be synthesized correctly.
ERROR: [HLS 200-70] Pre-synthesis failed.
