srcscan starts
INFO: analyzing module ascii_rom (VERI-9002)
INFO: analyzing module ascii_text_generator (VERI-9002)
INFO: analyzing module bitmap_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v(19): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 19. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v(19): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/bitmap_renderer.v' (VERI-2320)
INFO: analyzing module switch_button (VERI-9002)
INFO: analyzing module push_button (VERI-9002)
INFO: analyzing module clk_div (VERI-9002)
INFO: analyzing module counter (VERI-9002)
INFO: analyzing module counter_d9 (VERI-9002)
INFO: analyzing module counter_d99 (VERI-9002)
INFO: analyzing module debouncer (VERI-9002)
INFO: analyzing module game_logic (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/game_logic.v(16): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 16. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/game_logic.v(16): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/game_logic.v' (VERI-2320)
INFO: analyzing module graphics_renderer (VERI-9002)
INFO: analyzing module hex_to_7_seg (VERI-9002)
INFO: analyzing module io_mapped_memory (VERI-9002)
INFO: analyzing module pixel_overlay (VERI-9002)
INFO: analyzing module quad_7_seg (VERI-9002)
INFO: analyzing module ram_block (VERI-9002)
INFO: analyzing module rectangle_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v(20): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 20. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v(20): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/rectangle_renderer.v' (VERI-2320)
INFO: analyzing module rom_block (VERI-9002)
INFO: analyzing module rom_block_hex (VERI-9002)
INFO: analyzing module single_pulser (VERI-9002)
INFO: analyzing module stack (VERI-9002)
INFO: analyzing module text_renderer (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v(25): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 25. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v(25): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/text_renderer.v' (VERI-2320)
INFO: analyzing module top_vpong (VERI-9002)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v(30): INFO: Compiling verilog file "C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/params.vh" included at line 30. (VERI-9003)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v(30): INFO: back to file 'C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v' (VERI-2320)
INFO: analyzing module uart_rx (VERI-9002)
INFO: analyzing module uart_tx (VERI-9002)
INFO: analyzing module baudrate_generator (VERI-9002)
INFO: analyzing module uart_core (VERI-9002)
INFO: analyzing module vga_sync (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:push_button
VeriTop library:xil_defaultlib mod:counter
VeriTop library:xil_defaultlib mod:counter_d9
VeriTop library:xil_defaultlib mod:io_mapped_memory
VeriTop library:xil_defaultlib mod:stack
VeriTop library:xil_defaultlib mod:top_vpong
VeriTop library:xil_defaultlib mod:uart_core
END of tops
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/button.v(32): INFO: compiling module 'push_button_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/counter.v(3): INFO: compiling module 'counter_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/counter_d9.v(3): INFO: compiling module 'counter_d9_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/io_mapped_memory.v(3): INFO: compiling module 'io_mapped_memory_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/verilog_modules/stack.v(3): INFO: compiling module 'stack_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v(3): INFO: compiling module 'top_vpong_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/uart_core.v(129): INFO: compiling module 'uart_core_default' (VERI-1018)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v(362): WARNING: port 'clk' is not connected on this instance (VERI-2435)
C:/Users/vivat/Desktop/git_target/cp-eng-hwsynlab2023/vpong/vpong.srcs/sources_1/new/top_vpong.v(365): WARNING: port 'clk' is not connected on this instance (VERI-2435)
ModName: ascii_text_generator(GPU_COLOR_BITS=4)
ModName: bitmap_renderer(IMAGE_WIDTH=160,IMAGE_HEIGHT=160,IMAGE_ROM_FILE="rom_pikachu.mem")
ModName: debouncer(DEBOUNCE_COUNT=32'b011110100001001000000)
ModName: pixel_overlay(LAYERS=8)
ModName: ram_block(RAM_WIDTH=3,RAM_ADDR_BITS=19)
ModName: rectangle_renderer(RECT_WIDTH=640,RECT_HEIGHT=480)
ModName: rectangle_renderer(RECT_WIDTH=8,RECT_HEIGHT=72)
ModName: rom_block(MEM_INIT_FILE="rom_ball_texture.mem",ROM_WIDTH=64,ROM_ADDR_BITS=4)
ModName: rom_block(MEM_INIT_FILE="rom_pikachu.mem",ROM_WIDTH=640,ROM_ADDR_BITS=8)
ModName: rom_block_hex(MEM_INIT_FILE="rom_prog_text.mem",ROM_WIDTH=128,ROM_ADDR_BITS=4)
ModName: switch_button(BUTTON_WIDTH=16)
BaseName ascii_text_generator has 1 entries
BaseName bitmap_renderer has 1 entries
BaseName debouncer has 1 entries
BaseName pixel_overlay has 1 entries
BaseName ram_block has 1 entries
BaseName rectangle_renderer has 2 entries
BaseName rom_block has 2 entries
BaseName rom_block_hex has 1 entries
BaseName switch_button has 1 entries
srcscan exits with return value 0
