
stm_audio_board_Octave_test_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006560  08000298  08000298  00010298  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  080067f8  080067f8  000167f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069e8  080069e8  000203a0  2**0
                  CONTENTS
  4 .ARM          00000000  080069e8  080069e8  000203a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  080069e8  080069e8  000203a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069e8  080069e8  000169e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069ec  080069ec  000169ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003a0  24000000  080069f0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001518  240003a0  08006d90  000203a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240018b8  08006d90  000218b8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000203a0  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  000203ce  2**0
                  CONTENTS, READONLY
 13 .debug_info   000183fe  00000000  00000000  00020486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003a2d  00000000  00000000  00038884  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00006290  00000000  00000000  0003c2b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000b28  00000000  00000000  00042548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000cbb  00000000  00000000  00043070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0003ed1d  00000000  00000000  00043d2b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00016d7f  00000000  00000000  00082a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    001961fe  00000000  00000000  000997c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002178  00000000  00000000  0022f9c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000009a  00000000  00000000  00231b40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    000017a3  00000000  00000000  00231bda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000070  00000000  00000000  0023337d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	240003a0 	.word	0x240003a0
 80002b4:	00000000 	.word	0x00000000
 80002b8:	080067e0 	.word	0x080067e0

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	240003a4 	.word	0x240003a4
 80002d4:	080067e0 	.word	0x080067e0

080002d8 <SystemInit>:
  */
void SystemInit (void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002d8:	4b2d      	ldr	r3, [pc, #180]	; (8000390 <SystemInit+0xb8>)
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002da:	492e      	ldr	r1, [pc, #184]	; (8000394 <SystemInit+0xbc>)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002dc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80002e0:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 80002e4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80002e6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80002ea:	691a      	ldr	r2, [r3, #16]
 80002ec:	f042 0210 	orr.w	r2, r2, #16
 80002f0:	611a      	str	r2, [r3, #16]
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80002f2:	680b      	ldr	r3, [r1, #0]
 80002f4:	f003 030f 	and.w	r3, r3, #15
 80002f8:	2b06      	cmp	r3, #6
 80002fa:	d805      	bhi.n	8000308 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80002fc:	680b      	ldr	r3, [r1, #0]
 80002fe:	f023 030f 	bic.w	r3, r3, #15
 8000302:	f043 0307 	orr.w	r3, r3, #7
 8000306:	600b      	str	r3, [r1, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000308:	4b23      	ldr	r3, [pc, #140]	; (8000398 <SystemInit+0xc0>)

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800030a:	2400      	movs	r4, #0

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800030c:	4a23      	ldr	r2, [pc, #140]	; (800039c <SystemInit+0xc4>)
  RCC->CR |= RCC_CR_HSION;
 800030e:	6819      	ldr	r1, [r3, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000310:	4820      	ldr	r0, [pc, #128]	; (8000394 <SystemInit+0xbc>)
  RCC->CR |= RCC_CR_HSION;
 8000312:	f041 0101 	orr.w	r1, r1, #1
 8000316:	6019      	str	r1, [r3, #0]
  RCC->CFGR = 0x00000000;
 8000318:	611c      	str	r4, [r3, #16]
  RCC->CR &= 0xEAF6ED7FU;
 800031a:	6819      	ldr	r1, [r3, #0]
 800031c:	400a      	ands	r2, r1
 800031e:	601a      	str	r2, [r3, #0]
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000320:	6803      	ldr	r3, [r0, #0]
 8000322:	071b      	lsls	r3, r3, #28
 8000324:	d505      	bpl.n	8000332 <SystemInit+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000326:	6803      	ldr	r3, [r0, #0]
 8000328:	f023 030f 	bic.w	r3, r3, #15
 800032c:	f043 0307 	orr.w	r3, r3, #7
 8000330:	6003      	str	r3, [r0, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000332:	4b19      	ldr	r3, [pc, #100]	; (8000398 <SystemInit+0xc0>)
 8000334:	2200      	movs	r2, #0
  RCC->PLLCKSELR = 0x02020200;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000336:	491a      	ldr	r1, [pc, #104]	; (80003a0 <SystemInit+0xc8>)
  RCC->PLLCFGR = 0x01FF0000;
 8000338:	481a      	ldr	r0, [pc, #104]	; (80003a4 <SystemInit+0xcc>)
  RCC->PLLCKSELR = 0x02020200;
 800033a:	4c1b      	ldr	r4, [pc, #108]	; (80003a8 <SystemInit+0xd0>)
  RCC->D1CFGR = 0x00000000;
 800033c:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = 0x00000000;
 800033e:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = 0x00000000;
 8000340:	621a      	str	r2, [r3, #32]
  RCC->PLLCKSELR = 0x02020200;
 8000342:	629c      	str	r4, [r3, #40]	; 0x28
  RCC->PLLCFGR = 0x01FF0000;
 8000344:	62d8      	str	r0, [r3, #44]	; 0x2c

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000346:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
  RCC->PLL1DIVR = 0x01010280;
 800034a:	6319      	str	r1, [r3, #48]	; 0x30
  RCC->PLL1FRACR = 0x00000000;
 800034c:	635a      	str	r2, [r3, #52]	; 0x34
  RCC->PLL2DIVR = 0x01010280;
 800034e:	6399      	str	r1, [r3, #56]	; 0x38
  RCC->PLL2FRACR = 0x00000000;
 8000350:	63da      	str	r2, [r3, #60]	; 0x3c
  RCC->PLL3DIVR = 0x01010280;
 8000352:	6419      	str	r1, [r3, #64]	; 0x40
  RCC->PLL3FRACR = 0x00000000;
 8000354:	645a      	str	r2, [r3, #68]	; 0x44
  RCC->CR &= 0xFFFBFFFFU;
 8000356:	6819      	ldr	r1, [r3, #0]
 8000358:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800035c:	6019      	str	r1, [r3, #0]
  RCC->CIER = 0x00000000;
 800035e:	661a      	str	r2, [r3, #96]	; 0x60
  EXTI_D2->EMR3 |= 0x4000UL;
 8000360:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000364:	4911      	ldr	r1, [pc, #68]	; (80003ac <SystemInit+0xd4>)
  EXTI_D2->EMR3 |= 0x4000UL;
 8000366:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800036a:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <SystemInit+0xd8>)
  EXTI_D2->EMR3 |= 0x4000UL;
 800036c:	f8c0 20e4 	str.w	r2, [r0, #228]	; 0xe4
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000370:	680a      	ldr	r2, [r1, #0]
 8000372:	4013      	ands	r3, r2
 8000374:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000378:	d203      	bcs.n	8000382 <SystemInit+0xaa>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800037a:	4b0e      	ldr	r3, [pc, #56]	; (80003b4 <SystemInit+0xdc>)
 800037c:	2201      	movs	r2, #1
 800037e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000382:	4b0d      	ldr	r3, [pc, #52]	; (80003b8 <SystemInit+0xe0>)
 8000384:	f243 02d2 	movw	r2, #12498	; 0x30d2
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000388:	f85d 4b04 	ldr.w	r4, [sp], #4
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800038c:	601a      	str	r2, [r3, #0]
}
 800038e:	4770      	bx	lr
 8000390:	e000ed00 	.word	0xe000ed00
 8000394:	52002000 	.word	0x52002000
 8000398:	58024400 	.word	0x58024400
 800039c:	eaf6ed7f 	.word	0xeaf6ed7f
 80003a0:	01010280 	.word	0x01010280
 80003a4:	01ff0000 	.word	0x01ff0000
 80003a8:	02020200 	.word	0x02020200
 80003ac:	5c001000 	.word	0x5c001000
 80003b0:	ffff0000 	.word	0xffff0000
 80003b4:	51008000 	.word	0x51008000
 80003b8:	52004000 	.word	0x52004000

080003bc <ad1939_init>:

	 return 0;
}

// FUNCTION: ad1939_init sets up the interface
int ad1939_init(SPI_HandleTypeDef* hspi_codec) {
 80003bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TXdata[2] = data;
 80003c0:	2399      	movs	r3, #153	; 0x99
	TXdata[0] = AD1939_Global_Address_Write;
 80003c2:	4cb9      	ldr	r4, [pc, #740]	; (80006a8 <ad1939_init+0x2ec>)
    AD1939_spi = hspi_codec;
 80003c4:	4db9      	ldr	r5, [pc, #740]	; (80006ac <ad1939_init+0x2f0>)
	TXdata[0] = AD1939_Global_Address_Write;
 80003c6:	f04f 0808 	mov.w	r8, #8
int ad1939_init(SPI_HandleTypeDef* hspi_codec) {
 80003ca:	b082      	sub	sp, #8
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80003cc:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80003d0:	2200      	movs	r2, #0
 80003d2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
    AD1939_spi = hspi_codec;
 80003d6:	6028      	str	r0, [r5, #0]
	TXdata[2] = data;
 80003d8:	70a3      	strb	r3, [r4, #2]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80003da:	48b5      	ldr	r0, [pc, #724]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[0] = AD1939_Global_Address_Write;
 80003dc:	f8a4 8000 	strh.w	r8, [r4]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80003e0:	f002 fb14 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80003e4:	4ab3      	ldr	r2, [pc, #716]	; (80006b4 <ad1939_init+0x2f8>)
 80003e6:	4621      	mov	r1, r4
 80003e8:	2303      	movs	r3, #3
 80003ea:	6828      	ldr	r0, [r5, #0]
 80003ec:	9600      	str	r6, [sp, #0]
 80003ee:	f004 ff15 	bl	800521c <HAL_SPI_TransmitReceive>
 80003f2:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 80003f4:	2201      	movs	r2, #1
 80003f6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003fa:	48ad      	ldr	r0, [pc, #692]	; (80006b0 <ad1939_init+0x2f4>)
 80003fc:	f002 fb06 	bl	8002a0c <HAL_GPIO_WritePin>
    // TODO: TURN OFF PLL and DISABLE ADC, DAC


    // CLOCK settings

    if (ad1939_write_reg(AD1939_PLL_Control_0, 0b10011001)) return -1;
 8000400:	2f00      	cmp	r7, #0
 8000402:	f040 814b 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[2] = data;
 8000406:	23be      	movs	r3, #190	; 0xbe
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000408:	463a      	mov	r2, r7
 800040a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800040e:	48a8      	ldr	r0, [pc, #672]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 8000410:	70a3      	strb	r3, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 8000412:	f8a4 8000 	strh.w	r8, [r4]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000416:	f002 faf9 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 800041a:	4aa6      	ldr	r2, [pc, #664]	; (80006b4 <ad1939_init+0x2f8>)
 800041c:	4621      	mov	r1, r4
 800041e:	2303      	movs	r3, #3
 8000420:	6828      	ldr	r0, [r5, #0]
 8000422:	9600      	str	r6, [sp, #0]
 8000424:	f004 fefa 	bl	800521c <HAL_SPI_TransmitReceive>
 8000428:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 800042a:	2201      	movs	r2, #1
 800042c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000430:	489f      	ldr	r0, [pc, #636]	; (80006b0 <ad1939_init+0x2f4>)
 8000432:	f002 faeb 	bl	8002a0c <HAL_GPIO_WritePin>
// PLL LOCKS for some reason!! not output still
    if (ad1939_write_reg(AD1939_PLL_Control_0, 0b10111110)) return -1;
 8000436:	2f00      	cmp	r7, #0
 8000438:	f040 8130 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 800043c:	f44f 7384 	mov.w	r3, #264	; 0x108
	TXdata[2] = data;
 8000440:	f04f 0804 	mov.w	r8, #4
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000444:	463a      	mov	r2, r7
 8000446:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800044a:	4899      	ldr	r0, [pc, #612]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[0] = AD1939_Global_Address_Write;
 800044c:	8023      	strh	r3, [r4, #0]
	TXdata[2] = data;
 800044e:	f884 8002 	strb.w	r8, [r4, #2]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000452:	f002 fadb 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 8000456:	4a97      	ldr	r2, [pc, #604]	; (80006b4 <ad1939_init+0x2f8>)
 8000458:	4621      	mov	r1, r4
 800045a:	2303      	movs	r3, #3
 800045c:	6828      	ldr	r0, [r5, #0]
 800045e:	9600      	str	r6, [sp, #0]
 8000460:	f004 fedc 	bl	800521c <HAL_SPI_TransmitReceive>
 8000464:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 8000466:	2201      	movs	r2, #1
 8000468:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800046c:	4890      	ldr	r0, [pc, #576]	; (80006b0 <ad1939_init+0x2f4>)
 800046e:	f002 facd 	bl	8002a0c <HAL_GPIO_WritePin>

    if (ad1939_write_reg(AD1939_PLL_Control_1, 0b00000100)) return -1;
 8000472:	2f00      	cmp	r7, #0
 8000474:	f040 8112 	bne.w	800069c <ad1939_init+0x2e0>





    HAL_Delay(100);
 8000478:	2064      	movs	r0, #100	; 0x64
 800047a:	f001 f8a3 	bl	80015c4 <HAL_Delay>
	TXdata[0] = AD1939_Global_Address_Read;
 800047e:	f240 1309 	movw	r3, #265	; 0x109
	HAL_Delay(10);
 8000482:	200a      	movs	r0, #10
	TXdata[2] = 0b00000100;
 8000484:	f884 8002 	strb.w	r8, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Read;
 8000488:	8023      	strh	r3, [r4, #0]
	HAL_Delay(10);
 800048a:	f001 f89b 	bl	80015c4 <HAL_Delay>
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 800048e:	463a      	mov	r2, r7
 8000490:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000494:	4886      	ldr	r0, [pc, #536]	; (80006b0 <ad1939_init+0x2f4>)
 8000496:	f002 fab9 	bl	8002a0c <HAL_GPIO_WritePin>
	 HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 800049a:	2303      	movs	r3, #3
 800049c:	4a85      	ldr	r2, [pc, #532]	; (80006b4 <ad1939_init+0x2f8>)
 800049e:	4621      	mov	r1, r4
 80004a0:	6828      	ldr	r0, [r5, #0]
 80004a2:	9600      	str	r6, [sp, #0]
 80004a4:	f004 feba 	bl	800521c <HAL_SPI_TransmitReceive>
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 80004a8:	2201      	movs	r2, #1
 80004aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004ae:	4880      	ldr	r0, [pc, #512]	; (80006b0 <ad1939_init+0x2f4>)
 80004b0:	f002 faac 	bl	8002a0c <HAL_GPIO_WritePin>
	TXdata[0] = AD1939_Global_Address_Write;
 80004b4:	f44f 7302 	mov.w	r3, #520	; 0x208
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80004b8:	463a      	mov	r2, r7
 80004ba:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004be:	487c      	ldr	r0, [pc, #496]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 80004c0:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 80004c2:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80004c4:	f002 faa2 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80004c8:	4a7a      	ldr	r2, [pc, #488]	; (80006b4 <ad1939_init+0x2f8>)
 80004ca:	4621      	mov	r1, r4
 80004cc:	2303      	movs	r3, #3
 80004ce:	6828      	ldr	r0, [r5, #0]
 80004d0:	9600      	str	r6, [sp, #0]
 80004d2:	f004 fea3 	bl	800521c <HAL_SPI_TransmitReceive>
 80004d6:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 80004d8:	2201      	movs	r2, #1
 80004da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004de:	4874      	ldr	r0, [pc, #464]	; (80006b0 <ad1939_init+0x2f4>)
 80004e0:	f002 fa94 	bl	8002a0c <HAL_GPIO_WritePin>
    // 192 khz
    //    if (ad1939_write_reg(AD1939_DAC_Control_0, 0b00000100)) return -1;
    // 96 khz
//            if (ad1939_write_reg(AD1939_DAC_Control_0, 0b00000010)) return -1;
    // 48 Khz
    if (ad1939_write_reg(AD1939_DAC_Control_0, 0b00000000)) return -1;
 80004e4:	2f00      	cmp	r7, #0
 80004e6:	f040 80d9 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 80004ea:	f44f 7342 	mov.w	r3, #776	; 0x308
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80004ee:	463a      	mov	r2, r7
 80004f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004f4:	486e      	ldr	r0, [pc, #440]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 80004f6:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 80004f8:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80004fa:	f002 fa87 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80004fe:	4a6d      	ldr	r2, [pc, #436]	; (80006b4 <ad1939_init+0x2f8>)
 8000500:	4621      	mov	r1, r4
 8000502:	2303      	movs	r3, #3
 8000504:	6828      	ldr	r0, [r5, #0]
 8000506:	9600      	str	r6, [sp, #0]
 8000508:	f004 fe88 	bl	800521c <HAL_SPI_TransmitReceive>
 800050c:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000514:	4866      	ldr	r0, [pc, #408]	; (80006b0 <ad1939_init+0x2f4>)
 8000516:	f002 fa79 	bl	8002a0c <HAL_GPIO_WritePin>
    if (ad1939_write_reg(AD1939_DAC_Control_1, 0b00000000)) return -1; // Slave setup
 800051a:	2f00      	cmp	r7, #0
 800051c:	f040 80be 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 8000520:	f44f 6381 	mov.w	r3, #1032	; 0x408
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000524:	463a      	mov	r2, r7
 8000526:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800052a:	4861      	ldr	r0, [pc, #388]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 800052c:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 800052e:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000530:	f002 fa6c 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 8000534:	4a5f      	ldr	r2, [pc, #380]	; (80006b4 <ad1939_init+0x2f8>)
 8000536:	4621      	mov	r1, r4
 8000538:	2303      	movs	r3, #3
 800053a:	6828      	ldr	r0, [r5, #0]
 800053c:	9600      	str	r6, [sp, #0]
 800053e:	f004 fe6d 	bl	800521c <HAL_SPI_TransmitReceive>
 8000542:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 8000544:	2201      	movs	r2, #1
 8000546:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800054a:	4859      	ldr	r0, [pc, #356]	; (80006b0 <ad1939_init+0x2f4>)
 800054c:	f002 fa5e 	bl	8002a0c <HAL_GPIO_WritePin>
    //if (ad1939_write_reg(AD1939_DAC_Control_1, 0b01110000)) return -1; // MASTER setup
    if (ad1939_write_reg(AD1939_DAC_Control_2, 0b00000000)) return -1;
 8000550:	2f00      	cmp	r7, #0
 8000552:	f040 80a3 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 8000556:	f44f 63a1 	mov.w	r3, #1288	; 0x508
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 800055a:	463a      	mov	r2, r7
 800055c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000560:	4853      	ldr	r0, [pc, #332]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 8000562:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 8000564:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000566:	f002 fa51 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 800056a:	4a52      	ldr	r2, [pc, #328]	; (80006b4 <ad1939_init+0x2f8>)
 800056c:	4621      	mov	r1, r4
 800056e:	2303      	movs	r3, #3
 8000570:	6828      	ldr	r0, [r5, #0]
 8000572:	9600      	str	r6, [sp, #0]
 8000574:	f004 fe52 	bl	800521c <HAL_SPI_TransmitReceive>
 8000578:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 800057a:	2201      	movs	r2, #1
 800057c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000580:	484b      	ldr	r0, [pc, #300]	; (80006b0 <ad1939_init+0x2f4>)
 8000582:	f002 fa43 	bl	8002a0c <HAL_GPIO_WritePin>

    // DAC MUTE SETTINGS
    // OL2N and OL2P 0011 1011
    if (ad1939_write_reg(AD1939_DAC_Mutes, 0x00)) return -1; // enable only DAC2 L and R channels
 8000586:	2f00      	cmp	r7, #0
 8000588:	f040 8088 	bne.w	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 800058c:	f640 0308 	movw	r3, #2056	; 0x808
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000590:	463a      	mov	r2, r7
 8000592:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000596:	4846      	ldr	r0, [pc, #280]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 8000598:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 800059a:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 800059c:	f002 fa36 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80005a0:	4a44      	ldr	r2, [pc, #272]	; (80006b4 <ad1939_init+0x2f8>)
 80005a2:	4621      	mov	r1, r4
 80005a4:	2303      	movs	r3, #3
 80005a6:	6828      	ldr	r0, [r5, #0]
 80005a8:	9600      	str	r6, [sp, #0]
 80005aa:	f004 fe37 	bl	800521c <HAL_SPI_TransmitReceive>
 80005ae:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 80005b0:	2201      	movs	r2, #1
 80005b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005b6:	483e      	ldr	r0, [pc, #248]	; (80006b0 <ad1939_init+0x2f4>)
 80005b8:	f002 fa28 	bl	8002a0c <HAL_GPIO_WritePin>

    // DAC2 VOLUME SETTINGS (other channels are muted)
    if (ad1939_write_reg(AD1939_DAC_Vol_L2, 0x00)) return -1; // no attenuation
 80005bc:	2f00      	cmp	r7, #0
 80005be:	d16d      	bne.n	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 80005c0:	f640 1308 	movw	r3, #2312	; 0x908
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80005c4:	463a      	mov	r2, r7
 80005c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ca:	4839      	ldr	r0, [pc, #228]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[2] = data;
 80005cc:	70a7      	strb	r7, [r4, #2]
	TXdata[0] = AD1939_Global_Address_Write;
 80005ce:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80005d0:	f002 fa1c 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 80005d4:	4a37      	ldr	r2, [pc, #220]	; (80006b4 <ad1939_init+0x2f8>)
 80005d6:	4621      	mov	r1, r4
 80005d8:	2303      	movs	r3, #3
 80005da:	6828      	ldr	r0, [r5, #0]
 80005dc:	9600      	str	r6, [sp, #0]
 80005de:	f004 fe1d 	bl	800521c <HAL_SPI_TransmitReceive>
 80005e2:	4607      	mov	r7, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005ea:	4831      	ldr	r0, [pc, #196]	; (80006b0 <ad1939_init+0x2f4>)
 80005ec:	f002 fa0e 	bl	8002a0c <HAL_GPIO_WritePin>
    if (ad1939_write_reg(AD1939_DAC_Vol_R2, 0x00)) return -1; // no attenuation
 80005f0:	2f00      	cmp	r7, #0
 80005f2:	d153      	bne.n	800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 80005f4:	f640 6308 	movw	r3, #3592	; 0xe08
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 80005f8:	463a      	mov	r2, r7
 80005fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005fe:	482c      	ldr	r0, [pc, #176]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[0] = AD1939_Global_Address_Write;
 8000600:	8023      	strh	r3, [r4, #0]
	TXdata[2] = data;
 8000602:	70a7      	strb	r7, [r4, #2]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000604:	f002 fa02 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 8000608:	4a2a      	ldr	r2, [pc, #168]	; (80006b4 <ad1939_init+0x2f8>)
 800060a:	4621      	mov	r1, r4
 800060c:	9600      	str	r6, [sp, #0]
 800060e:	2303      	movs	r3, #3
 8000610:	6828      	ldr	r0, [r5, #0]
 8000612:	f004 fe03 	bl	800521c <HAL_SPI_TransmitReceive>
 8000616:	4606      	mov	r6, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 8000618:	2201      	movs	r2, #1
 800061a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800061e:	4824      	ldr	r0, [pc, #144]	; (80006b0 <ad1939_init+0x2f4>)
 8000620:	f002 f9f4 	bl	8002a0c <HAL_GPIO_WritePin>
    // 192 khz
	//    if (ad1939_write_reg(AD1939_ADC_Control_0, 0b10000000)) return -1;
    // 96khz
//        if (ad1939_write_reg(AD1939_ADC_Control_0, 0b01000000)) return -1;
        // 48 Khz
    if (ad1939_write_reg(AD1939_ADC_Control_0, 0b00000000)) return -1;
 8000624:	2e00      	cmp	r6, #0
 8000626:	d139      	bne.n	800069c <ad1939_init+0x2e0>
	TXdata[2] = data;
 8000628:	2200      	movs	r2, #0
	TXdata[0] = AD1939_Global_Address_Write;
 800062a:	f640 7308 	movw	r3, #3848	; 0xf08
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 800062e:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000632:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000636:	481e      	ldr	r0, [pc, #120]	; (80006b0 <ad1939_init+0x2f4>)
	TXdata[0] = AD1939_Global_Address_Write;
 8000638:	8023      	strh	r3, [r4, #0]
	TXdata[2] = data;
 800063a:	70a2      	strb	r2, [r4, #2]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 800063c:	f002 f9e6 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 8000640:	4a1c      	ldr	r2, [pc, #112]	; (80006b4 <ad1939_init+0x2f8>)
 8000642:	4919      	ldr	r1, [pc, #100]	; (80006a8 <ad1939_init+0x2ec>)
 8000644:	2303      	movs	r3, #3
 8000646:	6828      	ldr	r0, [r5, #0]
 8000648:	9700      	str	r7, [sp, #0]
 800064a:	f004 fde7 	bl	800521c <HAL_SPI_TransmitReceive>
 800064e:	4606      	mov	r6, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 8000650:	2201      	movs	r2, #1
 8000652:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000656:	4816      	ldr	r0, [pc, #88]	; (80006b0 <ad1939_init+0x2f4>)
 8000658:	f002 f9d8 	bl	8002a0c <HAL_GPIO_WritePin>
    if (ad1939_write_reg(AD1939_ADC_Control_1, 0x00 )) return -1;
 800065c:	b9f6      	cbnz	r6, 800069c <ad1939_init+0x2e0>
	TXdata[0] = AD1939_Global_Address_Write;
 800065e:	f241 0308 	movw	r3, #4104	; 0x1008
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000662:	4632      	mov	r2, r6
	TXdata[2] = data;
 8000664:	70a6      	strb	r6, [r4, #2]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 8000666:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	TXdata[0] = AD1939_Global_Address_Write;
 800066a:	8023      	strh	r3, [r4, #0]
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 0);
 800066c:	4810      	ldr	r0, [pc, #64]	; (80006b0 <ad1939_init+0x2f4>)
 800066e:	f002 f9cd 	bl	8002a0c <HAL_GPIO_WritePin>
	 retval = HAL_SPI_TransmitReceive(AD1939_spi, TXdata, RXdata, 3, 1000);
 8000672:	2303      	movs	r3, #3
 8000674:	4a0f      	ldr	r2, [pc, #60]	; (80006b4 <ad1939_init+0x2f8>)
 8000676:	490c      	ldr	r1, [pc, #48]	; (80006a8 <ad1939_init+0x2ec>)
 8000678:	6828      	ldr	r0, [r5, #0]
 800067a:	9700      	str	r7, [sp, #0]
 800067c:	f004 fdce 	bl	800521c <HAL_SPI_TransmitReceive>
 8000680:	4604      	mov	r4, r0
	 HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, 1);
 8000682:	2201      	movs	r2, #1
 8000684:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000688:	4809      	ldr	r0, [pc, #36]	; (80006b0 <ad1939_init+0x2f4>)
 800068a:	f002 f9bf 	bl	8002a0c <HAL_GPIO_WritePin>
    if (ad1939_write_reg(AD1939_ADC_Control_2, 0x00 )) return -1;
 800068e:	1e20      	subs	r0, r4, #0
 8000690:	bf18      	it	ne
 8000692:	2001      	movne	r0, #1
 8000694:	4240      	negs	r0, r0



    return 0; // Return 0 if all writes are successful
}
 8000696:	b002      	add	sp, #8
 8000698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (ad1939_write_reg(AD1939_PLL_Control_0, 0b10011001)) return -1;
 800069c:	f04f 30ff 	mov.w	r0, #4294967295
}
 80006a0:	b002      	add	sp, #8
 80006a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80006a6:	bf00      	nop
 80006a8:	240003c4 	.word	0x240003c4
 80006ac:	240003bc 	.word	0x240003bc
 80006b0:	58021400 	.word	0x58021400
 80006b4:	240003c0 	.word	0x240003c0

080006b8 <callback>:
 * FUNC:
 * 		callback()
 * DESC:
 * 		Delay algorithm
 */
static int32_t callback(struct delay_effects_st* self,int32_t input_signal_i32){
 80006b8:	b570      	push	{r4, r5, r6, lr}
	self->delayed_counter_u32 = self->current_counter_u32 + self->parameters_st.time_in_buffer_u32;
 80006ba:	f500 25ba 	add.w	r5, r0, #380928	; 0x5d000
	if(self->delayed_counter_u32 > (DELAY_BUFFER_LENGTH-1) ){
 80006be:	4c44      	ldr	r4, [pc, #272]	; (80007d0 <callback+0x118>)

	self->input_i32 = input_signal_i32;
 80006c0:	6001      	str	r1, [r0, #0]
	// delay effect
	int32_t delayed_sample_i32 = get_delayed_signal(self);

	// feedback calculation input,delayed,feedback
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 80006c2:	ee07 1a90 	vmov	s15, r1
	self->delayed_counter_u32 = self->current_counter_u32 + self->parameters_st.time_in_buffer_u32;
 80006c6:	f8d5 2c08 	ldr.w	r2, [r5, #3080]	; 0xc08
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 80006ca:	eeb7 3b00 	vmov.f64	d3, #112	; 0x3f800000  1.0
	self->delayed_counter_u32 = self->current_counter_u32 + self->parameters_st.time_in_buffer_u32;
 80006ce:	f8d5 3c18 	ldr.w	r3, [r5, #3096]	; 0xc18
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 80006d2:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 80006d6:	1c91      	adds	r1, r2, #2
	self->delayed_counter_u32 = self->current_counter_u32 + self->parameters_st.time_in_buffer_u32;
 80006d8:	4413      	add	r3, r2
	self->current_counter_u32++;
 80006da:	3201      	adds	r2, #1
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 80006dc:	eeb7 5ac5 	vcvt.f64.f32	d5, s10
	if(self->delayed_counter_u32 > (DELAY_BUFFER_LENGTH-1) ){
 80006e0:	42a3      	cmp	r3, r4
		self->delayed_counter_u32 = self->delayed_counter_u32- (DELAY_BUFFER_LENGTH-1);
 80006e2:	bf88      	it	hi
 80006e4:	1b1b      	subhi	r3, r3, r4

	self->output_i32 = (float)delayed_sample_i32*self->parameters_st.mix_f32 +
 80006e6:	f605 442c 	addw	r4, r5, #3116	; 0xc2c
		self->delayed_counter_u32 = self->delayed_counter_u32- (DELAY_BUFFER_LENGTH-1);
 80006ea:	f8c5 3c0c 	str.w	r3, [r5, #3084]	; 0xc0c
	return self->buffer_ai32[self->delayed_counter_u32];
 80006ee:	3302      	adds	r3, #2
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 80006f0:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80006f4:	ed93 7a00 	vldr	s14, [r3]
 80006f8:	f605 4334 	addw	r3, r5, #3124	; 0xc34
 80006fc:	edd3 7a00 	vldr	s15, [r3]
 8000700:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 8000704:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 8000708:	ee67 4a27 	vmul.f32	s9, s14, s15
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 800070c:	ee33 6b46 	vsub.f64	d6, d3, d6
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 8000710:	eefd 4ae4 	vcvt.s32.f32	s9, s9
													(int32_t)( (float)self->input_i32 * (1.0 - self->parameters_st.feedback_gain_f32));
 8000714:	ee26 6b05 	vmul.f64	d6, d6, d5
 8000718:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 800071c:	ee17 3a90 	vmov	r3, s15
	self->output_i32 = (float)delayed_sample_i32*self->parameters_st.mix_f32 +
 8000720:	edd4 7a00 	vldr	s15, [r4]
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 8000724:	ee14 4a90 	vmov	r4, s9
						(float)self->input_i32*(1.0 - self->parameters_st.mix_f32);
 8000728:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
	self->output_i32 = (float)delayed_sample_i32*self->parameters_st.mix_f32 +
 800072c:	ee27 7a27 	vmul.f32	s14, s14, s15
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 8000730:	4423      	add	r3, r4
						(float)self->input_i32*(1.0 - self->parameters_st.mix_f32);
 8000732:	ee33 3b46 	vsub.f64	d3, d3, d6
	self->buffer_ai32[self->current_counter_u32] = 	(int32_t)( (float)self->buffer_ai32[self->delayed_counter_u32] * self->parameters_st.feedback_gain_f32) +
 8000736:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
	self->output_i32 = (float)delayed_sample_i32*self->parameters_st.mix_f32 +
 800073a:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
	if(self->current_counter_u32 > (DELAY_BUFFER_LENGTH-1) ){
 800073e:	4b24      	ldr	r3, [pc, #144]	; (80007d0 <callback+0x118>)
		self->current_counter_u32 = 0;
 8000740:	429a      	cmp	r2, r3
 8000742:	bf88      	it	hi
 8000744:	2200      	movhi	r2, #0
	self->output_i32 = (float)delayed_sample_i32*self->parameters_st.mix_f32 +
 8000746:	eea5 7b03 	vfma.f64	d7, d5, d3
 800074a:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 800074e:	edc0 7a01 	vstr	s15, [r0, #4]
 8000752:	ee17 4a90 	vmov	r4, s15

	increment_current_sample_counter(self);

	// modulation
	if( self->modulation_on_u8 ){
 8000756:	f895 3c10 	ldrb.w	r3, [r5, #3088]	; 0xc10
 800075a:	f8c5 2c08 	str.w	r2, [r5, #3080]	; 0xc08
 800075e:	b373      	cbz	r3, 80007be <callback+0x106>
		self->parameters_st.time_in_buffer_u32 = DELAY_BUFFER_LENGTH - self->parameters_st.modulation_base_u32 + self->parameters_st.modulation_amplitude_i32*sin((float)self->parameters_st.modulation_counter_u32/(float)self->parameters_st.modulation_in_buffer_u32*6.28);
 8000760:	f8d5 6c20 	ldr.w	r6, [r5, #3104]	; 0xc20
 8000764:	f8d5 3c1c 	ldr.w	r3, [r5, #3100]	; 0xc1c
 8000768:	ee07 6a10 	vmov	s14, r6
		self->parameters_st.modulation_counter_u32++;
 800076c:	3601      	adds	r6, #1
		self->parameters_st.time_in_buffer_u32 = DELAY_BUFFER_LENGTH - self->parameters_st.modulation_base_u32 + self->parameters_st.modulation_amplitude_i32*sin((float)self->parameters_st.modulation_counter_u32/(float)self->parameters_st.modulation_in_buffer_u32*6.28);
 800076e:	ee07 3a90 	vmov	s15, r3
 8000772:	eef8 6a47 	vcvt.f32.u32	s13, s14
 8000776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800077a:	ed9f 0b13 	vldr	d0, [pc, #76]	; 80007c8 <callback+0x110>
 800077e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000782:	eeb7 7ac7 	vcvt.f64.f32	d7, s14
 8000786:	ee27 0b00 	vmul.f64	d0, d7, d0
 800078a:	f005 fa3d 	bl	8005c08 <sin>
 800078e:	f8d5 2c28 	ldr.w	r2, [r5, #3112]	; 0xc28
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <callback+0x11c>)
		self->parameters_st.modulation_counter_u32++;
 8000794:	f8c5 6c20 	str.w	r6, [r5, #3104]	; 0xc20
		self->parameters_st.time_in_buffer_u32 = DELAY_BUFFER_LENGTH - self->parameters_st.modulation_base_u32 + self->parameters_st.modulation_amplitude_i32*sin((float)self->parameters_st.modulation_counter_u32/(float)self->parameters_st.modulation_in_buffer_u32*6.28);
 8000798:	1a9b      	subs	r3, r3, r2
 800079a:	ee07 3a90 	vmov	s15, r3
 800079e:	f8d5 3c24 	ldr.w	r3, [r5, #3108]	; 0xc24
 80007a2:	ee06 3a90 	vmov	s13, r3
 80007a6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80007aa:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 80007ae:	eea6 7b00 	vfma.f64	d7, d6, d0
 80007b2:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 80007b6:	ee17 3a10 	vmov	r3, s14
 80007ba:	f8c5 3c18 	str.w	r3, [r5, #3096]	; 0xc18
	}

	return self->output_i32;
}
 80007be:	4620      	mov	r0, r4
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	bf00      	nop
 80007c4:	f3af 8000 	nop.w
 80007c8:	51eb851f 	.word	0x51eb851f
 80007cc:	40191eb8 	.word	0x40191eb8
 80007d0:	000176ff 	.word	0x000176ff
 80007d4:	00017700 	.word	0x00017700

080007d8 <init_guitar_effect_delay>:
 * FUNC:
 * 		init_guitar_effect_delay()
 * DESC:
 * 		Sets basic paramters and function pointers to the struct
 */
void init_guitar_effect_delay(struct delay_effects_st* self){
 80007d8:	b538      	push	{r3, r4, r5, lr}

	// set basic parameters
	self->parameters_st.time_in_buffer_u32 			= DELAY_BUFFER_LENGTH - DELAY_BUFFER_LENGTH / 16;	// 12ms delay
	self->modulation_on_u8 							= 0;
	self->parameters_st.modulation_counter_u32 		= 0;
	self->parameters_st.modulation_in_buffer_u32 	= 25000;						// 1ms
 80007da:	f246 12a8 	movw	r2, #25000	; 0x61a8
	self->parameters_st.time_in_buffer_u32 			= DELAY_BUFFER_LENGTH - DELAY_BUFFER_LENGTH / 16;	// 12ms delay
 80007de:	f500 24ba 	add.w	r4, r0, #380928	; 0x5d000
	self->parameters_st.modulation_amplitude_i32	= 20;
	self->parameters_st.modulation_base_u32			= 50;
	self->parameters_st.mix_f32						= 0.5; 		// 50%
 80007e2:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
	self->modulation_on_u8 							= 0;
 80007e6:	2100      	movs	r1, #0
	self->parameters_st.modulation_in_buffer_u32 	= 25000;						// 1ms
 80007e8:	f8c4 2c1c 	str.w	r2, [r4, #3100]	; 0xc1c
	self->parameters_st.modulation_amplitude_i32	= 20;
 80007ec:	2214      	movs	r2, #20
	self->parameters_st.time_in_buffer_u32 			= DELAY_BUFFER_LENGTH - DELAY_BUFFER_LENGTH / 16;	// 12ms delay
 80007ee:	4d0e      	ldr	r5, [pc, #56]	; (8000828 <init_guitar_effect_delay+0x50>)


	self->current_counter_u32 = 0;

	for(int i = 0; i<DELAY_BUFFER_LENGTH;i++){
		self->buffer_ai32[i] = 0;
 80007f0:	3008      	adds	r0, #8
	self->parameters_st.modulation_amplitude_i32	= 20;
 80007f2:	f8c4 2c24 	str.w	r2, [r4, #3108]	; 0xc24
	self->parameters_st.modulation_base_u32			= 50;
 80007f6:	2232      	movs	r2, #50	; 0x32
	self->parameters_st.time_in_buffer_u32 			= DELAY_BUFFER_LENGTH - DELAY_BUFFER_LENGTH / 16;	// 12ms delay
 80007f8:	f8c4 5c18 	str.w	r5, [r4, #3096]	; 0xc18
	self->parameters_st.modulation_base_u32			= 50;
 80007fc:	f8c4 2c28 	str.w	r2, [r4, #3112]	; 0xc28
	self->parameters_st.mix_f32						= 0.5; 		// 50%
 8000800:	f604 422c 	addw	r2, r4, #3116	; 0xc2c
	self->modulation_on_u8 							= 0;
 8000804:	f884 1c10 	strb.w	r1, [r4, #3088]	; 0xc10
	self->parameters_st.modulation_counter_u32 		= 0;
 8000808:	f8c4 1c20 	str.w	r1, [r4, #3104]	; 0xc20
	self->parameters_st.mix_f32						= 0.5; 		// 50%
 800080c:	6013      	str	r3, [r2, #0]
	self->parameters_st.feedback_gain_f32			= 0.5; 		// 50%
 800080e:	f604 4234 	addw	r2, r4, #3124	; 0xc34
 8000812:	6013      	str	r3, [r2, #0]
		self->buffer_ai32[i] = 0;
 8000814:	4a05      	ldr	r2, [pc, #20]	; (800082c <init_guitar_effect_delay+0x54>)
	self->current_counter_u32 = 0;
 8000816:	f8c4 1c08 	str.w	r1, [r4, #3080]	; 0xc08
		self->buffer_ai32[i] = 0;
 800081a:	f005 f9c9 	bl	8005bb0 <memset>
	}
	// add function pointers
	self->callback = callback;
 800081e:	4b04      	ldr	r3, [pc, #16]	; (8000830 <init_guitar_effect_delay+0x58>)
 8000820:	f8c4 3c38 	str.w	r3, [r4, #3128]	; 0xc38
}
 8000824:	bd38      	pop	{r3, r4, r5, pc}
 8000826:	bf00      	nop
 8000828:	00015f90 	.word	0x00015f90
 800082c:	0005dc00 	.word	0x0005dc00
 8000830:	080006b9 	.word	0x080006b9

08000834 <subbandfilter_calculation>:
volatile float32_t subbandfilter_B1[numberofsubbands];
volatile float32_t subbandfilter_B2[numberofsubbands];
volatile float32_t subbandfilter_B[numberofsubbands];
// SUBBAND FILTER FUNCTION - DIRECT FORM 2 - normalfunction exectime: ~6us
void subbandfilter_calculation(int32_t input){
  float32_t input_f32=(float32_t)input;
 8000834:	ee07 0a90 	vmov	s15, r0
 8000838:	482f      	ldr	r0, [pc, #188]	; (80008f8 <subbandfilter_calculation+0xc4>)
 800083a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void subbandfilter_calculation(int32_t input){
 800083e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // set d[n], d[n-1], d[n-2]
  for(int i=0;i<numberofsubbands;i++){
 8000840:	2400      	movs	r4, #0
 8000842:	4e2e      	ldr	r6, [pc, #184]	; (80008fc <subbandfilter_calculation+0xc8>)
 8000844:	4d2e      	ldr	r5, [pc, #184]	; (8000900 <subbandfilter_calculation+0xcc>)
//			  subbandfilter_input[i]	= input_f32;
			  subbandfilter_dn2[i]		= subbandfilter_dn1[i];
 8000846:	eb06 0284 	add.w	r2, r6, r4, lsl #2
			  subbandfilter_dn1[i]		= subbandfilter_dn[i];
 800084a:	eb00 0384 	add.w	r3, r0, r4, lsl #2
			  subbandfilter_dn2[i]		= subbandfilter_dn1[i];
 800084e:	f8d2 c000 	ldr.w	ip, [r2]
 8000852:	eb05 0184 	add.w	r1, r5, r4, lsl #2
  for(int i=0;i<numberofsubbands;i++){
 8000856:	3401      	adds	r4, #1
			  subbandfilter_dn2[i]		= subbandfilter_dn1[i];
 8000858:	f8c1 c000 	str.w	ip, [r1]
  for(int i=0;i<numberofsubbands;i++){
 800085c:	2c37      	cmp	r4, #55	; 0x37
			  subbandfilter_dn1[i]		= subbandfilter_dn[i];
 800085e:	6819      	ldr	r1, [r3, #0]
 8000860:	6011      	str	r1, [r2, #0]
			  subbandfilter_dn[i]		= input_f32;
 8000862:	edc3 7a00 	vstr	s15, [r3]
  for(int i=0;i<numberofsubbands;i++){
 8000866:	d1ee      	bne.n	8000846 <subbandfilter_calculation+0x12>

  }
  // A1 = a1*y[n-1]
  arm_mult_f32(subbandfilter_a1, subbandfilter_yn1, subbandfilter_A1, numberofsubbands);
 8000868:	4a26      	ldr	r2, [pc, #152]	; (8000904 <subbandfilter_calculation+0xd0>)
 800086a:	4623      	mov	r3, r4
 800086c:	4926      	ldr	r1, [pc, #152]	; (8000908 <subbandfilter_calculation+0xd4>)
 800086e:	4827      	ldr	r0, [pc, #156]	; (800090c <subbandfilter_calculation+0xd8>)
 8000870:	f005 f84a 	bl	8005908 <arm_mult_f32>
  // A2 = a2*y[n-2]
  arm_mult_f32(subbandfilter_a2, subbandfilter_yn2, subbandfilter_A2, numberofsubbands);
 8000874:	4623      	mov	r3, r4
 8000876:	4a26      	ldr	r2, [pc, #152]	; (8000910 <subbandfilter_calculation+0xdc>)
 8000878:	4926      	ldr	r1, [pc, #152]	; (8000914 <subbandfilter_calculation+0xe0>)
 800087a:	4827      	ldr	r0, [pc, #156]	; (8000918 <subbandfilter_calculation+0xe4>)
 800087c:	f005 f844 	bl	8005908 <arm_mult_f32>

  // A = A1+A2
  arm_add_f32(subbandfilter_A1, subbandfilter_A2, subbandfilter_A, numberofsubbands);
 8000880:	4623      	mov	r3, r4
 8000882:	4a26      	ldr	r2, [pc, #152]	; (800091c <subbandfilter_calculation+0xe8>)
 8000884:	4922      	ldr	r1, [pc, #136]	; (8000910 <subbandfilter_calculation+0xdc>)
 8000886:	481f      	ldr	r0, [pc, #124]	; (8000904 <subbandfilter_calculation+0xd0>)
 8000888:	f005 f8f4 	bl	8005a74 <arm_add_f32>

  // y_n=b0*d[n]+b1*d[n-1]+b2*d[n-2]

  // B1 = b1*x[n-1]
  arm_mult_f32(subbandfilter_b1, subbandfilter_dn1, subbandfilter_B1, numberofsubbands);
 800088c:	4623      	mov	r3, r4
 800088e:	4a24      	ldr	r2, [pc, #144]	; (8000920 <subbandfilter_calculation+0xec>)
 8000890:	491a      	ldr	r1, [pc, #104]	; (80008fc <subbandfilter_calculation+0xc8>)
 8000892:	4824      	ldr	r0, [pc, #144]	; (8000924 <subbandfilter_calculation+0xf0>)
 8000894:	f005 f838 	bl	8005908 <arm_mult_f32>
  // B2 = b2*x[n-2]
  arm_mult_f32(subbandfilter_b2, subbandfilter_dn2, subbandfilter_B2, numberofsubbands);
 8000898:	4623      	mov	r3, r4
 800089a:	4a23      	ldr	r2, [pc, #140]	; (8000928 <subbandfilter_calculation+0xf4>)
 800089c:	4918      	ldr	r1, [pc, #96]	; (8000900 <subbandfilter_calculation+0xcc>)
 800089e:	4823      	ldr	r0, [pc, #140]	; (800092c <subbandfilter_calculation+0xf8>)
 80008a0:	f005 f832 	bl	8005908 <arm_mult_f32>
  // B1+B2
  arm_add_f32(subbandfilter_B1, subbandfilter_B2, subbandfilter_B, numberofsubbands);
 80008a4:	4623      	mov	r3, r4
 80008a6:	4a22      	ldr	r2, [pc, #136]	; (8000930 <subbandfilter_calculation+0xfc>)
 80008a8:	491f      	ldr	r1, [pc, #124]	; (8000928 <subbandfilter_calculation+0xf4>)
 80008aa:	481d      	ldr	r0, [pc, #116]	; (8000920 <subbandfilter_calculation+0xec>)
 80008ac:	f005 f8e2 	bl	8005a74 <arm_add_f32>

  // B0 = b0*x[n]
  arm_mult_f32(subbandfilter_b0, subbandfilter_dn, subbandfilter_B0, numberofsubbands);
 80008b0:	4623      	mov	r3, r4
 80008b2:	4a20      	ldr	r2, [pc, #128]	; (8000934 <subbandfilter_calculation+0x100>)
 80008b4:	4910      	ldr	r1, [pc, #64]	; (80008f8 <subbandfilter_calculation+0xc4>)
 80008b6:	4820      	ldr	r0, [pc, #128]	; (8000938 <subbandfilter_calculation+0x104>)
 80008b8:	f005 f826 	bl	8005908 <arm_mult_f32>

  // y=B0+B1+B2
  arm_add_f32(subbandfilter_B, subbandfilter_B0, subbandfilter_B, numberofsubbands);
 80008bc:	4a1c      	ldr	r2, [pc, #112]	; (8000930 <subbandfilter_calculation+0xfc>)
 80008be:	4623      	mov	r3, r4
 80008c0:	491c      	ldr	r1, [pc, #112]	; (8000934 <subbandfilter_calculation+0x100>)
 80008c2:	4610      	mov	r0, r2
 80008c4:	4f10      	ldr	r7, [pc, #64]	; (8000908 <subbandfilter_calculation+0xd4>)
 80008c6:	f005 f8d5 	bl	8005a74 <arm_add_f32>

  // y[n]= B - A
  arm_sub_f32(subbandfilter_B,subbandfilter_A, subbandfilter_output, numberofsubbands);
 80008ca:	4623      	mov	r3, r4
 80008cc:	4a1b      	ldr	r2, [pc, #108]	; (800093c <subbandfilter_calculation+0x108>)
 80008ce:	4913      	ldr	r1, [pc, #76]	; (800091c <subbandfilter_calculation+0xe8>)
 80008d0:	4817      	ldr	r0, [pc, #92]	; (8000930 <subbandfilter_calculation+0xfc>)
 80008d2:	f004 ffbf 	bl	8005854 <arm_sub_f32>
  for(int i=0;i<numberofsubbands;i++){
 80008d6:	4e0f      	ldr	r6, [pc, #60]	; (8000914 <subbandfilter_calculation+0xe0>)
 80008d8:	2300      	movs	r3, #0
 80008da:	4d18      	ldr	r5, [pc, #96]	; (800093c <subbandfilter_calculation+0x108>)
	  subbandfilter_yn2[i]		= subbandfilter_yn1[i];
 80008dc:	eb07 0283 	add.w	r2, r7, r3, lsl #2
 80008e0:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 80008e4:	6814      	ldr	r4, [r2, #0]
	  subbandfilter_yn1[i]		= subbandfilter_output[i];
 80008e6:	eb05 0183 	add.w	r1, r5, r3, lsl #2
  for(int i=0;i<numberofsubbands;i++){
 80008ea:	3301      	adds	r3, #1
	  subbandfilter_yn2[i]		= subbandfilter_yn1[i];
 80008ec:	6004      	str	r4, [r0, #0]
  for(int i=0;i<numberofsubbands;i++){
 80008ee:	2b37      	cmp	r3, #55	; 0x37
	  subbandfilter_yn1[i]		= subbandfilter_output[i];
 80008f0:	6809      	ldr	r1, [r1, #0]
 80008f2:	6011      	str	r1, [r2, #0]
  for(int i=0;i<numberofsubbands;i++){
 80008f4:	d1f2      	bne.n	80008dc <subbandfilter_calculation+0xa8>
   }
}
 80008f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008f8:	24000f40 	.word	0x24000f40
 80008fc:	2400101c 	.word	0x2400101c
 8000900:	240010f8 	.word	0x240010f8
 8000904:	2400093c 	.word	0x2400093c
 8000908:	240016fc 	.word	0x240016fc
 800090c:	24000028 	.word	0x24000028
 8000910:	24000a18 	.word	0x24000a18
 8000914:	240017d8 	.word	0x240017d8
 8000918:	24000104 	.word	0x24000104
 800091c:	24000860 	.word	0x24000860
 8000920:	24000cac 	.word	0x24000cac
 8000924:	24000e64 	.word	0x24000e64
 8000928:	24000d88 	.word	0x24000d88
 800092c:	240002bc 	.word	0x240002bc
 8000930:	24000af4 	.word	0x24000af4
 8000934:	24000bd0 	.word	0x24000bd0
 8000938:	240001e0 	.word	0x240001e0
 800093c:	24001620 	.word	0x24001620

08000940 <subbandfilter_octave2_calculation>:

void subbandfilter_octave2_calculation(int32_t input){
  float32_t input_f32=(float32_t)input;
 8000940:	ee07 0a90 	vmov	s15, r0
 8000944:	482f      	ldr	r0, [pc, #188]	; (8000a04 <subbandfilter_octave2_calculation+0xc4>)
 8000946:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void subbandfilter_octave2_calculation(int32_t input){
 800094a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  // set d[n], d[n-1], d[n-2]
  for(int i=0;i<numberofsubbands;i++){
 800094c:	2400      	movs	r4, #0
 800094e:	4e2e      	ldr	r6, [pc, #184]	; (8000a08 <subbandfilter_octave2_calculation+0xc8>)
 8000950:	4d2e      	ldr	r5, [pc, #184]	; (8000a0c <subbandfilter_octave2_calculation+0xcc>)
			  subbandfilter_octave2_dn2[i]=subbandfilter_octave2_dn1[i];
 8000952:	eb06 0284 	add.w	r2, r6, r4, lsl #2
			  subbandfilter_octave2_dn1[i]=subbandfilter_octave2_dn[i];
 8000956:	eb00 0384 	add.w	r3, r0, r4, lsl #2
			  subbandfilter_octave2_dn2[i]=subbandfilter_octave2_dn1[i];
 800095a:	f8d2 c000 	ldr.w	ip, [r2]
 800095e:	eb05 0184 	add.w	r1, r5, r4, lsl #2
  for(int i=0;i<numberofsubbands;i++){
 8000962:	3401      	adds	r4, #1
			  subbandfilter_octave2_dn2[i]=subbandfilter_octave2_dn1[i];
 8000964:	f8c1 c000 	str.w	ip, [r1]
  for(int i=0;i<numberofsubbands;i++){
 8000968:	2c37      	cmp	r4, #55	; 0x37
			  subbandfilter_octave2_dn1[i]=subbandfilter_octave2_dn[i];
 800096a:	6819      	ldr	r1, [r3, #0]
 800096c:	6011      	str	r1, [r2, #0]
			  subbandfilter_octave2_dn[i] = input_f32;
 800096e:	edc3 7a00 	vstr	s15, [r3]
  for(int i=0;i<numberofsubbands;i++){
 8000972:	d1ee      	bne.n	8000952 <subbandfilter_octave2_calculation+0x12>
  }
  // A1 = a1*y[n-1]
  arm_mult_f32(subbandfilter_a1, subbandfilter_octave2_yn1, subbandfilter_A1, numberofsubbands);
 8000974:	4a26      	ldr	r2, [pc, #152]	; (8000a10 <subbandfilter_octave2_calculation+0xd0>)
 8000976:	4623      	mov	r3, r4
 8000978:	4926      	ldr	r1, [pc, #152]	; (8000a14 <subbandfilter_octave2_calculation+0xd4>)
 800097a:	4827      	ldr	r0, [pc, #156]	; (8000a18 <subbandfilter_octave2_calculation+0xd8>)
 800097c:	f004 ffc4 	bl	8005908 <arm_mult_f32>
  // A2 = a2*y[n-2]
  arm_mult_f32(subbandfilter_a2, subbandfilter_octave2_yn2, subbandfilter_A2, numberofsubbands);
 8000980:	4623      	mov	r3, r4
 8000982:	4a26      	ldr	r2, [pc, #152]	; (8000a1c <subbandfilter_octave2_calculation+0xdc>)
 8000984:	4926      	ldr	r1, [pc, #152]	; (8000a20 <subbandfilter_octave2_calculation+0xe0>)
 8000986:	4827      	ldr	r0, [pc, #156]	; (8000a24 <subbandfilter_octave2_calculation+0xe4>)
 8000988:	f004 ffbe 	bl	8005908 <arm_mult_f32>

  // A = A1+A2
  arm_add_f32(subbandfilter_A1, subbandfilter_A2, subbandfilter_A, numberofsubbands);
 800098c:	4623      	mov	r3, r4
 800098e:	4a26      	ldr	r2, [pc, #152]	; (8000a28 <subbandfilter_octave2_calculation+0xe8>)
 8000990:	4922      	ldr	r1, [pc, #136]	; (8000a1c <subbandfilter_octave2_calculation+0xdc>)
 8000992:	481f      	ldr	r0, [pc, #124]	; (8000a10 <subbandfilter_octave2_calculation+0xd0>)
 8000994:	f005 f86e 	bl	8005a74 <arm_add_f32>

  // y_n=b0*d[n]+b1*d[n-1]+b2*d[n-2]

  // B1 = b1*x[n-1]
  arm_mult_f32(subbandfilter_b1, subbandfilter_octave2_dn1, subbandfilter_B1, numberofsubbands);
 8000998:	4623      	mov	r3, r4
 800099a:	4a24      	ldr	r2, [pc, #144]	; (8000a2c <subbandfilter_octave2_calculation+0xec>)
 800099c:	491a      	ldr	r1, [pc, #104]	; (8000a08 <subbandfilter_octave2_calculation+0xc8>)
 800099e:	4824      	ldr	r0, [pc, #144]	; (8000a30 <subbandfilter_octave2_calculation+0xf0>)
 80009a0:	f004 ffb2 	bl	8005908 <arm_mult_f32>
  // B2 = b2*x[n-2]
  arm_mult_f32(subbandfilter_b2, subbandfilter_octave2_dn2, subbandfilter_B2, numberofsubbands);
 80009a4:	4623      	mov	r3, r4
 80009a6:	4a23      	ldr	r2, [pc, #140]	; (8000a34 <subbandfilter_octave2_calculation+0xf4>)
 80009a8:	4918      	ldr	r1, [pc, #96]	; (8000a0c <subbandfilter_octave2_calculation+0xcc>)
 80009aa:	4823      	ldr	r0, [pc, #140]	; (8000a38 <subbandfilter_octave2_calculation+0xf8>)
 80009ac:	f004 ffac 	bl	8005908 <arm_mult_f32>
  // B1+B2
  arm_add_f32(subbandfilter_B1, subbandfilter_B2, subbandfilter_B, numberofsubbands);
 80009b0:	4623      	mov	r3, r4
 80009b2:	4a22      	ldr	r2, [pc, #136]	; (8000a3c <subbandfilter_octave2_calculation+0xfc>)
 80009b4:	491f      	ldr	r1, [pc, #124]	; (8000a34 <subbandfilter_octave2_calculation+0xf4>)
 80009b6:	481d      	ldr	r0, [pc, #116]	; (8000a2c <subbandfilter_octave2_calculation+0xec>)
 80009b8:	f005 f85c 	bl	8005a74 <arm_add_f32>

  // B0 = b0*x[n]
  arm_mult_f32(subbandfilter_b0, subbandfilter_octave2_dn, subbandfilter_B0, numberofsubbands);
 80009bc:	4623      	mov	r3, r4
 80009be:	4a20      	ldr	r2, [pc, #128]	; (8000a40 <subbandfilter_octave2_calculation+0x100>)
 80009c0:	4910      	ldr	r1, [pc, #64]	; (8000a04 <subbandfilter_octave2_calculation+0xc4>)
 80009c2:	4820      	ldr	r0, [pc, #128]	; (8000a44 <subbandfilter_octave2_calculation+0x104>)
 80009c4:	f004 ffa0 	bl	8005908 <arm_mult_f32>

  // y=B0+B1+B2
  arm_add_f32(subbandfilter_B, subbandfilter_B0, subbandfilter_B, numberofsubbands);
 80009c8:	4a1c      	ldr	r2, [pc, #112]	; (8000a3c <subbandfilter_octave2_calculation+0xfc>)
 80009ca:	4623      	mov	r3, r4
 80009cc:	491c      	ldr	r1, [pc, #112]	; (8000a40 <subbandfilter_octave2_calculation+0x100>)
 80009ce:	4610      	mov	r0, r2
 80009d0:	4f10      	ldr	r7, [pc, #64]	; (8000a14 <subbandfilter_octave2_calculation+0xd4>)
 80009d2:	f005 f84f 	bl	8005a74 <arm_add_f32>

  // y[n]= B - A
  arm_sub_f32(subbandfilter_B,subbandfilter_A, subbandfilter_output, numberofsubbands);
 80009d6:	4623      	mov	r3, r4
 80009d8:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <subbandfilter_octave2_calculation+0x108>)
 80009da:	4913      	ldr	r1, [pc, #76]	; (8000a28 <subbandfilter_octave2_calculation+0xe8>)
 80009dc:	4817      	ldr	r0, [pc, #92]	; (8000a3c <subbandfilter_octave2_calculation+0xfc>)
 80009de:	f004 ff39 	bl	8005854 <arm_sub_f32>
  for(int i=0;i<numberofsubbands;i++){
 80009e2:	4e0f      	ldr	r6, [pc, #60]	; (8000a20 <subbandfilter_octave2_calculation+0xe0>)
 80009e4:	2300      	movs	r3, #0
 80009e6:	4d18      	ldr	r5, [pc, #96]	; (8000a48 <subbandfilter_octave2_calculation+0x108>)
 			  subbandfilter_octave2_yn2[i] 	= subbandfilter_octave2_yn1[i];
 80009e8:	eb07 0283 	add.w	r2, r7, r3, lsl #2
 80009ec:	eb06 0083 	add.w	r0, r6, r3, lsl #2
 80009f0:	6814      	ldr	r4, [r2, #0]
 			  subbandfilter_octave2_yn1[i]  = subbandfilter_output[i];
 80009f2:	eb05 0183 	add.w	r1, r5, r3, lsl #2
  for(int i=0;i<numberofsubbands;i++){
 80009f6:	3301      	adds	r3, #1
 			  subbandfilter_octave2_yn2[i] 	= subbandfilter_octave2_yn1[i];
 80009f8:	6004      	str	r4, [r0, #0]
  for(int i=0;i<numberofsubbands;i++){
 80009fa:	2b37      	cmp	r3, #55	; 0x37
 			  subbandfilter_octave2_yn1[i]  = subbandfilter_output[i];
 80009fc:	6809      	ldr	r1, [r1, #0]
 80009fe:	6011      	str	r1, [r2, #0]
  for(int i=0;i<numberofsubbands;i++){
 8000a00:	d1f2      	bne.n	80009e8 <subbandfilter_octave2_calculation+0xa8>
   }
}
 8000a02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000a04:	240011d4 	.word	0x240011d4
 8000a08:	240012b0 	.word	0x240012b0
 8000a0c:	2400138c 	.word	0x2400138c
 8000a10:	2400093c 	.word	0x2400093c
 8000a14:	24001468 	.word	0x24001468
 8000a18:	24000028 	.word	0x24000028
 8000a1c:	24000a18 	.word	0x24000a18
 8000a20:	24001544 	.word	0x24001544
 8000a24:	24000104 	.word	0x24000104
 8000a28:	24000860 	.word	0x24000860
 8000a2c:	24000cac 	.word	0x24000cac
 8000a30:	24000e64 	.word	0x24000e64
 8000a34:	24000d88 	.word	0x24000d88
 8000a38:	240002bc 	.word	0x240002bc
 8000a3c:	24000af4 	.word	0x24000af4
 8000a40:	24000bd0 	.word	0x24000bd0
 8000a44:	240001e0 	.word	0x240001e0
 8000a48:	24001620 	.word	0x24001620

08000a4c <HAL_I2S_RxHalfCpltCallback>:
volatile int32_t output_test_ac;
volatile adc_data_bitfield adc_data_bf;
volatile adc_data_bitfield output_buffer;
volatile uint8_t ADC_READY_FLAG = 0;
volatile uint8_t DAC_HALF_COMPLETE_FLAG = 0;
void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8000a4c:	b410      	push	{r4}
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a4e:	4c10      	ldr	r4, [pc, #64]	; (8000a90 <HAL_I2S_RxHalfCpltCallback+0x44>)
 8000a50:	f004 021f 	and.w	r2, r4, #31
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a54:	f3bf 8f4f 	dsb	sy
 8000a58:	f104 0110 	add.w	r1, r4, #16
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a5c:	4623      	mov	r3, r4
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a5e:	480d      	ldr	r0, [pc, #52]	; (8000a94 <HAL_I2S_RxHalfCpltCallback+0x48>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000a60:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a62:	f8c0 325c 	str.w	r3, [r0, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a66:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000a68:	1aca      	subs	r2, r1, r3
 8000a6a:	2a00      	cmp	r2, #0
 8000a6c:	dcf9      	bgt.n	8000a62 <HAL_I2S_RxHalfCpltCallback+0x16>
 8000a6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000a72:	f3bf 8f6f 	isb	sy
//	SCB_InvalidateDCache();
	SCB_InvalidateDCache_by_Addr(rx_data_i2s, sizeof(rx_data_i2s));
	ADC_READY_FLAG = 1;
 8000a76:	4b08      	ldr	r3, [pc, #32]	; (8000a98 <HAL_I2S_RxHalfCpltCallback+0x4c>)
 8000a78:	2101      	movs	r1, #1
//	//	adc_data_bitfield adc_data_bf;
	adc_data_bf.raw_low 	= rx_data_i2s[0];
 8000a7a:	4a08      	ldr	r2, [pc, #32]	; (8000a9c <HAL_I2S_RxHalfCpltCallback+0x50>)
	ADC_READY_FLAG = 1;
 8000a7c:	7019      	strb	r1, [r3, #0]
	adc_data_bf.raw_low 	= rx_data_i2s[0];
 8000a7e:	8823      	ldrh	r3, [r4, #0]
 8000a80:	b21b      	sxth	r3, r3
 8000a82:	8013      	strh	r3, [r2, #0]
	adc_data_bf.raw_high 	= rx_data_i2s[1];
 8000a84:	8863      	ldrh	r3, [r4, #2]
}
 8000a86:	f85d 4b04 	ldr.w	r4, [sp], #4
	adc_data_bf.raw_high 	= rx_data_i2s[1];
 8000a8a:	b21b      	sxth	r3, r3
 8000a8c:	8053      	strh	r3, [r2, #2]
}
 8000a8e:	4770      	bx	lr
 8000a90:	24000698 	.word	0x24000698
 8000a94:	e000ed00 	.word	0xe000ed00
 8000a98:	240003c7 	.word	0x240003c7
 8000a9c:	240003cc 	.word	0x240003cc

08000aa0 <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s){
 8000aa0:	b410      	push	{r4}
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000aa2:	4c10      	ldr	r4, [pc, #64]	; (8000ae4 <HAL_I2S_RxCpltCallback+0x44>)
 8000aa4:	f004 021f 	and.w	r2, r4, #31
  __ASM volatile ("dsb 0xF":::"memory");
 8000aa8:	f3bf 8f4f 	dsb	sy
 8000aac:	f104 0110 	add.w	r1, r4, #16
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000ab0:	4623      	mov	r3, r4
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000ab2:	480d      	ldr	r0, [pc, #52]	; (8000ae8 <HAL_I2S_RxCpltCallback+0x48>)
      } while ( op_size > 0 );
 8000ab4:	4411      	add	r1, r2
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000ab6:	f8c0 325c 	str.w	r3, [r0, #604]	; 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000aba:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000abc:	1aca      	subs	r2, r1, r3
 8000abe:	2a00      	cmp	r2, #0
 8000ac0:	dcf9      	bgt.n	8000ab6 <HAL_I2S_RxCpltCallback+0x16>
 8000ac2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ac6:	f3bf 8f6f 	isb	sy
	SCB_InvalidateDCache_by_Addr(rx_data_i2s, sizeof(rx_data_i2s));
//	SCB_InvalidateDCache();
	ADC_READY_FLAG = 1;
 8000aca:	4b08      	ldr	r3, [pc, #32]	; (8000aec <HAL_I2S_RxCpltCallback+0x4c>)
 8000acc:	2101      	movs	r1, #1
	//	adc_data_bitfield adc_data_bf;
	adc_data_bf.raw_low 	= rx_data_i2s[4];
 8000ace:	4a08      	ldr	r2, [pc, #32]	; (8000af0 <HAL_I2S_RxCpltCallback+0x50>)
	ADC_READY_FLAG = 1;
 8000ad0:	7019      	strb	r1, [r3, #0]
	adc_data_bf.raw_low 	= rx_data_i2s[4];
 8000ad2:	8923      	ldrh	r3, [r4, #8]
 8000ad4:	b21b      	sxth	r3, r3
 8000ad6:	8013      	strh	r3, [r2, #0]
	adc_data_bf.raw_high 	= rx_data_i2s[5];
 8000ad8:	8963      	ldrh	r3, [r4, #10]
}
 8000ada:	f85d 4b04 	ldr.w	r4, [sp], #4
	adc_data_bf.raw_high 	= rx_data_i2s[5];
 8000ade:	b21b      	sxth	r3, r3
 8000ae0:	8053      	strh	r3, [r2, #2]
}
 8000ae2:	4770      	bx	lr
 8000ae4:	24000698 	.word	0x24000698
 8000ae8:	e000ed00 	.word	0xe000ed00
 8000aec:	240003c7 	.word	0x240003c7
 8000af0:	240003cc 	.word	0x240003cc

08000af4 <HAL_I2S_TxHalfCpltCallback>:

void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
	DAC_HALF_COMPLETE_FLAG = 1;
 8000af4:	4a0b      	ldr	r2, [pc, #44]	; (8000b24 <HAL_I2S_TxHalfCpltCallback+0x30>)
 8000af6:	2101      	movs	r1, #1
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000af8:	4b0b      	ldr	r3, [pc, #44]	; (8000b28 <HAL_I2S_TxHalfCpltCallback+0x34>)
 8000afa:	7011      	strb	r1, [r2, #0]
 8000afc:	f003 021f 	and.w	r2, r3, #31
  __ASM volatile ("dsb 0xF":::"memory");
 8000b00:	f3bf 8f4f 	dsb	sy
 8000b04:	f103 0110 	add.w	r1, r3, #16
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b08:	4808      	ldr	r0, [pc, #32]	; (8000b2c <HAL_I2S_TxHalfCpltCallback+0x38>)
        op_addr += __SCB_DCACHE_LINE_SIZE;
        op_size -= __SCB_DCACHE_LINE_SIZE;
      } while ( op_size > 0 );
 8000b0a:	4411      	add	r1, r2
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b0c:	f8c0 3268 	str.w	r3, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000b10:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000b12:	1aca      	subs	r2, r1, r3
 8000b14:	2a00      	cmp	r2, #0
 8000b16:	dcf9      	bgt.n	8000b0c <HAL_I2S_TxHalfCpltCallback+0x18>
 8000b18:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b1c:	f3bf 8f6f 	isb	sy
//	int32_t out2 = output_buffer.raw_low;
//	int32_t out3 = output_buffer.raw_high;
	SCB_CleanDCache_by_Addr(my_data, sizeof(my_data));
//	my_data[2] = out2;
//	my_data[3] = out3;
}
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	240003c8 	.word	0x240003c8
 8000b28:	24000678 	.word	0x24000678
 8000b2c:	e000ed00 	.word	0xe000ed00

08000b30 <HAL_I2S_TxCpltCallback>:
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s){
	DAC_HALF_COMPLETE_FLAG = 0;
 8000b30:	4a0b      	ldr	r2, [pc, #44]	; (8000b60 <HAL_I2S_TxCpltCallback+0x30>)
 8000b32:	2100      	movs	r1, #0
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000b34:	4b0b      	ldr	r3, [pc, #44]	; (8000b64 <HAL_I2S_TxCpltCallback+0x34>)
 8000b36:	7011      	strb	r1, [r2, #0]
 8000b38:	f003 021f 	and.w	r2, r3, #31
  __ASM volatile ("dsb 0xF":::"memory");
 8000b3c:	f3bf 8f4f 	dsb	sy
 8000b40:	f103 0110 	add.w	r1, r3, #16
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b44:	4808      	ldr	r0, [pc, #32]	; (8000b68 <HAL_I2S_TxCpltCallback+0x38>)
      } while ( op_size > 0 );
 8000b46:	4411      	add	r1, r2
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000b48:	f8c0 3268 	str.w	r3, [r0, #616]	; 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000b4c:	3320      	adds	r3, #32
      } while ( op_size > 0 );
 8000b4e:	1aca      	subs	r2, r1, r3
 8000b50:	2a00      	cmp	r2, #0
 8000b52:	dcf9      	bgt.n	8000b48 <HAL_I2S_TxCpltCallback+0x18>
 8000b54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000b58:	f3bf 8f6f 	isb	sy
//	int32_t out2 = output_buffer.raw_low;
//	int32_t out3 = output_buffer.raw_high;
	SCB_CleanDCache_by_Addr(my_data, sizeof(my_data));
//	my_data[6] = out2;
//	my_data[7] = out3;
}
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop
 8000b60:	240003c8 	.word	0x240003c8
 8000b64:	24000678 	.word	0x24000678
 8000b68:	e000ed00 	.word	0xe000ed00
 8000b6c:	00000000 	.word	0x00000000

08000b70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b70:	b510      	push	{r4, lr}
 8000b72:	b0a0      	sub	sp, #128	; 0x80
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b74:	224c      	movs	r2, #76	; 0x4c
 8000b76:	2100      	movs	r1, #0
 8000b78:	a80c      	add	r0, sp, #48	; 0x30
 8000b7a:	f005 f819 	bl	8005bb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b7e:	2220      	movs	r2, #32
 8000b80:	2100      	movs	r1, #0
 8000b82:	a804      	add	r0, sp, #16
 8000b84:	f005 f814 	bl	8005bb0 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000b88:	2002      	movs	r0, #2
 8000b8a:	f002 f923 	bl	8002dd4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b8e:	4b38      	ldr	r3, [pc, #224]	; (8000c70 <SystemClock_Config+0x100>)
 8000b90:	2100      	movs	r1, #0
 8000b92:	4a38      	ldr	r2, [pc, #224]	; (8000c74 <SystemClock_Config+0x104>)
 8000b94:	9101      	str	r1, [sp, #4]
 8000b96:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000b98:	f021 0101 	bic.w	r1, r1, #1
 8000b9c:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	9301      	str	r3, [sp, #4]
 8000ba6:	6993      	ldr	r3, [r2, #24]
 8000ba8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000bac:	6193      	str	r3, [r2, #24]
 8000bae:	6993      	ldr	r3, [r2, #24]
 8000bb0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000bb4:	9301      	str	r3, [sp, #4]
 8000bb6:	9b01      	ldr	r3, [sp, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bb8:	6993      	ldr	r3, [r2, #24]
 8000bba:	0499      	lsls	r1, r3, #18
 8000bbc:	d5fc      	bpl.n	8000bb8 <SystemClock_Config+0x48>

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bbe:	4b2e      	ldr	r3, [pc, #184]	; (8000c78 <SystemClock_Config+0x108>)
 8000bc0:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
 8000bc4:	f041 0102 	orr.w	r1, r1, #2
 8000bc8:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000bcc:	2100      	movs	r1, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bce:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8000bd2:	f003 0302 	and.w	r3, r3, #2
 8000bd6:	9302      	str	r3, [sp, #8]
 8000bd8:	9b02      	ldr	r3, [sp, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000bda:	9103      	str	r1, [sp, #12]
 8000bdc:	6991      	ldr	r1, [r2, #24]
 8000bde:	4b24      	ldr	r3, [pc, #144]	; (8000c70 <SystemClock_Config+0x100>)
 8000be0:	f441 4140 	orr.w	r1, r1, #49152	; 0xc000
 8000be4:	6191      	str	r1, [r2, #24]
 8000be6:	6992      	ldr	r2, [r2, #24]
 8000be8:	f402 4240 	and.w	r2, r2, #49152	; 0xc000
 8000bec:	9203      	str	r2, [sp, #12]
 8000bee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000bf0:	4a20      	ldr	r2, [pc, #128]	; (8000c74 <SystemClock_Config+0x104>)
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000bf2:	f041 0101 	orr.w	r1, r1, #1
 8000bf6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000bf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bfa:	f003 0301 	and.w	r3, r3, #1
 8000bfe:	9303      	str	r3, [sp, #12]
 8000c00:	9b03      	ldr	r3, [sp, #12]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c02:	6993      	ldr	r3, [r2, #24]
 8000c04:	049b      	lsls	r3, r3, #18
 8000c06:	d5fc      	bpl.n	8000c02 <SystemClock_Config+0x92>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000c08:	2105      	movs	r1, #5
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000c0a:	22c0      	movs	r2, #192	; 0xc0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c0c:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 5;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000c0e:	2408      	movs	r4, #8
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c10:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c12:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8000c68 <SystemClock_Config+0xf8>
  RCC_OscInitStruct.PLL.PLLN = 192;
 8000c16:	e9cd 1217 	strd	r1, r2, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c1a:	2200      	movs	r2, #0
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c1c:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000c20:	e9cd 3119 	strd	r3, r1, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000c24:	e9cd 341b 	strd	r3, r4, [sp, #108]	; 0x6c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c28:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c2c:	e9cd 221d 	strd	r2, r2, [sp, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c30:	f002 f992 	bl	8002f58 <HAL_RCC_OscConfig>
 8000c34:	4603      	mov	r3, r0
 8000c36:	b108      	cbz	r0, 8000c3c <SystemClock_Config+0xcc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c38:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c3a:	e7fe      	b.n	8000c3a <SystemClock_Config+0xca>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3c:	213f      	movs	r1, #63	; 0x3f
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000c3e:	2240      	movs	r2, #64	; 0x40
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c40:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000c42:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c46:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c48:	2103      	movs	r1, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c4a:	a804      	add	r0, sp, #16
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000c4c:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c4e:	9105      	str	r1, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c50:	2104      	movs	r1, #4
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000c52:	e9cd 4207 	strd	r4, r2, [sp, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000c56:	e9cd 320a 	strd	r3, r2, [sp, #40]	; 0x28
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000c5a:	f002 fd13 	bl	8003684 <HAL_RCC_ClockConfig>
 8000c5e:	b108      	cbz	r0, 8000c64 <SystemClock_Config+0xf4>
 8000c60:	b672      	cpsid	i
  while (1)
 8000c62:	e7fe      	b.n	8000c62 <SystemClock_Config+0xf2>
}
 8000c64:	b020      	add	sp, #128	; 0x80
 8000c66:	bd10      	pop	{r4, pc}
 8000c68:	00000001 	.word	0x00000001
 8000c6c:	00010000 	.word	0x00010000
 8000c70:	58000400 	.word	0x58000400
 8000c74:	58024800 	.word	0x58024800
 8000c78:	58024400 	.word	0x58024400

08000c7c <main>:
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000c7c:	4a9f      	ldr	r2, [pc, #636]	; (8000efc <main+0x280>)
 8000c7e:	6953      	ldr	r3, [r2, #20]
{
 8000c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c84:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
 8000c88:	ed2d 8b02 	vpush	{d8}
 8000c8c:	f5ad 2dbb 	sub.w	sp, sp, #382976	; 0x5d800
 8000c90:	f2ad 4d74 	subw	sp, sp, #1140	; 0x474
 8000c94:	d111      	bne.n	8000cba <main+0x3e>
  __ASM volatile ("dsb 0xF":::"memory");
 8000c96:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000c9a:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000c9e:	f8c2 3250 	str.w	r3, [r2, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8000ca2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000ca6:	f3bf 8f6f 	isb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000caa:	6953      	ldr	r3, [r2, #20]
 8000cac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cb0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000cb2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000cb6:	f3bf 8f6f 	isb	sy
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000cba:	4890      	ldr	r0, [pc, #576]	; (8000efc <main+0x280>)
 8000cbc:	6943      	ldr	r3, [r0, #20]
 8000cbe:	f413 3380 	ands.w	r3, r3, #65536	; 0x10000
 8000cc2:	d124      	bne.n	8000d0e <main+0x92>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000cc4:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000cc8:	f3bf 8f4f 	dsb	sy
    ccsidr = SCB->CCSIDR;
 8000ccc:	f8d0 5080 	ldr.w	r5, [r0, #128]	; 0x80
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000cd0:	f643 76e0 	movw	r6, #16352	; 0x3fe0
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000cd4:	f3c5 344e 	ubfx	r4, r5, #13, #15
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000cd8:	f3c5 05c9 	ubfx	r5, r5, #3, #10
 8000cdc:	0164      	lsls	r4, r4, #5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000cde:	ea04 0106 	and.w	r1, r4, r6
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000ce2:	462b      	mov	r3, r5
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000ce4:	ea41 7283 	orr.w	r2, r1, r3, lsl #30
      } while (ways-- != 0U);
 8000ce8:	3b01      	subs	r3, #1
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000cea:	f8c0 2260 	str.w	r2, [r0, #608]	; 0x260
      } while (ways-- != 0U);
 8000cee:	1c5a      	adds	r2, r3, #1
 8000cf0:	d1f8      	bne.n	8000ce4 <main+0x68>
    } while(sets-- != 0U);
 8000cf2:	3c20      	subs	r4, #32
 8000cf4:	f114 0f20 	cmn.w	r4, #32
 8000cf8:	d1f1      	bne.n	8000cde <main+0x62>
 8000cfa:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000cfe:	6943      	ldr	r3, [r0, #20]
 8000d00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d04:	6143      	str	r3, [r0, #20]
 8000d06:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8000d0a:	f3bf 8f6f 	isb	sy
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d0e:	4c7c      	ldr	r4, [pc, #496]	; (8000f00 <main+0x284>)
  HAL_Init();
 8000d10:	f000 fc16 	bl	8001540 <HAL_Init>
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d14:	aa01      	add	r2, sp, #4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d16:	2500      	movs	r5, #0
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d18:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000d1c:	f44f 7680 	mov.w	r6, #256	; 0x100
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	f8c4 30f4 	str.w	r3, [r4, #244]	; 0xf4
 8000d28:	f8d4 30f4 	ldr.w	r3, [r4, #244]	; 0xf4
 8000d2c:	f003 0302 	and.w	r3, r3, #2
 8000d30:	6013      	str	r3, [r2, #0]
 8000d32:	6813      	ldr	r3, [r2, #0]
  SystemClock_Config();
 8000d34:	f7ff ff1c 	bl	8000b70 <SystemClock_Config>
  __HAL_RCC_SPI1_CLK_ENABLE();
 8000d38:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
 8000d3c:	a902      	add	r1, sp, #8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3e:	ab0c      	add	r3, sp, #48	; 0x30
  HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, GPIO_PIN_SET);
 8000d40:	4870      	ldr	r0, [pc, #448]	; (8000f04 <main+0x288>)
  __HAL_RCC_SPI1_CLK_ENABLE();
 8000d42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000d46:	f8c4 20f0 	str.w	r2, [r4, #240]	; 0xf0
 8000d4a:	f8d4 20f0 	ldr.w	r2, [r4, #240]	; 0xf0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	609d      	str	r5, [r3, #8]
  __HAL_RCC_SPI1_CLK_ENABLE();
 8000d50:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d54:	e9c3 5500 	strd	r5, r5, [r3]
  __HAL_RCC_SPI1_CLK_ENABLE();
 8000d58:	600a      	str	r2, [r1, #0]
 8000d5a:	680a      	ldr	r2, [r1, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d5c:	aa06      	add	r2, sp, #24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d5e:	a90b      	add	r1, sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	e9c3 5503 	strd	r5, r5, [r3, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d64:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d6c:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000d70:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000d74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d78:	6013      	str	r3, [r2, #0]
 8000d7a:	6813      	ldr	r3, [r2, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7c:	aa07      	add	r2, sp, #28
 8000d7e:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000d82:	f043 0304 	orr.w	r3, r3, #4
 8000d86:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000d8a:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	6813      	ldr	r3, [r2, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	aa08      	add	r2, sp, #32
 8000d98:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000da4:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000da8:	f003 0301 	and.w	r3, r3, #1
 8000dac:	6013      	str	r3, [r2, #0]
 8000dae:	6813      	ldr	r3, [r2, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db0:	aa09      	add	r2, sp, #36	; 0x24
 8000db2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000db6:	f043 0302 	orr.w	r3, r3, #2
 8000dba:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000dbe:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000dc2:	f003 0302 	and.w	r3, r3, #2
 8000dc6:	6013      	str	r3, [r2, #0]
 8000dc8:	6813      	ldr	r3, [r2, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dca:	aa0a      	add	r2, sp, #40	; 0x28
 8000dcc:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000dd0:	f043 0320 	orr.w	r3, r3, #32
 8000dd4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000dd8:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000ddc:	f003 0320 	and.w	r3, r3, #32
 8000de0:	6013      	str	r3, [r2, #0]
 8000de2:	6813      	ldr	r3, [r2, #0]
  HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000de6:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000dea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dee:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8000df2:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8000df6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dfa:	600b      	str	r3, [r1, #0]
 8000dfc:	680b      	ldr	r3, [r1, #0]
  HAL_GPIO_WritePin(CODEC_CS_GPIO_Port, CODEC_CS_Pin, GPIO_PIN_SET);
 8000dfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e02:	f001 fe03 	bl	8002a0c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = CODEC_CS_Pin;
 8000e06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000e0a:	2301      	movs	r3, #1
  HAL_GPIO_Init(CODEC_CS_GPIO_Port, &GPIO_InitStruct);
 8000e0c:	a90c      	add	r1, sp, #48	; 0x30
 8000e0e:	483d      	ldr	r0, [pc, #244]	; (8000f04 <main+0x288>)
  GPIO_InitStruct.Pin = CODEC_CS_Pin;
 8000e10:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8000e14:	2201      	movs	r2, #1
 8000e16:	2303      	movs	r3, #3
 8000e18:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  HAL_GPIO_Init(CODEC_CS_GPIO_Port, &GPIO_InitStruct);
 8000e1c:	f001 fcc4 	bl	80027a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e20:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8000e24:	aa04      	add	r2, sp, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e26:	a905      	add	r1, sp, #20
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e28:	f043 0302 	orr.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e2c:	200b      	movs	r0, #11
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000e2e:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8000e32:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8000e36:	f003 0302 	and.w	r3, r3, #2
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e3e:	462a      	mov	r2, r5
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e40:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
 8000e44:	f043 0301 	orr.w	r3, r3, #1
 8000e48:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 8000e4c:	f8d4 30d8 	ldr.w	r3, [r4, #216]	; 0xd8
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_LEFT;
 8000e50:	f44f 4480 	mov.w	r4, #16384	; 0x4000
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e54:	f003 0301 	and.w	r3, r3, #1
 8000e58:	600b      	str	r3, [r1, #0]
 8000e5a:	680b      	ldr	r3, [r1, #0]
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000e5c:	4629      	mov	r1, r5
 8000e5e:	f000 fbdb 	bl	8001618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000e62:	200b      	movs	r0, #11
 8000e64:	f000 fc16 	bl	8001694 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000e68:	462a      	mov	r2, r5
 8000e6a:	4629      	mov	r1, r5
 8000e6c:	2039      	movs	r0, #57	; 0x39
 8000e6e:	f000 fbd3 	bl	8001618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000e72:	2039      	movs	r0, #57	; 0x39
 8000e74:	f000 fc0e 	bl	8001694 <HAL_NVIC_EnableIRQ>
  hi2s2.Instance = SPI2;
 8000e78:	4823      	ldr	r0, [pc, #140]	; (8000f08 <main+0x28c>)
 8000e7a:	4b24      	ldr	r3, [pc, #144]	; (8000f0c <main+0x290>)
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000e7c:	2204      	movs	r2, #4
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000e7e:	6085      	str	r5, [r0, #8]
  hi2s2.Instance = SPI2;
 8000e80:	6003      	str	r3, [r0, #0]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_ENABLE;
 8000e82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000e86:	6105      	str	r5, [r0, #16]
  hi2s2.Init.WSInversion = I2S_WS_INVERSION_ENABLE;
 8000e88:	6203      	str	r3, [r0, #32]
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_ENABLE;
 8000e8a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8000e8e:	6042      	str	r2, [r0, #4]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000e90:	60c6      	str	r6, [r0, #12]
  hi2s2.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_LEFT;
 8000e92:	6244      	str	r4, [r0, #36]	; 0x24
  hi2s2.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_ENABLE;
 8000e94:	6283      	str	r3, [r0, #40]	; 0x28
  hi2s2.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000e96:	e9c0 5506 	strd	r5, r5, [r0, #24]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000e9a:	f64b 3580 	movw	r5, #48000	; 0xbb80
 8000e9e:	6145      	str	r5, [r0, #20]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000ea0:	f001 fdfa 	bl	8002a98 <HAL_I2S_Init>
 8000ea4:	b108      	cbz	r0, 8000eaa <main+0x22e>
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea6:	b672      	cpsid	i
  while (1)
 8000ea8:	e7fe      	b.n	8000ea8 <main+0x22c>
  hspi3.Instance = SPI3;
 8000eaa:	4b19      	ldr	r3, [pc, #100]	; (8000f10 <main+0x294>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000eac:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8000eb0:	4918      	ldr	r1, [pc, #96]	; (8000f14 <main+0x298>)
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000eb2:	f04f 6780 	mov.w	r7, #67108864	; 0x4000000
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000eb6:	6098      	str	r0, [r3, #8]
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000eb8:	6598      	str	r0, [r3, #88]	; 0x58
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000eba:	e9c3 1200 	strd	r1, r2, [r3]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ebe:	2207      	movs	r2, #7
 8000ec0:	60da      	str	r2, [r3, #12]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000ec2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ec6:	e9c3 7206 	strd	r7, r2, [r3, #24]
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eca:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ece:	e9c3 0004 	strd	r0, r0, [r3, #16]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ed2:	e9c3 0008 	strd	r0, r0, [r3, #32]
  hspi3.Init.CRCPolynomial = 0x0;
 8000ed6:	e9c3 000a 	strd	r0, r0, [r3, #40]	; 0x28
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000eda:	e9c3 000e 	strd	r0, r0, [r3, #56]	; 0x38
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000ede:	e9c3 0010 	strd	r0, r0, [r3, #64]	; 0x40
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000ee2:	e9c3 0012 	strd	r0, r0, [r3, #72]	; 0x48
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000ee6:	e9c3 0014 	strd	r0, r0, [r3, #80]	; 0x50
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000eea:	4618      	mov	r0, r3
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000eec:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000eee:	f004 f8c1 	bl	8005074 <HAL_SPI_Init>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	b180      	cbz	r0, 8000f18 <main+0x29c>
 8000ef6:	b672      	cpsid	i
  while (1)
 8000ef8:	e7fe      	b.n	8000ef8 <main+0x27c>
 8000efa:	bf00      	nop
 8000efc:	e000ed00 	.word	0xe000ed00
 8000f00:	58024400 	.word	0x58024400
 8000f04:	58021400 	.word	0x58021400
 8000f08:	24000538 	.word	0x24000538
 8000f0c:	40003800 	.word	0x40003800
 8000f10:	240005f0 	.word	0x240005f0
 8000f14:	40003c00 	.word	0x40003c00
  hi2s1.Instance = SPI1;
 8000f18:	486b      	ldr	r0, [pc, #428]	; (80010c8 <main+0x44c>)
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000f1a:	4a6c      	ldr	r2, [pc, #432]	; (80010cc <main+0x450>)
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8000f1c:	6083      	str	r3, [r0, #8]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000f1e:	6103      	str	r3, [r0, #16]
  hi2s1.Init.MasterKeepIOState = I2S_MASTER_KEEP_IO_STATE_DISABLE;
 8000f20:	6283      	str	r3, [r0, #40]	; 0x28
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_24B;
 8000f22:	60c6      	str	r6, [r0, #12]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000f24:	6145      	str	r5, [r0, #20]
  hi2s1.Init.Data24BitAlignment = I2S_DATA_24BIT_ALIGNMENT_LEFT;
 8000f26:	e9c0 3408 	strd	r3, r4, [r0, #32]
  hi2s1.Init.FirstBit = I2S_FIRSTBIT_MSB;
 8000f2a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2s1.Init.Mode = I2S_MODE_MASTER_RX;
 8000f2e:	2306      	movs	r3, #6
 8000f30:	e9c0 2300 	strd	r2, r3, [r0]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000f34:	f001 fdb0 	bl	8002a98 <HAL_I2S_Init>
 8000f38:	4604      	mov	r4, r0
 8000f3a:	2800      	cmp	r0, #0
 8000f3c:	f040 80b8 	bne.w	80010b0 <main+0x434>
	  rx_data_i2s[i]= 0x0000;
 8000f40:	4b63      	ldr	r3, [pc, #396]	; (80010d0 <main+0x454>)
  arm_biquad_cascade_df2T_init_f32(&highpass_iir_50hz, 1, &highpass_coeff, &highpass_state);
 8000f42:	2101      	movs	r1, #1
	  my_data[i] = 0x0000;
 8000f44:	4a63      	ldr	r2, [pc, #396]	; (80010d4 <main+0x458>)
 8000f46:	8010      	strh	r0, [r2, #0]
	  rx_data_i2s[i]= 0x0000;
 8000f48:	8018      	strh	r0, [r3, #0]
	  my_data[i] = 0x0000;
 8000f4a:	8050      	strh	r0, [r2, #2]
	  rx_data_i2s[i]= 0x0000;
 8000f4c:	8058      	strh	r0, [r3, #2]
	  my_data[i] = 0x0000;
 8000f4e:	8090      	strh	r0, [r2, #4]
	  rx_data_i2s[i]= 0x0000;
 8000f50:	8098      	strh	r0, [r3, #4]
	  my_data[i] = 0x0000;
 8000f52:	80d0      	strh	r0, [r2, #6]
	  rx_data_i2s[i]= 0x0000;
 8000f54:	80d8      	strh	r0, [r3, #6]
  arm_biquad_cascade_df2T_init_f32(&highpass_iir_50hz, 1, &highpass_coeff, &highpass_state);
 8000f56:	4a60      	ldr	r2, [pc, #384]	; (80010d8 <main+0x45c>)
 8000f58:	4b60      	ldr	r3, [pc, #384]	; (80010dc <main+0x460>)
 8000f5a:	4861      	ldr	r0, [pc, #388]	; (80010e0 <main+0x464>)
 8000f5c:	f004 fc6e 	bl	800583c <arm_biquad_cascade_df2T_init_f32>
  arm_biquad_cascade_df2T_init_f32(&highpass_iir_50hz_octave2, 1, &highpass_coeff, &highpass_state);
 8000f60:	4b5e      	ldr	r3, [pc, #376]	; (80010dc <main+0x460>)
 8000f62:	2101      	movs	r1, #1
 8000f64:	485f      	ldr	r0, [pc, #380]	; (80010e4 <main+0x468>)
 8000f66:	4a5c      	ldr	r2, [pc, #368]	; (80010d8 <main+0x45c>)
 8000f68:	f004 fc68 	bl	800583c <arm_biquad_cascade_df2T_init_f32>
 8000f6c:	4623      	mov	r3, r4
 8000f6e:	485e      	ldr	r0, [pc, #376]	; (80010e8 <main+0x46c>)
	  subband_ones[i] = 1.0;
 8000f70:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8000f74:	eb00 0283 	add.w	r2, r0, r3, lsl #2
  for(uint8_t i = 0; i<numberofsubbands;i++){
 8000f78:	3301      	adds	r3, #1
 8000f7a:	2b37      	cmp	r3, #55	; 0x37
	  subband_ones[i] = 1.0;
 8000f7c:	6011      	str	r1, [r2, #0]
  for(uint8_t i = 0; i<numberofsubbands;i++){
 8000f7e:	d1f9      	bne.n	8000f74 <main+0x2f8>
  HAL_I2S_Transmit_DMA(	&hi2s2, 	my_data, 		4);
 8000f80:	2204      	movs	r2, #4
 8000f82:	4954      	ldr	r1, [pc, #336]	; (80010d4 <main+0x458>)
 8000f84:	4859      	ldr	r0, [pc, #356]	; (80010ec <main+0x470>)
 8000f86:	f001 fe6f 	bl	8002c68 <HAL_I2S_Transmit_DMA>
  HAL_I2S_Receive_DMA(	&hi2s1, 	rx_data_i2s, 	4);
 8000f8a:	2204      	movs	r2, #4
 8000f8c:	4950      	ldr	r1, [pc, #320]	; (80010d0 <main+0x454>)
 8000f8e:	484e      	ldr	r0, [pc, #312]	; (80010c8 <main+0x44c>)
 8000f90:	f001 fec4 	bl	8002d1c <HAL_I2S_Receive_DMA>
  ad1939_init(&hspi3);
 8000f94:	4856      	ldr	r0, [pc, #344]	; (80010f0 <main+0x474>)
 8000f96:	f7ff fa11 	bl	80003bc <ad1939_init>
  init_guitar_effect_delay(&delay_effect);
 8000f9a:	a80c      	add	r0, sp, #48	; 0x30
 8000f9c:	f7ff fc1c 	bl	80007d8 <init_guitar_effect_delay>
	volatile float32_t len_f32 = 48000;
 8000fa0:	4c54      	ldr	r4, [pc, #336]	; (80010f4 <main+0x478>)
 8000fa2:	ab03      	add	r3, sp, #12
 8000fa4:	4a54      	ldr	r2, [pc, #336]	; (80010f8 <main+0x47c>)
 8000fa6:	f8df 8178 	ldr.w	r8, [pc, #376]	; 8001120 <main+0x4a4>
 8000faa:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8001124 <main+0x4a8>
	arm_abs_f32(subbandfilter_output, subband_absolute_value, numberofsubbands);
 8000fae:	4f53      	ldr	r7, [pc, #332]	; (80010fc <main+0x480>)
 8000fb0:	f8df b174 	ldr.w	fp, [pc, #372]	; 8001128 <main+0x4ac>
	arm_dot_prod_f32(subband_absolute_value, subband_ones, numberofsubbands, &octave1_up);
 8000fb4:	4e52      	ldr	r6, [pc, #328]	; (8001100 <main+0x484>)
 8000fb6:	f8df a130 	ldr.w	sl, [pc, #304]	; 80010e8 <main+0x46c>
	volatile float32_t len_f32 = 48000;
 8000fba:	601a      	str	r2, [r3, #0]
	  if (ADC_READY_FLAG){
 8000fbc:	7823      	ldrb	r3, [r4, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d0fc      	beq.n	8000fbc <main+0x340>
		  ADC_READY_FLAG  = 0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	7023      	strb	r3, [r4, #0]
		int32_t value_from_ADC = adc_data_bf.value/2; //value_from_ADC_HighByte | value_from_ADC_LowByte;
 8000fc6:	4b4f      	ldr	r3, [pc, #316]	; (8001104 <main+0x488>)
 8000fc8:	681d      	ldr	r5, [r3, #0]
 8000fca:	2d00      	cmp	r5, #0
 8000fcc:	bfb8      	it	lt
 8000fce:	3501      	addlt	r5, #1
 8000fd0:	106d      	asrs	r5, r5, #1
		subbandfilter_calculation(value_from_ADC);
 8000fd2:	4628      	mov	r0, r5
 8000fd4:	f7ff fc2e 	bl	8000834 <subbandfilter_calculation>
	arm_abs_f32(subbandfilter_output, subband_absolute_value, numberofsubbands);
 8000fd8:	4639      	mov	r1, r7
 8000fda:	4658      	mov	r0, fp
 8000fdc:	2237      	movs	r2, #55	; 0x37
 8000fde:	f004 fda3 	bl	8005b28 <arm_abs_f32>
	arm_dot_prod_f32(subband_absolute_value, subband_ones, numberofsubbands, &octave1_up);
 8000fe2:	4633      	mov	r3, r6
 8000fe4:	4651      	mov	r1, sl
 8000fe6:	4638      	mov	r0, r7
 8000fe8:	2237      	movs	r2, #55	; 0x37
 8000fea:	f004 fce7 	bl	80059bc <arm_dot_prod_f32>
	arm_biquad_cascade_df2T_f32(&highpass_iir_50hz, &octave1_up, &octave1_up_filtered, 1);
 8000fee:	2301      	movs	r3, #1
 8000ff0:	4642      	mov	r2, r8
 8000ff2:	4631      	mov	r1, r6
 8000ff4:	483a      	ldr	r0, [pc, #232]	; (80010e0 <main+0x464>)
 8000ff6:	f004 fa65 	bl	80054c4 <arm_biquad_cascade_df2T_f32>
		float32_t octave_1_up_f32 = octave1_up_filtered;
 8000ffa:	ed98 8a00 	vldr	s16, [r8]
		subbandfilter_octave2_calculation((int32_t)(octave_1_up_f32*4));
 8000ffe:	eef0 7a48 	vmov.f32	s15, s16
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 8001002:	eebd 8ac8 	vcvt.s32.f32	s16, s16
		subbandfilter_octave2_calculation((int32_t)(octave_1_up_f32*4));
 8001006:	eefe 7acf 	vcvt.s32.f32	s15, s15, #2
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 800100a:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
		subbandfilter_octave2_calculation((int32_t)(octave_1_up_f32*4));
 800100e:	ee17 0a90 	vmov	r0, s15
 8001012:	f7ff fc95 	bl	8000940 <subbandfilter_octave2_calculation>
	arm_abs_f32(subbandfilter_output, subband_absolute_value, numberofsubbands);
 8001016:	4639      	mov	r1, r7
 8001018:	4658      	mov	r0, fp
 800101a:	2237      	movs	r2, #55	; 0x37
 800101c:	f004 fd84 	bl	8005b28 <arm_abs_f32>
	arm_dot_prod_f32(subband_absolute_value, subband_ones, numberofsubbands, &octave1_up);
 8001020:	4633      	mov	r3, r6
 8001022:	4651      	mov	r1, sl
 8001024:	4638      	mov	r0, r7
 8001026:	2237      	movs	r2, #55	; 0x37
 8001028:	f004 fcc8 	bl	80059bc <arm_dot_prod_f32>
	arm_biquad_cascade_df2T_f32(&highpass_iir_50hz_octave2, &octave1_up, &octave1_up_filtered, 1);
 800102c:	2301      	movs	r3, #1
 800102e:	4642      	mov	r2, r8
 8001030:	4631      	mov	r1, r6
 8001032:	482c      	ldr	r0, [pc, #176]	; (80010e4 <main+0x468>)
 8001034:	f004 fa46 	bl	80054c4 <arm_biquad_cascade_df2T_f32>
		float32_t octave_2_up_f32 = octave1_up_filtered;
 8001038:	ed98 7a00 	vldr	s14, [r8]
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 800103c:	4b32      	ldr	r3, [pc, #200]	; (8001108 <main+0x48c>)
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 800103e:	ee07 5a90 	vmov	s15, r5
						(int32_t)octave_2_up_f32*octave_2_volume +
 8001042:	eebd 7ac7 	vcvt.s32.f32	s14, s14
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 8001046:	f50d 6247 	add.w	r2, sp, #3184	; 0xc70
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 800104a:	edd3 6a00 	vldr	s13, [r3]
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 800104e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						(int32_t)octave_2_up_f32*octave_2_volume +
 8001052:	4b2e      	ldr	r3, [pc, #184]	; (800110c <main+0x490>)
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 8001054:	4629      	mov	r1, r5
						(int32_t)octave_2_up_f32*octave_2_volume +
 8001056:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 800105a:	a80c      	add	r0, sp, #48	; 0x30
						(int32_t)octave_2_up_f32*octave_2_volume +
 800105c:	ed93 6a00 	vldr	s12, [r3]
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 8001060:	4b2b      	ldr	r3, [pc, #172]	; (8001110 <main+0x494>)
						(int32_t)octave_2_up_f32*octave_2_volume +
 8001062:	ee27 7a06 	vmul.f32	s14, s14, s12
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 8001066:	edd3 5a00 	vldr	s11, [r3]
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 800106a:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <main+0x498>)
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 800106c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001070:	eea8 7a26 	vfma.f32	s14, s16, s13
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 8001074:	4413      	add	r3, r2
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 8001076:	4a28      	ldr	r2, [pc, #160]	; (8001118 <main+0x49c>)
						(int32_t)((float32_t)value_from_ADC*passthrough_volume);
 8001078:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 800107c:	f8d3 3c38 	ldr.w	r3, [r3, #3128]	; 0xc38
						(int32_t)octave_2_up_f32*octave_2_volume +
 8001080:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001084:	ee77 7a87 	vadd.f32	s15, s15, s14
		output_test_ac=	(int32_t)octave_1_up_f32*octave_1_volume +
 8001088:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800108c:	edc2 7a00 	vstr	s15, [r2]
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 8001090:	4798      	blx	r3
		if ( DAC_HALF_COMPLETE_FLAG) {
 8001092:	4b22      	ldr	r3, [pc, #136]	; (800111c <main+0x4a0>)
		output_buffer.value = delay_effect.callback(&delay_effect,value_from_ADC);
 8001094:	f8c9 0000 	str.w	r0, [r9]
		if ( DAC_HALF_COMPLETE_FLAG) {
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	b15b      	cbz	r3, 80010b4 <main+0x438>
			my_data[2] = output_buffer.raw_low;
 800109c:	f8b9 3000 	ldrh.w	r3, [r9]
 80010a0:	4a0c      	ldr	r2, [pc, #48]	; (80010d4 <main+0x458>)
 80010a2:	b29b      	uxth	r3, r3
 80010a4:	8093      	strh	r3, [r2, #4]
			my_data[3] = output_buffer.raw_high;
 80010a6:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	80d3      	strh	r3, [r2, #6]
 80010ae:	e785      	b.n	8000fbc <main+0x340>
 80010b0:	b672      	cpsid	i
  while (1)
 80010b2:	e7fe      	b.n	80010b2 <main+0x436>
			my_data[6] = output_buffer.raw_low;
 80010b4:	f8b9 3000 	ldrh.w	r3, [r9]
 80010b8:	4a06      	ldr	r2, [pc, #24]	; (80010d4 <main+0x458>)
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	8193      	strh	r3, [r2, #12]
			my_data[7] = output_buffer.raw_high;
 80010be:	f8b9 3002 	ldrh.w	r3, [r9, #2]
 80010c2:	b29b      	uxth	r3, r3
 80010c4:	81d3      	strh	r3, [r2, #14]
 80010c6:	e779      	b.n	8000fbc <main+0x340>
 80010c8:	240004c0 	.word	0x240004c0
 80010cc:	40013000 	.word	0x40013000
 80010d0:	24000698 	.word	0x24000698
 80010d4:	24000678 	.word	0x24000678
 80010d8:	24000008 	.word	0x24000008
 80010dc:	240005c8 	.word	0x240005c8
 80010e0:	240005b0 	.word	0x240005b0
 80010e4:	240005bc 	.word	0x240005bc
 80010e8:	24000784 	.word	0x24000784
 80010ec:	24000538 	.word	0x24000538
 80010f0:	240005f0 	.word	0x240005f0
 80010f4:	240003c7 	.word	0x240003c7
 80010f8:	473b8000 	.word	0x473b8000
 80010fc:	240006a8 	.word	0x240006a8
 8001100:	24000688 	.word	0x24000688
 8001104:	240003cc 	.word	0x240003cc
 8001108:	2400001c 	.word	0x2400001c
 800110c:	24000020 	.word	0x24000020
 8001110:	24000024 	.word	0x24000024
 8001114:	0005c3c0 	.word	0x0005c3c0
 8001118:	24000694 	.word	0x24000694
 800111c:	240003c8 	.word	0x240003c8
 8001120:	2400068c 	.word	0x2400068c
 8001124:	24000690 	.word	0x24000690
 8001128:	24001620 	.word	0x24001620

0800112c <Error_Handler>:
 800112c:	b672      	cpsid	i
  while (1)
 800112e:	e7fe      	b.n	800112e <Error_Handler+0x2>

08001130 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001130:	4b07      	ldr	r3, [pc, #28]	; (8001150 <HAL_MspInit+0x20>)
{
 8001132:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001134:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8001138:	f042 0202 	orr.w	r2, r2, #2
 800113c:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
 8001140:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001144:	f003 0302 	and.w	r3, r3, #2
 8001148:	9301      	str	r3, [sp, #4]
 800114a:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800114c:	b002      	add	sp, #8
 800114e:	4770      	bx	lr
 8001150:	58024400 	.word	0x58024400

08001154 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001154:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8001158:	b0be      	sub	sp, #248	; 0xf8
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115a:	2100      	movs	r1, #0
{
 800115c:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800115e:	22c8      	movs	r2, #200	; 0xc8
 8001160:	a80c      	add	r0, sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001162:	910a      	str	r1, [sp, #40]	; 0x28
 8001164:	e9cd 1106 	strd	r1, r1, [sp, #24]
 8001168:	e9cd 1108 	strd	r1, r1, [sp, #32]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800116c:	f004 fd20 	bl	8005bb0 <memset>
  if(hi2s->Instance==SPI1)
 8001170:	6823      	ldr	r3, [r4, #0]
 8001172:	4a75      	ldr	r2, [pc, #468]	; (8001348 <HAL_I2S_MspInit+0x1f4>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d005      	beq.n	8001184 <HAL_I2S_MspInit+0x30>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
  else if(hi2s->Instance==SPI2)
 8001178:	4a74      	ldr	r2, [pc, #464]	; (800134c <HAL_I2S_MspInit+0x1f8>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d06d      	beq.n	800125a <HAL_I2S_MspInit+0x106>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800117e:	b03e      	add	sp, #248	; 0xf8
 8001180:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001184:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001188:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800118a:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800118c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001190:	f002 fd1c 	bl	8003bcc <HAL_RCCEx_PeriphCLKConfig>
 8001194:	2800      	cmp	r0, #0
 8001196:	f040 80ce 	bne.w	8001336 <HAL_I2S_MspInit+0x1e2>
    __HAL_RCC_SPI1_CLK_ENABLE();
 800119a:	4b6d      	ldr	r3, [pc, #436]	; (8001350 <HAL_I2S_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800119c:	2605      	movs	r6, #5
    GPIO_InitStruct.Pin = ADC_WS_PIN_Pin|ADC_CLK_PIN_Pin;
 800119e:	f04f 0801 	mov.w	r8, #1
 80011a2:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011a6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011aa:	486a      	ldr	r0, [pc, #424]	; (8001354 <HAL_I2S_MspInit+0x200>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    hdma_spi1_rx.Instance = DMA1_Stream0;
 80011b0:	4d69      	ldr	r5, [pc, #420]	; (8001358 <HAL_I2S_MspInit+0x204>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011b2:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 80011b6:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 80011ba:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80011be:	9200      	str	r2, [sp, #0]
 80011c0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80011c6:	f042 0201 	orr.w	r2, r2, #1
 80011ca:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80011ce:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80011d2:	f002 0201 	and.w	r2, r2, #1
 80011d6:	9201      	str	r2, [sp, #4]
 80011d8:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011da:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80011de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80011e2:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = ADC_WS_PIN_Pin|ADC_CLK_PIN_Pin;
 80011e6:	2230      	movs	r2, #48	; 0x30
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ec:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011f2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = ADC_WS_PIN_Pin|ADC_CLK_PIN_Pin;
 80011f4:	2302      	movs	r3, #2
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011f6:	9902      	ldr	r1, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = ADC_WS_PIN_Pin|ADC_CLK_PIN_Pin;
 80011fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80011fe:	e9cd 8908 	strd	r8, r9, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f001 fad1 	bl	80027a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC_DATA_PIN_Pin;
 8001206:	f44f 7200 	mov.w	r2, #512	; 0x200
 800120a:	2302      	movs	r3, #2
    HAL_GPIO_Init(ADC_DATA_PIN_GPIO_Port, &GPIO_InitStruct);
 800120c:	a906      	add	r1, sp, #24
 800120e:	4853      	ldr	r0, [pc, #332]	; (800135c <HAL_I2S_MspInit+0x208>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001210:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = ADC_DATA_PIN_Pin;
 8001212:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001216:	e9cd 8908 	strd	r8, r9, [sp, #32]
    HAL_GPIO_Init(ADC_DATA_PIN_GPIO_Port, &GPIO_InitStruct);
 800121a:	f001 fac5 	bl	80027a8 <HAL_GPIO_Init>
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800121e:	2300      	movs	r3, #0
    hdma_spi1_rx.Instance = DMA1_Stream0;
 8001220:	494f      	ldr	r1, [pc, #316]	; (8001360 <HAL_I2S_MspInit+0x20c>)
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8001222:	2225      	movs	r2, #37	; 0x25
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001224:	4628      	mov	r0, r5
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001226:	622b      	str	r3, [r5, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001228:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 800122a:	e885 000e 	stmia.w	r5, {r1, r2, r3}
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800122e:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001232:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001236:	e9c5 3103 	strd	r3, r1, [r5, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800123a:	616a      	str	r2, [r5, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800123c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 8001240:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001244:	e9c5 1206 	strd	r1, r2, [r5, #24]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001248:	f000 fb2a 	bl	80018a0 <HAL_DMA_Init>
 800124c:	2800      	cmp	r0, #0
 800124e:	d16f      	bne.n	8001330 <HAL_I2S_MspInit+0x1dc>
    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi1_rx);
 8001250:	64a5      	str	r5, [r4, #72]	; 0x48
 8001252:	63ac      	str	r4, [r5, #56]	; 0x38
}
 8001254:	b03e      	add	sp, #248	; 0xf8
 8001256:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800125a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800125e:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001260:	a80c      	add	r0, sp, #48	; 0x30
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001262:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001266:	f002 fcb1 	bl	8003bcc <HAL_RCCEx_PeriphCLKConfig>
 800126a:	2800      	cmp	r0, #0
 800126c:	d166      	bne.n	800133c <HAL_I2S_MspInit+0x1e8>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800126e:	4b38      	ldr	r3, [pc, #224]	; (8001350 <HAL_I2S_MspInit+0x1fc>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001270:	2605      	movs	r6, #5
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001272:	f04f 0800 	mov.w	r8, #0
 8001276:	f04f 0900 	mov.w	r9, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 800127a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800127e:	4839      	ldr	r0, [pc, #228]	; (8001364 <HAL_I2S_MspInit+0x210>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001280:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    hdma_spi2_tx.Instance = DMA2_Stream1;
 8001284:	4d38      	ldr	r5, [pc, #224]	; (8001368 <HAL_I2S_MspInit+0x214>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001286:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 800128a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800128e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001292:	9203      	str	r2, [sp, #12]
 8001294:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001296:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800129a:	f042 0204 	orr.w	r2, r2, #4
 800129e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80012a2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012a6:	f002 0204 	and.w	r2, r2, #4
 80012aa:	9204      	str	r2, [sp, #16]
 80012ac:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ae:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80012b2:	f042 0202 	orr.w	r2, r2, #2
 80012b6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ba:	2202      	movs	r2, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012c0:	960a      	str	r6, [sp, #40]	; 0x28
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012c8:	2302      	movs	r3, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012ca:	9905      	ldr	r1, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012cc:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012ce:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80012d2:	e9cd 8908 	strd	r8, r9, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d6:	f001 fa67 	bl	80027a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80012da:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80012de:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012e0:	a906      	add	r1, sp, #24
 80012e2:	4822      	ldr	r0, [pc, #136]	; (800136c <HAL_I2S_MspInit+0x218>)
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012e4:	960a      	str	r6, [sp, #40]	; 0x28
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80012e6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80012ea:	e9cd 8908 	strd	r8, r9, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ee:	f001 fa5b 	bl	80027a8 <HAL_GPIO_Init>
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80012f2:	2228      	movs	r2, #40	; 0x28
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012f4:	2300      	movs	r3, #0
    hdma_spi2_tx.Instance = DMA2_Stream1;
 80012f6:	491e      	ldr	r1, [pc, #120]	; (8001370 <HAL_I2S_MspInit+0x21c>)
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 80012f8:	606a      	str	r2, [r5, #4]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80012fa:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80012fe:	60eb      	str	r3, [r5, #12]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001300:	4628      	mov	r0, r5
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001302:	622b      	str	r3, [r5, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001304:	626b      	str	r3, [r5, #36]	; 0x24
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001306:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800130a:	612a      	str	r2, [r5, #16]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800130c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    hdma_spi2_tx.Instance = DMA2_Stream1;
 8001310:	6029      	str	r1, [r5, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001312:	2140      	movs	r1, #64	; 0x40
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001314:	e9c5 2305 	strd	r2, r3, [r5, #20]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8001318:	f44f 7380 	mov.w	r3, #256	; 0x100
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800131c:	60a9      	str	r1, [r5, #8]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800131e:	61eb      	str	r3, [r5, #28]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001320:	f000 fabe 	bl	80018a0 <HAL_DMA_Init>
 8001324:	b968      	cbnz	r0, 8001342 <HAL_I2S_MspInit+0x1ee>
    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001326:	6465      	str	r5, [r4, #68]	; 0x44
 8001328:	63ac      	str	r4, [r5, #56]	; 0x38
}
 800132a:	b03e      	add	sp, #248	; 0xf8
 800132c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
      Error_Handler();
 8001330:	f7ff fefc 	bl	800112c <Error_Handler>
 8001334:	e78c      	b.n	8001250 <HAL_I2S_MspInit+0xfc>
      Error_Handler();
 8001336:	f7ff fef9 	bl	800112c <Error_Handler>
 800133a:	e72e      	b.n	800119a <HAL_I2S_MspInit+0x46>
      Error_Handler();
 800133c:	f7ff fef6 	bl	800112c <Error_Handler>
 8001340:	e795      	b.n	800126e <HAL_I2S_MspInit+0x11a>
      Error_Handler();
 8001342:	f7ff fef3 	bl	800112c <Error_Handler>
 8001346:	e7ee      	b.n	8001326 <HAL_I2S_MspInit+0x1d2>
 8001348:	40013000 	.word	0x40013000
 800134c:	40003800 	.word	0x40003800
 8001350:	58024400 	.word	0x58024400
 8001354:	58020000 	.word	0x58020000
 8001358:	240003d0 	.word	0x240003d0
 800135c:	58021800 	.word	0x58021800
 8001360:	40020010 	.word	0x40020010
 8001364:	58020800 	.word	0x58020800
 8001368:	24000448 	.word	0x24000448
 800136c:	58020400 	.word	0x58020400
 8001370:	40020428 	.word	0x40020428

08001374 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001374:	b530      	push	{r4, r5, lr}
 8001376:	b0bd      	sub	sp, #244	; 0xf4
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001378:	2100      	movs	r1, #0
{
 800137a:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800137c:	22c8      	movs	r2, #200	; 0xc8
 800137e:	a80a      	add	r0, sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001380:	9108      	str	r1, [sp, #32]
 8001382:	e9cd 1104 	strd	r1, r1, [sp, #16]
 8001386:	e9cd 1106 	strd	r1, r1, [sp, #24]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800138a:	f004 fc11 	bl	8005bb0 <memset>
  if(hspi->Instance==SPI3)
 800138e:	4b31      	ldr	r3, [pc, #196]	; (8001454 <HAL_SPI_MspInit+0xe0>)
 8001390:	6822      	ldr	r2, [r4, #0]
 8001392:	429a      	cmp	r2, r3
 8001394:	d001      	beq.n	800139a <HAL_SPI_MspInit+0x26>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001396:	b03d      	add	sp, #244	; 0xf4
 8001398:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 800139a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800139e:	2300      	movs	r3, #0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a0:	a80a      	add	r0, sp, #40	; 0x28
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 80013a2:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80013a6:	f002 fc11 	bl	8003bcc <HAL_RCCEx_PeriphCLKConfig>
 80013aa:	2800      	cmp	r0, #0
 80013ac:	d14f      	bne.n	800144e <HAL_SPI_MspInit+0xda>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013ae:	4b2a      	ldr	r3, [pc, #168]	; (8001458 <HAL_SPI_MspInit+0xe4>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80013b0:	2404      	movs	r4, #4
 80013b2:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80013b4:	2107      	movs	r1, #7
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013b6:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013ba:	4828      	ldr	r0, [pc, #160]	; (800145c <HAL_SPI_MspInit+0xe8>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 80013bc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013c0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
 80013c4:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80013c8:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 80013cc:	9201      	str	r2, [sp, #4]
 80013ce:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013d0:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80013d4:	f042 0202 	orr.w	r2, r2, #2
 80013d8:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80013dc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80013e0:	f002 0202 	and.w	r2, r2, #2
 80013e4:	9202      	str	r2, [sp, #8]
 80013e6:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80013ec:	f042 0204 	orr.w	r2, r2, #4
 80013f0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80013f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 80013f8:	9108      	str	r1, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013fa:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fc:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001400:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001404:	2400      	movs	r4, #0
 8001406:	2500      	movs	r5, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001408:	9303      	str	r3, [sp, #12]
 800140a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800140c:	e9cd 4506 	strd	r4, r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f001 f9ca 	bl	80027a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001414:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001418:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800141a:	a904      	add	r1, sp, #16
 800141c:	4810      	ldr	r0, [pc, #64]	; (8001460 <HAL_SPI_MspInit+0xec>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800141e:	e9cd 4506 	strd	r4, r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001422:	2406      	movs	r4, #6
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001424:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001428:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800142a:	f001 f9bd 	bl	80027a8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800142e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001432:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001434:	a904      	add	r1, sp, #16
 8001436:	480a      	ldr	r0, [pc, #40]	; (8001460 <HAL_SPI_MspInit+0xec>)
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001438:	9408      	str	r4, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800143a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800143e:	2200      	movs	r2, #0
 8001440:	2303      	movs	r3, #3
 8001442:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001446:	f001 f9af 	bl	80027a8 <HAL_GPIO_Init>
}
 800144a:	b03d      	add	sp, #244	; 0xf4
 800144c:	bd30      	pop	{r4, r5, pc}
      Error_Handler();
 800144e:	f7ff fe6d 	bl	800112c <Error_Handler>
 8001452:	e7ac      	b.n	80013ae <HAL_SPI_MspInit+0x3a>
 8001454:	40003c00 	.word	0x40003c00
 8001458:	58024400 	.word	0x58024400
 800145c:	58020400 	.word	0x58020400
 8001460:	58020800 	.word	0x58020800

08001464 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001464:	e7fe      	b.n	8001464 <NMI_Handler>
 8001466:	bf00      	nop

08001468 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001468:	e7fe      	b.n	8001468 <HardFault_Handler>
 800146a:	bf00      	nop

0800146c <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800146c:	e7fe      	b.n	800146c <MemManage_Handler>
 800146e:	bf00      	nop

08001470 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001470:	e7fe      	b.n	8001470 <BusFault_Handler>
 8001472:	bf00      	nop

08001474 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001474:	e7fe      	b.n	8001474 <UsageFault_Handler>
 8001476:	bf00      	nop

08001478 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <DebugMon_Handler>:
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop

08001480 <PendSV_Handler>:
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop

08001484 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001484:	f000 b88c 	b.w	80015a0 <HAL_IncTick>

08001488 <DMA1_Stream0_IRQHandler>:
void DMA1_Stream0_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001488:	4801      	ldr	r0, [pc, #4]	; (8001490 <DMA1_Stream0_IRQHandler+0x8>)
 800148a:	f000 be3f 	b.w	800210c <HAL_DMA_IRQHandler>
 800148e:	bf00      	nop
 8001490:	240003d0 	.word	0x240003d0

08001494 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001494:	4801      	ldr	r0, [pc, #4]	; (800149c <DMA2_Stream1_IRQHandler+0x8>)
 8001496:	f000 be39 	b.w	800210c <HAL_DMA_IRQHandler>
 800149a:	bf00      	nop
 800149c:	24000448 	.word	0x24000448

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80014a4:	f7fe ff18 	bl	80002d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80014a8:	480c      	ldr	r0, [pc, #48]	; (80014dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014aa:	490d      	ldr	r1, [pc, #52]	; (80014e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ac:	4a0d      	ldr	r2, [pc, #52]	; (80014e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a0a      	ldr	r2, [pc, #40]	; (80014e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014c0:	4c0a      	ldr	r4, [pc, #40]	; (80014ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ce:	f004 fb77 	bl	8005bc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff fbd3 	bl	8000c7c <main>
  bx  lr
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80014d8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80014dc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80014e0:	240003a0 	.word	0x240003a0
  ldr r2, =_sidata
 80014e4:	080069f0 	.word	0x080069f0
  ldr r2, =_sbss
 80014e8:	240003a0 	.word	0x240003a0
  ldr r4, =_ebss
 80014ec:	240018b8 	.word	0x240018b8

080014f0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC3_IRQHandler>
	...

080014f4 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <HAL_InitTick+0x40>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	b90b      	cbnz	r3, 80014fe <HAL_InitTick+0xa>
  {
    return HAL_ERROR;
 80014fa:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80014fc:	4770      	bx	lr
{
 80014fe:	b510      	push	{r4, lr}
 8001500:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001502:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001506:	4a0c      	ldr	r2, [pc, #48]	; (8001538 <HAL_InitTick+0x44>)
 8001508:	fbb0 f3f3 	udiv	r3, r0, r3
 800150c:	6810      	ldr	r0, [r2, #0]
 800150e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001512:	f000 f8cd 	bl	80016b0 <HAL_SYSTICK_Config>
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001516:	2c0f      	cmp	r4, #15
 8001518:	d800      	bhi.n	800151c <HAL_InitTick+0x28>
 800151a:	b108      	cbz	r0, 8001520 <HAL_InitTick+0x2c>
    return HAL_ERROR;
 800151c:	2001      	movs	r0, #1
}
 800151e:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001520:	2200      	movs	r2, #0
 8001522:	4621      	mov	r1, r4
 8001524:	f04f 30ff 	mov.w	r0, #4294967295
 8001528:	f000 f876 	bl	8001618 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800152c:	4b03      	ldr	r3, [pc, #12]	; (800153c <HAL_InitTick+0x48>)
 800152e:	2000      	movs	r0, #0
 8001530:	601c      	str	r4, [r3, #0]
}
 8001532:	bd10      	pop	{r4, pc}
 8001534:	24000398 	.word	0x24000398
 8001538:	24000000 	.word	0x24000000
 800153c:	2400039c 	.word	0x2400039c

08001540 <HAL_Init>:
{
 8001540:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001542:	2003      	movs	r0, #3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001544:	4c12      	ldr	r4, [pc, #72]	; (8001590 <HAL_Init+0x50>)
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001546:	f000 f855 	bl	80015f4 <HAL_NVIC_SetPriorityGrouping>
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800154a:	f001 fff9 	bl	8003540 <HAL_RCC_GetSysClockFreq>
 800154e:	4b11      	ldr	r3, [pc, #68]	; (8001594 <HAL_Init+0x54>)
 8001550:	4911      	ldr	r1, [pc, #68]	; (8001598 <HAL_Init+0x58>)
 8001552:	699a      	ldr	r2, [r3, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001554:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001556:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800155a:	f003 030f 	and.w	r3, r3, #15
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800155e:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001560:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001562:	f002 021f 	and.w	r2, r2, #31
  SystemCoreClock = common_system_clock;
 8001566:	490d      	ldr	r1, [pc, #52]	; (800159c <HAL_Init+0x5c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001568:	f003 031f 	and.w	r3, r3, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800156c:	40d0      	lsrs	r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800156e:	fa20 f303 	lsr.w	r3, r0, r3
  SystemCoreClock = common_system_clock;
 8001572:	6008      	str	r0, [r1, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001574:	200f      	movs	r0, #15
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001576:	6023      	str	r3, [r4, #0]
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001578:	f7ff ffbc 	bl	80014f4 <HAL_InitTick>
 800157c:	b110      	cbz	r0, 8001584 <HAL_Init+0x44>
    return HAL_ERROR;
 800157e:	2401      	movs	r4, #1
}
 8001580:	4620      	mov	r0, r4
 8001582:	bd10      	pop	{r4, pc}
 8001584:	4604      	mov	r4, r0
  HAL_MspInit();
 8001586:	f7ff fdd3 	bl	8001130 <HAL_MspInit>
}
 800158a:	4620      	mov	r0, r4
 800158c:	bd10      	pop	{r4, pc}
 800158e:	bf00      	nop
 8001590:	24000004 	.word	0x24000004
 8001594:	58024400 	.word	0x58024400
 8001598:	080067f8 	.word	0x080067f8
 800159c:	24000000 	.word	0x24000000

080015a0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80015a0:	4a03      	ldr	r2, [pc, #12]	; (80015b0 <HAL_IncTick+0x10>)
 80015a2:	4b04      	ldr	r3, [pc, #16]	; (80015b4 <HAL_IncTick+0x14>)
 80015a4:	6811      	ldr	r1, [r2, #0]
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	440b      	add	r3, r1
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	240018b4 	.word	0x240018b4
 80015b4:	24000398 	.word	0x24000398

080015b8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80015b8:	4b01      	ldr	r3, [pc, #4]	; (80015c0 <HAL_GetTick+0x8>)
 80015ba:	6818      	ldr	r0, [r3, #0]
}
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	240018b4 	.word	0x240018b4

080015c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015c4:	b538      	push	{r3, r4, r5, lr}
 80015c6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80015c8:	f7ff fff6 	bl	80015b8 <HAL_GetTick>
 80015cc:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ce:	1c63      	adds	r3, r4, #1
 80015d0:	d002      	beq.n	80015d8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80015d2:	4b04      	ldr	r3, [pc, #16]	; (80015e4 <HAL_Delay+0x20>)
 80015d4:	781b      	ldrb	r3, [r3, #0]
 80015d6:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015d8:	f7ff ffee 	bl	80015b8 <HAL_GetTick>
 80015dc:	1b43      	subs	r3, r0, r5
 80015de:	42a3      	cmp	r3, r4
 80015e0:	d3fa      	bcc.n	80015d8 <HAL_Delay+0x14>
  {
  }
}
 80015e2:	bd38      	pop	{r3, r4, r5, pc}
 80015e4:	24000398 	.word	0x24000398

080015e8 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80015e8:	4b01      	ldr	r3, [pc, #4]	; (80015f0 <HAL_GetREVID+0x8>)
 80015ea:	6818      	ldr	r0, [r3, #0]
}
 80015ec:	0c00      	lsrs	r0, r0, #16
 80015ee:	4770      	bx	lr
 80015f0:	5c001000 	.word	0x5c001000

080015f4 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015f4:	4906      	ldr	r1, [pc, #24]	; (8001610 <HAL_NVIC_SetPriorityGrouping+0x1c>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015f6:	f64f 0cff 	movw	ip, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015fa:	0200      	lsls	r0, r0, #8
  reg_value  =  (reg_value                                   |
 80015fc:	4b05      	ldr	r3, [pc, #20]	; (8001614 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015fe:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001600:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001604:	ea02 020c 	and.w	r2, r2, ip
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001608:	4310      	orrs	r0, r2
  reg_value  =  (reg_value                                   |
 800160a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800160c:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800160e:	4770      	bx	lr
 8001610:	e000ed00 	.word	0xe000ed00
 8001614:	05fa0000 	.word	0x05fa0000

08001618 <HAL_NVIC_SetPriority>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001618:	4b1b      	ldr	r3, [pc, #108]	; (8001688 <HAL_NVIC_SetPriority+0x70>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001620:	b500      	push	{lr}
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001622:	f1c3 0e07 	rsb	lr, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001626:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800162a:	f1be 0f04 	cmp.w	lr, #4
 800162e:	bf28      	it	cs
 8001630:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001634:	f1bc 0f06 	cmp.w	ip, #6
 8001638:	d91a      	bls.n	8001670 <HAL_NVIC_SetPriority+0x58>
 800163a:	3b03      	subs	r3, #3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800163c:	f04f 3cff 	mov.w	ip, #4294967295
 8001640:	fa0c fc03 	lsl.w	ip, ip, r3
 8001644:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001648:	f04f 3cff 	mov.w	ip, #4294967295
  if ((int32_t)(IRQn) >= 0)
 800164c:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800164e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001652:	ea21 010c 	bic.w	r1, r1, ip
 8001656:	fa01 f103 	lsl.w	r1, r1, r3
 800165a:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 800165e:	db0a      	blt.n	8001676 <HAL_NVIC_SetPriority+0x5e>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001660:	0109      	lsls	r1, r1, #4
 8001662:	4b0a      	ldr	r3, [pc, #40]	; (800168c <HAL_NVIC_SetPriority+0x74>)
 8001664:	b2c9      	uxtb	r1, r1
 8001666:	4403      	add	r3, r0
 8001668:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800166c:	f85d fb04 	ldr.w	pc, [sp], #4
 8001670:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001672:	4613      	mov	r3, r2
 8001674:	e7e8      	b.n	8001648 <HAL_NVIC_SetPriority+0x30>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001676:	f000 000f 	and.w	r0, r0, #15
 800167a:	0109      	lsls	r1, r1, #4
 800167c:	4b04      	ldr	r3, [pc, #16]	; (8001690 <HAL_NVIC_SetPriority+0x78>)
 800167e:	b2c9      	uxtb	r1, r1
 8001680:	4403      	add	r3, r0
 8001682:	7619      	strb	r1, [r3, #24]
 8001684:	f85d fb04 	ldr.w	pc, [sp], #4
 8001688:	e000ed00 	.word	0xe000ed00
 800168c:	e000e100 	.word	0xe000e100
 8001690:	e000ecfc 	.word	0xe000ecfc

08001694 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001694:	2800      	cmp	r0, #0
 8001696:	db07      	blt.n	80016a8 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001698:	2301      	movs	r3, #1
 800169a:	f000 011f 	and.w	r1, r0, #31
 800169e:	4a03      	ldr	r2, [pc, #12]	; (80016ac <HAL_NVIC_EnableIRQ+0x18>)
 80016a0:	0940      	lsrs	r0, r0, #5
 80016a2:	408b      	lsls	r3, r1
 80016a4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80016a8:	4770      	bx	lr
 80016aa:	bf00      	nop
 80016ac:	e000e100 	.word	0xe000e100

080016b0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016b0:	1e43      	subs	r3, r0, #1
 80016b2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016b6:	d20c      	bcs.n	80016d2 <HAL_SYSTICK_Config+0x22>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016b8:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016bc:	2000      	movs	r0, #0
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016be:	4906      	ldr	r1, [pc, #24]	; (80016d8 <HAL_SYSTICK_Config+0x28>)
 80016c0:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016c4:	6153      	str	r3, [r2, #20]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016c6:	2307      	movs	r3, #7
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016c8:	f881 c023 	strb.w	ip, [r1, #35]	; 0x23
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016cc:	6190      	str	r0, [r2, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016ce:	6113      	str	r3, [r2, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016d0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80016d2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80016d4:	4770      	bx	lr
 80016d6:	bf00      	nop
 80016d8:	e000ed00 	.word	0xe000ed00

080016dc <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016dc:	6802      	ldr	r2, [r0, #0]
{
 80016de:	4601      	mov	r1, r0
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016e0:	4b32      	ldr	r3, [pc, #200]	; (80017ac <DMA_CalcBaseAndBitshift+0xd0>)
 80016e2:	4833      	ldr	r0, [pc, #204]	; (80017b0 <DMA_CalcBaseAndBitshift+0xd4>)
{
 80016e4:	b470      	push	{r4, r5, r6}
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80016e6:	4e33      	ldr	r6, [pc, #204]	; (80017b4 <DMA_CalcBaseAndBitshift+0xd8>)
 80016e8:	4d33      	ldr	r5, [pc, #204]	; (80017b8 <DMA_CalcBaseAndBitshift+0xdc>)
 80016ea:	42b2      	cmp	r2, r6
 80016ec:	bf18      	it	ne
 80016ee:	429a      	cmpne	r2, r3
 80016f0:	4c32      	ldr	r4, [pc, #200]	; (80017bc <DMA_CalcBaseAndBitshift+0xe0>)
 80016f2:	bf0c      	ite	eq
 80016f4:	2301      	moveq	r3, #1
 80016f6:	2300      	movne	r3, #0
 80016f8:	42aa      	cmp	r2, r5
 80016fa:	bf08      	it	eq
 80016fc:	f043 0301 	orreq.w	r3, r3, #1
 8001700:	42a2      	cmp	r2, r4
 8001702:	bf08      	it	eq
 8001704:	f043 0301 	orreq.w	r3, r3, #1
 8001708:	3430      	adds	r4, #48	; 0x30
 800170a:	4282      	cmp	r2, r0
 800170c:	bf08      	it	eq
 800170e:	f043 0301 	orreq.w	r3, r3, #1
 8001712:	3030      	adds	r0, #48	; 0x30
 8001714:	42a2      	cmp	r2, r4
 8001716:	bf08      	it	eq
 8001718:	f043 0301 	orreq.w	r3, r3, #1
 800171c:	3430      	adds	r4, #48	; 0x30
 800171e:	4282      	cmp	r2, r0
 8001720:	bf08      	it	eq
 8001722:	f043 0301 	orreq.w	r3, r3, #1
 8001726:	f500 705c 	add.w	r0, r0, #880	; 0x370
 800172a:	42a2      	cmp	r2, r4
 800172c:	bf08      	it	eq
 800172e:	f043 0301 	orreq.w	r3, r3, #1
 8001732:	f504 745c 	add.w	r4, r4, #880	; 0x370
 8001736:	4282      	cmp	r2, r0
 8001738:	bf08      	it	eq
 800173a:	f043 0301 	orreq.w	r3, r3, #1
 800173e:	3030      	adds	r0, #48	; 0x30
 8001740:	42a2      	cmp	r2, r4
 8001742:	bf08      	it	eq
 8001744:	f043 0301 	orreq.w	r3, r3, #1
 8001748:	3430      	adds	r4, #48	; 0x30
 800174a:	4282      	cmp	r2, r0
 800174c:	bf08      	it	eq
 800174e:	f043 0301 	orreq.w	r3, r3, #1
 8001752:	3030      	adds	r0, #48	; 0x30
 8001754:	42a2      	cmp	r2, r4
 8001756:	bf08      	it	eq
 8001758:	f043 0301 	orreq.w	r3, r3, #1
 800175c:	3430      	adds	r4, #48	; 0x30
 800175e:	4282      	cmp	r2, r0
 8001760:	bf08      	it	eq
 8001762:	f043 0301 	orreq.w	r3, r3, #1
 8001766:	3030      	adds	r0, #48	; 0x30
 8001768:	42a2      	cmp	r2, r4
 800176a:	bf08      	it	eq
 800176c:	f043 0301 	orreq.w	r3, r3, #1
 8001770:	4282      	cmp	r2, r0
 8001772:	bf08      	it	eq
 8001774:	f043 0301 	orreq.w	r3, r3, #1
 8001778:	b913      	cbnz	r3, 8001780 <DMA_CalcBaseAndBitshift+0xa4>
 800177a:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <DMA_CalcBaseAndBitshift+0xe4>)
 800177c:	429a      	cmp	r2, r3
 800177e:	d112      	bne.n	80017a6 <DMA_CalcBaseAndBitshift+0xca>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001780:	b2d3      	uxtb	r3, r2
 8001782:	4810      	ldr	r0, [pc, #64]	; (80017c4 <DMA_CalcBaseAndBitshift+0xe8>)

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001784:	4c10      	ldr	r4, [pc, #64]	; (80017c8 <DMA_CalcBaseAndBitshift+0xec>)
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001786:	3b10      	subs	r3, #16
 8001788:	fba0 5003 	umull	r5, r0, r0, r3

    if (stream_number > 3U)
 800178c:	2b5f      	cmp	r3, #95	; 0x5f
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800178e:	ea4f 1010 	mov.w	r0, r0, lsr #4
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8001792:	5c20      	ldrb	r0, [r4, r0]
 8001794:	65c8      	str	r0, [r1, #92]	; 0x5c
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8001796:	480d      	ldr	r0, [pc, #52]	; (80017cc <DMA_CalcBaseAndBitshift+0xf0>)
 8001798:	ea00 0002 	and.w	r0, r0, r2
 800179c:	bf88      	it	hi
 800179e:	3004      	addhi	r0, #4
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 80017a0:	6588      	str	r0, [r1, #88]	; 0x58
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
  }

  return hdma->StreamBaseAddress;
}
 80017a2:	bc70      	pop	{r4, r5, r6}
 80017a4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 80017a6:	f022 00ff 	bic.w	r0, r2, #255	; 0xff
 80017aa:	e7f9      	b.n	80017a0 <DMA_CalcBaseAndBitshift+0xc4>
 80017ac:	40020010 	.word	0x40020010
 80017b0:	40020070 	.word	0x40020070
 80017b4:	40020028 	.word	0x40020028
 80017b8:	40020040 	.word	0x40020040
 80017bc:	40020058 	.word	0x40020058
 80017c0:	400204b8 	.word	0x400204b8
 80017c4:	aaaaaaab 	.word	0xaaaaaaab
 80017c8:	08006808 	.word	0x08006808
 80017cc:	fffffc00 	.word	0xfffffc00

080017d0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80017d0:	6803      	ldr	r3, [r0, #0]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80017d2:	4a27      	ldr	r2, [pc, #156]	; (8001870 <DMA_CalcDMAMUXChannelBaseAndMask+0xa0>)
 80017d4:	4927      	ldr	r1, [pc, #156]	; (8001874 <DMA_CalcDMAMUXChannelBaseAndMask+0xa4>)
{
 80017d6:	b430      	push	{r4, r5}
  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80017d8:	4d27      	ldr	r5, [pc, #156]	; (8001878 <DMA_CalcDMAMUXChannelBaseAndMask+0xa8>)
 80017da:	4c28      	ldr	r4, [pc, #160]	; (800187c <DMA_CalcDMAMUXChannelBaseAndMask+0xac>)
 80017dc:	42ab      	cmp	r3, r5
 80017de:	bf18      	it	ne
 80017e0:	4293      	cmpne	r3, r2
 80017e2:	bf0c      	ite	eq
 80017e4:	2201      	moveq	r2, #1
 80017e6:	2200      	movne	r2, #0
 80017e8:	428b      	cmp	r3, r1
 80017ea:	bf08      	it	eq
 80017ec:	f042 0201 	orreq.w	r2, r2, #1
 80017f0:	3128      	adds	r1, #40	; 0x28
 80017f2:	42a3      	cmp	r3, r4
 80017f4:	bf08      	it	eq
 80017f6:	f042 0201 	orreq.w	r2, r2, #1
 80017fa:	3428      	adds	r4, #40	; 0x28
 80017fc:	428b      	cmp	r3, r1
 80017fe:	bf08      	it	eq
 8001800:	f042 0201 	orreq.w	r2, r2, #1
 8001804:	3128      	adds	r1, #40	; 0x28
 8001806:	42a3      	cmp	r3, r4
 8001808:	bf08      	it	eq
 800180a:	f042 0201 	orreq.w	r2, r2, #1
 800180e:	428b      	cmp	r3, r1
 8001810:	bf08      	it	eq
 8001812:	f042 0201 	orreq.w	r2, r2, #1
 8001816:	b912      	cbnz	r2, 800181e <DMA_CalcDMAMUXChannelBaseAndMask+0x4e>
 8001818:	4a19      	ldr	r2, [pc, #100]	; (8001880 <DMA_CalcDMAMUXChannelBaseAndMask+0xb0>)
 800181a:	4293      	cmp	r3, r2
 800181c:	d113      	bne.n	8001846 <DMA_CalcDMAMUXChannelBaseAndMask+0x76>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800181e:	b2db      	uxtb	r3, r3
 8001820:	4918      	ldr	r1, [pc, #96]	; (8001884 <DMA_CalcDMAMUXChannelBaseAndMask+0xb4>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001822:	4a19      	ldr	r2, [pc, #100]	; (8001888 <DMA_CalcDMAMUXChannelBaseAndMask+0xb8>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8001824:	3b08      	subs	r3, #8
 8001826:	4c19      	ldr	r4, [pc, #100]	; (800188c <DMA_CalcDMAMUXChannelBaseAndMask+0xbc>)
 8001828:	fba1 1303 	umull	r1, r3, r1, r3
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800182c:	2101      	movs	r1, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800182e:	eb02 1213 	add.w	r2, r2, r3, lsr #4
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001832:	f3c3 1304 	ubfx	r3, r3, #4, #5
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8001836:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001838:	fa01 f303 	lsl.w	r3, r1, r3
 800183c:	6683      	str	r3, [r0, #104]	; 0x68
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800183e:	e9c0 2418 	strd	r2, r4, [r0, #96]	; 0x60
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8001842:	bc30      	pop	{r4, r5}
 8001844:	4770      	bx	lr
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001846:	b2d9      	uxtb	r1, r3
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001848:	4a11      	ldr	r2, [pc, #68]	; (8001890 <DMA_CalcDMAMUXChannelBaseAndMask+0xc0>)
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800184a:	4c12      	ldr	r4, [pc, #72]	; (8001894 <DMA_CalcDMAMUXChannelBaseAndMask+0xc4>)
 800184c:	3910      	subs	r1, #16
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800184e:	441a      	add	r2, r3
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001850:	fba4 4101 	umull	r4, r1, r4, r1
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8001854:	2aa8      	cmp	r2, #168	; 0xa8
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8001856:	ea4f 1111 	mov.w	r1, r1, lsr #4
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 800185a:	d800      	bhi.n	800185e <DMA_CalcDMAMUXChannelBaseAndMask+0x8e>
      stream_number += 8U;
 800185c:	3108      	adds	r1, #8
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800185e:	4a0e      	ldr	r2, [pc, #56]	; (8001898 <DMA_CalcDMAMUXChannelBaseAndMask+0xc8>)
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001860:	f001 041f 	and.w	r4, r1, #31
 8001864:	2301      	movs	r3, #1
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8001866:	440a      	add	r2, r1
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8001868:	40a3      	lsls	r3, r4
 800186a:	4c0c      	ldr	r4, [pc, #48]	; (800189c <DMA_CalcDMAMUXChannelBaseAndMask+0xcc>)
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800186c:	0092      	lsls	r2, r2, #2
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800186e:	e7e5      	b.n	800183c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>
 8001870:	58025408 	.word	0x58025408
 8001874:	58025430 	.word	0x58025430
 8001878:	5802541c 	.word	0x5802541c
 800187c:	58025444 	.word	0x58025444
 8001880:	58025494 	.word	0x58025494
 8001884:	cccccccd 	.word	0xcccccccd
 8001888:	16009600 	.word	0x16009600
 800188c:	58025880 	.word	0x58025880
 8001890:	bffdfbf0 	.word	0xbffdfbf0
 8001894:	aaaaaaab 	.word	0xaaaaaaab
 8001898:	10008200 	.word	0x10008200
 800189c:	40020880 	.word	0x40020880

080018a0 <HAL_DMA_Init>:
{
 80018a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018a4:	4605      	mov	r5, r0
 80018a6:	b083      	sub	sp, #12
  uint32_t tickstart = HAL_GetTick();
 80018a8:	f7ff fe86 	bl	80015b8 <HAL_GetTick>
  if(hdma == NULL)
 80018ac:	2d00      	cmp	r5, #0
 80018ae:	f000 8199 	beq.w	8001be4 <HAL_DMA_Init+0x344>
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80018b2:	682c      	ldr	r4, [r5, #0]
 80018b4:	4606      	mov	r6, r0
 80018b6:	4ba0      	ldr	r3, [pc, #640]	; (8001b38 <HAL_DMA_Init+0x298>)
 80018b8:	429c      	cmp	r4, r3
 80018ba:	d048      	beq.n	800194e <HAL_DMA_Init+0xae>
 80018bc:	3318      	adds	r3, #24
 80018be:	429c      	cmp	r4, r3
 80018c0:	d045      	beq.n	800194e <HAL_DMA_Init+0xae>
 80018c2:	3330      	adds	r3, #48	; 0x30
 80018c4:	4a9d      	ldr	r2, [pc, #628]	; (8001b3c <HAL_DMA_Init+0x29c>)
 80018c6:	4294      	cmp	r4, r2
 80018c8:	bf18      	it	ne
 80018ca:	429c      	cmpne	r4, r3
 80018cc:	f102 0230 	add.w	r2, r2, #48	; 0x30
 80018d0:	bf0c      	ite	eq
 80018d2:	2301      	moveq	r3, #1
 80018d4:	2300      	movne	r3, #0
 80018d6:	4294      	cmp	r4, r2
 80018d8:	bf08      	it	eq
 80018da:	f043 0301 	orreq.w	r3, r3, #1
 80018de:	3218      	adds	r2, #24
 80018e0:	4294      	cmp	r4, r2
 80018e2:	bf08      	it	eq
 80018e4:	f043 0301 	orreq.w	r3, r3, #1
 80018e8:	3218      	adds	r2, #24
 80018ea:	4294      	cmp	r4, r2
 80018ec:	bf08      	it	eq
 80018ee:	f043 0301 	orreq.w	r3, r3, #1
 80018f2:	3218      	adds	r2, #24
 80018f4:	4294      	cmp	r4, r2
 80018f6:	bf08      	it	eq
 80018f8:	f043 0301 	orreq.w	r3, r3, #1
 80018fc:	f502 7256 	add.w	r2, r2, #856	; 0x358
 8001900:	4294      	cmp	r4, r2
 8001902:	bf08      	it	eq
 8001904:	f043 0301 	orreq.w	r3, r3, #1
 8001908:	3218      	adds	r2, #24
 800190a:	4294      	cmp	r4, r2
 800190c:	bf08      	it	eq
 800190e:	f043 0301 	orreq.w	r3, r3, #1
 8001912:	3218      	adds	r2, #24
 8001914:	4294      	cmp	r4, r2
 8001916:	bf08      	it	eq
 8001918:	f043 0301 	orreq.w	r3, r3, #1
 800191c:	3218      	adds	r2, #24
 800191e:	4294      	cmp	r4, r2
 8001920:	bf08      	it	eq
 8001922:	f043 0301 	orreq.w	r3, r3, #1
 8001926:	3218      	adds	r2, #24
 8001928:	4294      	cmp	r4, r2
 800192a:	bf08      	it	eq
 800192c:	f043 0301 	orreq.w	r3, r3, #1
 8001930:	3218      	adds	r2, #24
 8001932:	4294      	cmp	r4, r2
 8001934:	bf08      	it	eq
 8001936:	f043 0301 	orreq.w	r3, r3, #1
 800193a:	3218      	adds	r2, #24
 800193c:	4294      	cmp	r4, r2
 800193e:	bf08      	it	eq
 8001940:	f043 0301 	orreq.w	r3, r3, #1
 8001944:	b91b      	cbnz	r3, 800194e <HAL_DMA_Init+0xae>
 8001946:	4b7e      	ldr	r3, [pc, #504]	; (8001b40 <HAL_DMA_Init+0x2a0>)
 8001948:	429c      	cmp	r4, r3
 800194a:	f040 81a4 	bne.w	8001c96 <HAL_DMA_Init+0x3f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 800194e:	2302      	movs	r3, #2
 8001950:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8001954:	2300      	movs	r3, #0
 8001956:	f885 3034 	strb.w	r3, [r5, #52]	; 0x34
    __HAL_DMA_DISABLE(hdma);
 800195a:	6823      	ldr	r3, [r4, #0]
 800195c:	f023 0301 	bic.w	r3, r3, #1
 8001960:	6023      	str	r3, [r4, #0]
 8001962:	e006      	b.n	8001972 <HAL_DMA_Init+0xd2>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001964:	f7ff fe28 	bl	80015b8 <HAL_GetTick>
 8001968:	1b80      	subs	r0, r0, r6
 800196a:	2805      	cmp	r0, #5
 800196c:	f200 8120 	bhi.w	8001bb0 <HAL_DMA_Init+0x310>
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8001970:	682c      	ldr	r4, [r5, #0]
 8001972:	6823      	ldr	r3, [r4, #0]
 8001974:	07df      	lsls	r7, r3, #31
 8001976:	d4f5      	bmi.n	8001964 <HAL_DMA_Init+0xc4>
    registerValue |=  hdma->Init.Direction           |
 8001978:	e9d5 3002 	ldrd	r3, r0, [r5, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800197c:	6929      	ldr	r1, [r5, #16]
    registerValue |=  hdma->Init.Direction           |
 800197e:	4303      	orrs	r3, r0
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001980:	69aa      	ldr	r2, [r5, #24]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8001982:	6820      	ldr	r0, [r4, #0]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001984:	430b      	orrs	r3, r1
 8001986:	6969      	ldr	r1, [r5, #20]
 8001988:	430b      	orrs	r3, r1
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800198a:	69e9      	ldr	r1, [r5, #28]
 800198c:	4313      	orrs	r3, r2
 800198e:	430b      	orrs	r3, r1
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001990:	496c      	ldr	r1, [pc, #432]	; (8001b44 <HAL_DMA_Init+0x2a4>)
 8001992:	4001      	ands	r1, r0
            hdma->Init.Mode                | hdma->Init.Priority;
 8001994:	6a28      	ldr	r0, [r5, #32]
 8001996:	4303      	orrs	r3, r0
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001998:	486b      	ldr	r0, [pc, #428]	; (8001b48 <HAL_DMA_Init+0x2a8>)
    registerValue |=  hdma->Init.Direction           |
 800199a:	430b      	orrs	r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800199c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800199e:	2904      	cmp	r1, #4
 80019a0:	f000 8124 	beq.w	8001bec <HAL_DMA_Init+0x34c>
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80019a4:	6806      	ldr	r6, [r0, #0]
 80019a6:	4869      	ldr	r0, [pc, #420]	; (8001b4c <HAL_DMA_Init+0x2ac>)
 80019a8:	4030      	ands	r0, r6
 80019aa:	f1b0 5f00 	cmp.w	r0, #536870912	; 0x20000000
 80019ae:	f080 80dd 	bcs.w	8001b6c <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80019b2:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80019b4:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019b6:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 80019ba:	430b      	orrs	r3, r1
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80019bc:	6163      	str	r3, [r4, #20]
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80019be:	4628      	mov	r0, r5
 80019c0:	f7ff fe8c 	bl	80016dc <DMA_CalcBaseAndBitshift>
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019c4:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 80019c6:	233f      	movs	r3, #63	; 0x3f
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019c8:	495b      	ldr	r1, [pc, #364]	; (8001b38 <HAL_DMA_Init+0x298>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019ca:	f002 021f 	and.w	r2, r2, #31
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019ce:	4e60      	ldr	r6, [pc, #384]	; (8001b50 <HAL_DMA_Init+0x2b0>)
 80019d0:	4f60      	ldr	r7, [pc, #384]	; (8001b54 <HAL_DMA_Init+0x2b4>)
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019d2:	4093      	lsls	r3, r2
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019d4:	4a60      	ldr	r2, [pc, #384]	; (8001b58 <HAL_DMA_Init+0x2b8>)
 80019d6:	1ba6      	subs	r6, r4, r6
 80019d8:	1be7      	subs	r7, r4, r7
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80019da:	6083      	str	r3, [r0, #8]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80019dc:	eba4 0b02 	sub.w	fp, r4, r2
 80019e0:	4b5e      	ldr	r3, [pc, #376]	; (8001b5c <HAL_DMA_Init+0x2bc>)
 80019e2:	fab6 f686 	clz	r6, r6
 80019e6:	fabb fb8b 	clz	fp, fp
 80019ea:	fab7 f787 	clz	r7, r7
 80019ee:	eba4 0a03 	sub.w	sl, r4, r3
 80019f2:	4b5b      	ldr	r3, [pc, #364]	; (8001b60 <HAL_DMA_Init+0x2c0>)
 80019f4:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 80019f8:	485a      	ldr	r0, [pc, #360]	; (8001b64 <HAL_DMA_Init+0x2c4>)
 80019fa:	429c      	cmp	r4, r3
 80019fc:	bf18      	it	ne
 80019fe:	428c      	cmpne	r4, r1
 8001a00:	f103 0318 	add.w	r3, r3, #24
 8001a04:	faba fa8a 	clz	sl, sl
 8001a08:	ea4f 1656 	mov.w	r6, r6, lsr #5
 8001a0c:	bf0c      	ite	eq
 8001a0e:	2101      	moveq	r1, #1
 8001a10:	2100      	movne	r1, #0
 8001a12:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8001a16:	1a22      	subs	r2, r4, r0
 8001a18:	429c      	cmp	r4, r3
 8001a1a:	bf08      	it	eq
 8001a1c:	f041 0101 	orreq.w	r1, r1, #1
 8001a20:	3318      	adds	r3, #24
 8001a22:	097f      	lsrs	r7, r7, #5
 8001a24:	fab2 f282 	clz	r2, r2
 8001a28:	429c      	cmp	r4, r3
 8001a2a:	bf08      	it	eq
 8001a2c:	f041 0101 	orreq.w	r1, r1, #1
 8001a30:	3318      	adds	r3, #24
 8001a32:	0952      	lsrs	r2, r2, #5
 8001a34:	429c      	cmp	r4, r3
 8001a36:	bf08      	it	eq
 8001a38:	f041 0101 	orreq.w	r1, r1, #1
 8001a3c:	3318      	adds	r3, #24
 8001a3e:	9201      	str	r2, [sp, #4]
 8001a40:	429c      	cmp	r4, r3
 8001a42:	bf08      	it	eq
 8001a44:	f041 0101 	orreq.w	r1, r1, #1
 8001a48:	3318      	adds	r3, #24
 8001a4a:	429c      	cmp	r4, r3
 8001a4c:	bf08      	it	eq
 8001a4e:	f041 0101 	orreq.w	r1, r1, #1
 8001a52:	3318      	adds	r3, #24
 8001a54:	429c      	cmp	r4, r3
 8001a56:	bf08      	it	eq
 8001a58:	f041 0101 	orreq.w	r1, r1, #1
 8001a5c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8001a60:	429c      	cmp	r4, r3
 8001a62:	bf08      	it	eq
 8001a64:	f041 0101 	orreq.w	r1, r1, #1
 8001a68:	3318      	adds	r3, #24
 8001a6a:	429c      	cmp	r4, r3
 8001a6c:	bf08      	it	eq
 8001a6e:	f041 0101 	orreq.w	r1, r1, #1
 8001a72:	3318      	adds	r3, #24
 8001a74:	429c      	cmp	r4, r3
 8001a76:	bf08      	it	eq
 8001a78:	f041 0101 	orreq.w	r1, r1, #1
 8001a7c:	3318      	adds	r3, #24
 8001a7e:	429c      	cmp	r4, r3
 8001a80:	bf08      	it	eq
 8001a82:	f041 0101 	orreq.w	r1, r1, #1
 8001a86:	3318      	adds	r3, #24
 8001a88:	429c      	cmp	r4, r3
 8001a8a:	bf08      	it	eq
 8001a8c:	f041 0101 	orreq.w	r1, r1, #1
 8001a90:	3318      	adds	r3, #24
 8001a92:	429c      	cmp	r4, r3
 8001a94:	bf08      	it	eq
 8001a96:	f041 0101 	orreq.w	r1, r1, #1
 8001a9a:	3318      	adds	r3, #24
 8001a9c:	429c      	cmp	r4, r3
 8001a9e:	bf08      	it	eq
 8001aa0:	f041 0101 	orreq.w	r1, r1, #1
 8001aa4:	3318      	adds	r3, #24
 8001aa6:	429c      	cmp	r4, r3
 8001aa8:	bf08      	it	eq
 8001aaa:	f041 0101 	orreq.w	r1, r1, #1
 8001aae:	4b2e      	ldr	r3, [pc, #184]	; (8001b68 <HAL_DMA_Init+0x2c8>)
 8001ab0:	ea4b 0101 	orr.w	r1, fp, r1
 8001ab4:	eba4 0803 	sub.w	r8, r4, r3
 8001ab8:	3314      	adds	r3, #20
 8001aba:	ea4a 0101 	orr.w	r1, sl, r1
 8001abe:	fab8 f888 	clz	r8, r8
 8001ac2:	eba4 0903 	sub.w	r9, r4, r3
 8001ac6:	3314      	adds	r3, #20
 8001ac8:	4331      	orrs	r1, r6
 8001aca:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8001ace:	fab9 f989 	clz	r9, r9
 8001ad2:	1ae3      	subs	r3, r4, r3
 8001ad4:	4339      	orrs	r1, r7
 8001ad6:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8001ada:	fab3 f383 	clz	r3, r3
 8001ade:	ea48 0101 	orr.w	r1, r8, r1
 8001ae2:	095b      	lsrs	r3, r3, #5
 8001ae4:	ea49 0101 	orr.w	r1, r9, r1
 8001ae8:	4319      	orrs	r1, r3
 8001aea:	d100      	bne.n	8001aee <HAL_DMA_Init+0x24e>
 8001aec:	b1da      	cbz	r2, 8001b26 <HAL_DMA_Init+0x286>
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001aee:	4628      	mov	r0, r5
 8001af0:	9300      	str	r3, [sp, #0]
 8001af2:	f7ff fe6d 	bl	80017d0 <DMA_CalcDMAMUXChannelBaseAndMask>
    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001af6:	68a9      	ldr	r1, [r5, #8]
 8001af8:	9b00      	ldr	r3, [sp, #0]
 8001afa:	2980      	cmp	r1, #128	; 0x80
 8001afc:	d066      	beq.n	8001bcc <HAL_DMA_Init+0x32c>
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001afe:	6868      	ldr	r0, [r5, #4]
 8001b00:	6e2a      	ldr	r2, [r5, #96]	; 0x60
 8001b02:	b2c4      	uxtb	r4, r0
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001b04:	3801      	subs	r0, #1
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b06:	e9d5 c119 	ldrd	ip, r1, [r5, #100]	; 0x64
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001b0a:	2807      	cmp	r0, #7
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001b0c:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001b0e:	f8cc 1004 	str.w	r1, [ip, #4]
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8001b12:	d862      	bhi.n	8001bda <HAL_DMA_Init+0x33a>
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8001b14:	1e61      	subs	r1, r4, #1
 8001b16:	2907      	cmp	r1, #7
 8001b18:	d979      	bls.n	8001c0e <HAL_DMA_Init+0x36e>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b1a:	6f6a      	ldr	r2, [r5, #116]	; 0x74
 8001b1c:	e9d5 301b 	ldrd	r3, r0, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8001b20:	2100      	movs	r1, #0
 8001b22:	6019      	str	r1, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001b24:	6042      	str	r2, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b26:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8001b28:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b2a:	6568      	str	r0, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001b2c:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8001b30:	b003      	add	sp, #12
 8001b32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b36:	bf00      	nop
 8001b38:	40020010 	.word	0x40020010
 8001b3c:	40020040 	.word	0x40020040
 8001b40:	400204b8 	.word	0x400204b8
 8001b44:	fe10803f 	.word	0xfe10803f
 8001b48:	5c001000 	.word	0x5c001000
 8001b4c:	ffff0000 	.word	0xffff0000
 8001b50:	58025430 	.word	0x58025430
 8001b54:	58025444 	.word	0x58025444
 8001b58:	58025408 	.word	0x58025408
 8001b5c:	5802541c 	.word	0x5802541c
 8001b60:	40020028 	.word	0x40020028
 8001b64:	58025494 	.word	0x58025494
 8001b68:	58025458 	.word	0x58025458
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001b6c:	6868      	ldr	r0, [r5, #4]
 8001b6e:	f1a0 0629 	sub.w	r6, r0, #41	; 0x29
 8001b72:	2e1f      	cmp	r6, #31
 8001b74:	d925      	bls.n	8001bc2 <HAL_DMA_Init+0x322>
 8001b76:	384f      	subs	r0, #79	; 0x4f
 8001b78:	2803      	cmp	r0, #3
 8001b7a:	d801      	bhi.n	8001b80 <HAL_DMA_Init+0x2e0>
        registerValue |= DMA_SxCR_TRBUFF;
 8001b7c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001b80:	6023      	str	r3, [r4, #0]
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b82:	2904      	cmp	r1, #4
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001b84:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b86:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8001b8a:	ea43 0301 	orr.w	r3, r3, r1
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b8e:	f47f af15 	bne.w	80019bc <HAL_DMA_Init+0x11c>
 8001b92:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
      registerValue |= hdma->Init.FIFOThreshold;
 8001b94:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8001b96:	430b      	orrs	r3, r1
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b98:	2800      	cmp	r0, #0
 8001b9a:	f43f af0f 	beq.w	80019bc <HAL_DMA_Init+0x11c>
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b9e:	2a00      	cmp	r2, #0
 8001ba0:	d153      	bne.n	8001c4a <HAL_DMA_Init+0x3aa>
    switch (hdma->Init.FIFOThreshold)
 8001ba2:	2901      	cmp	r1, #1
 8001ba4:	d072      	beq.n	8001c8c <HAL_DMA_Init+0x3ec>
 8001ba6:	f031 0202 	bics.w	r2, r1, #2
 8001baa:	f47f af07 	bne.w	80019bc <HAL_DMA_Init+0x11c>
 8001bae:	e054      	b.n	8001c5a <HAL_DMA_Init+0x3ba>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bb0:	2220      	movs	r2, #32
        hdma->State = HAL_DMA_STATE_ERROR;
 8001bb2:	2303      	movs	r3, #3
        return HAL_ERROR;
 8001bb4:	2001      	movs	r0, #1
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001bb6:	656a      	str	r2, [r5, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_ERROR;
 8001bb8:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
}
 8001bbc:	b003      	add	sp, #12
 8001bbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8001bc2:	4878      	ldr	r0, [pc, #480]	; (8001da4 <HAL_DMA_Init+0x504>)
 8001bc4:	40f0      	lsrs	r0, r6
 8001bc6:	07c0      	lsls	r0, r0, #31
 8001bc8:	d5da      	bpl.n	8001b80 <HAL_DMA_Init+0x2e0>
 8001bca:	e7d7      	b.n	8001b7c <HAL_DMA_Init+0x2dc>
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bcc:	2300      	movs	r3, #0
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bce:	6ea9      	ldr	r1, [r5, #104]	; 0x68
 8001bd0:	e9d5 0218 	ldrd	r0, r2, [r5, #96]	; 0x60
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001bd4:	606b      	str	r3, [r5, #4]
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bd6:	6003      	str	r3, [r0, #0]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bd8:	6051      	str	r1, [r2, #4]
      hdma->DMAmuxRequestGen = 0U;
 8001bda:	2300      	movs	r3, #0
      hdma->DMAmuxRequestGenStatus = 0U;
 8001bdc:	e9c5 331b 	strd	r3, r3, [r5, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8001be0:	676b      	str	r3, [r5, #116]	; 0x74
 8001be2:	e7a0      	b.n	8001b26 <HAL_DMA_Init+0x286>
    return HAL_ERROR;
 8001be4:	2001      	movs	r0, #1
}
 8001be6:	b003      	add	sp, #12
 8001be8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001bec:	6807      	ldr	r7, [r0, #0]
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001bee:	e9d5 060b 	ldrd	r0, r6, [r5, #44]	; 0x2c
 8001bf2:	4306      	orrs	r6, r0
 8001bf4:	4333      	orrs	r3, r6
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8001bf6:	4e6c      	ldr	r6, [pc, #432]	; (8001da8 <HAL_DMA_Init+0x508>)
 8001bf8:	403e      	ands	r6, r7
 8001bfa:	f1b6 5f00 	cmp.w	r6, #536870912	; 0x20000000
 8001bfe:	d2b5      	bcs.n	8001b6c <HAL_DMA_Init+0x2cc>
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8001c00:	6023      	str	r3, [r4, #0]
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8001c02:	6963      	ldr	r3, [r4, #20]
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001c04:	f023 0307 	bic.w	r3, r3, #7
    registerValue |= hdma->Init.FIFOMode;
 8001c08:	f043 0304 	orr.w	r3, r3, #4
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001c0c:	e7c2      	b.n	8001b94 <HAL_DMA_Init+0x2f4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8001c0e:	9a01      	ldr	r2, [sp, #4]
 8001c10:	431a      	orrs	r2, r3
 8001c12:	ea49 0902 	orr.w	r9, r9, r2
 8001c16:	ea48 0809 	orr.w	r8, r8, r9
 8001c1a:	ea47 0708 	orr.w	r7, r7, r8
 8001c1e:	433e      	orrs	r6, r7
 8001c20:	ea5a 0606 	orrs.w	r6, sl, r6
 8001c24:	d107      	bne.n	8001c36 <HAL_DMA_Init+0x396>
 8001c26:	f1bb 0f00 	cmp.w	fp, #0
 8001c2a:	d104      	bne.n	8001c36 <HAL_DMA_Init+0x396>
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c2c:	4b5f      	ldr	r3, [pc, #380]	; (8001dac <HAL_DMA_Init+0x50c>)

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c2e:	4860      	ldr	r0, [pc, #384]	; (8001db0 <HAL_DMA_Init+0x510>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c30:	4423      	add	r3, r4
 8001c32:	009b      	lsls	r3, r3, #2
      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001c34:	e003      	b.n	8001c3e <HAL_DMA_Init+0x39e>
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c36:	4b5f      	ldr	r3, [pc, #380]	; (8001db4 <HAL_DMA_Init+0x514>)
      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8001c38:	485f      	ldr	r0, [pc, #380]	; (8001db8 <HAL_DMA_Init+0x518>)
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8001c3a:	4423      	add	r3, r4
 8001c3c:	009b      	lsls	r3, r3, #2
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8001c3e:	2201      	movs	r2, #1
 8001c40:	408a      	lsls	r2, r1
 8001c42:	e9c5 301b 	strd	r3, r0, [r5, #108]	; 0x6c
 8001c46:	676a      	str	r2, [r5, #116]	; 0x74
 8001c48:	e76a      	b.n	8001b20 <HAL_DMA_Init+0x280>
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c4a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001c4e:	d00e      	beq.n	8001c6e <HAL_DMA_Init+0x3ce>
    switch (hdma->Init.FIFOThreshold)
 8001c50:	2902      	cmp	r1, #2
 8001c52:	d905      	bls.n	8001c60 <HAL_DMA_Init+0x3c0>
 8001c54:	2903      	cmp	r1, #3
 8001c56:	f47f aeb1 	bne.w	80019bc <HAL_DMA_Init+0x11c>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c5a:	01c2      	lsls	r2, r0, #7
 8001c5c:	f57f aeae 	bpl.w	80019bc <HAL_DMA_Init+0x11c>
          hdma->State = HAL_DMA_STATE_READY;
 8001c60:	2301      	movs	r3, #1
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c62:	2240      	movs	r2, #64	; 0x40
          return HAL_ERROR;
 8001c64:	4618      	mov	r0, r3
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001c66:	656a      	str	r2, [r5, #84]	; 0x54
          hdma->State = HAL_DMA_STATE_READY;
 8001c68:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
          return HAL_ERROR;
 8001c6c:	e7a6      	b.n	8001bbc <HAL_DMA_Init+0x31c>
    switch (hdma->Init.FIFOThreshold)
 8001c6e:	2903      	cmp	r1, #3
 8001c70:	f63f aea4 	bhi.w	80019bc <HAL_DMA_Init+0x11c>
 8001c74:	a201      	add	r2, pc, #4	; (adr r2, 8001c7c <HAL_DMA_Init+0x3dc>)
 8001c76:	f852 f021 	ldr.w	pc, [r2, r1, lsl #2]
 8001c7a:	bf00      	nop
 8001c7c:	08001c61 	.word	0x08001c61
 8001c80:	08001c5b 	.word	0x08001c5b
 8001c84:	08001c61 	.word	0x08001c61
 8001c88:	08001c8d 	.word	0x08001c8d
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c8c:	f1b0 7fc0 	cmp.w	r0, #25165824	; 0x1800000
 8001c90:	f47f ae94 	bne.w	80019bc <HAL_DMA_Init+0x11c>
 8001c94:	e7e4      	b.n	8001c60 <HAL_DMA_Init+0x3c0>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001c96:	4a49      	ldr	r2, [pc, #292]	; (8001dbc <HAL_DMA_Init+0x51c>)
 8001c98:	4b49      	ldr	r3, [pc, #292]	; (8001dc0 <HAL_DMA_Init+0x520>)
 8001c9a:	eba4 0b02 	sub.w	fp, r4, r2
 8001c9e:	4e49      	ldr	r6, [pc, #292]	; (8001dc4 <HAL_DMA_Init+0x524>)
 8001ca0:	eba4 0a03 	sub.w	sl, r4, r3
 8001ca4:	4f48      	ldr	r7, [pc, #288]	; (8001dc8 <HAL_DMA_Init+0x528>)
 8001ca6:	fabb fb8b 	clz	fp, fp
 8001caa:	1ba6      	subs	r6, r4, r6
 8001cac:	faba fa8a 	clz	sl, sl
 8001cb0:	333c      	adds	r3, #60	; 0x3c
 8001cb2:	ea4f 1b5b 	mov.w	fp, fp, lsr #5
 8001cb6:	fab6 f686 	clz	r6, r6
 8001cba:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
 8001cbe:	1be7      	subs	r7, r4, r7
 8001cc0:	eba4 0803 	sub.w	r8, r4, r3
 8001cc4:	0976      	lsrs	r6, r6, #5
 8001cc6:	3314      	adds	r3, #20
 8001cc8:	fab7 f787 	clz	r7, r7
 8001ccc:	ea4b 010a 	orr.w	r1, fp, sl
 8001cd0:	fab8 f888 	clz	r8, r8
 8001cd4:	eba4 0903 	sub.w	r9, r4, r3
 8001cd8:	097f      	lsrs	r7, r7, #5
 8001cda:	4331      	orrs	r1, r6
 8001cdc:	3314      	adds	r3, #20
 8001cde:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8001ce2:	fab9 f989 	clz	r9, r9
 8001ce6:	4339      	orrs	r1, r7
 8001ce8:	1ae3      	subs	r3, r4, r3
 8001cea:	4838      	ldr	r0, [pc, #224]	; (8001dcc <HAL_DMA_Init+0x52c>)
 8001cec:	ea4f 1959 	mov.w	r9, r9, lsr #5
 8001cf0:	ea48 0101 	orr.w	r1, r8, r1
 8001cf4:	fab3 f383 	clz	r3, r3
 8001cf8:	1a22      	subs	r2, r4, r0
 8001cfa:	ea49 0101 	orr.w	r1, r9, r1
 8001cfe:	095b      	lsrs	r3, r3, #5
 8001d00:	fab2 f282 	clz	r2, r2
 8001d04:	4319      	orrs	r1, r3
 8001d06:	ea4f 1252 	mov.w	r2, r2, lsr #5
 8001d0a:	9201      	str	r2, [sp, #4]
 8001d0c:	d101      	bne.n	8001d12 <HAL_DMA_Init+0x472>
 8001d0e:	2a00      	cmp	r2, #0
 8001d10:	d041      	beq.n	8001d96 <HAL_DMA_Init+0x4f6>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d12:	2102      	movs	r1, #2
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001d14:	f8df c0c0 	ldr.w	ip, [pc, #192]	; 8001dd8 <HAL_DMA_Init+0x538>
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d18:	f885 1035 	strb.w	r1, [r5, #53]	; 0x35
    __HAL_UNLOCK(hdma);
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	f885 1034 	strb.w	r1, [r5, #52]	; 0x34
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8001d22:	6821      	ldr	r1, [r4, #0]
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8001d24:	ea01 0c0c 	and.w	ip, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d28:	68a9      	ldr	r1, [r5, #8]
 8001d2a:	2940      	cmp	r1, #64	; 0x40
 8001d2c:	d030      	beq.n	8001d90 <HAL_DMA_Init+0x4f0>
 8001d2e:	f1a1 0180 	sub.w	r1, r1, #128	; 0x80
 8001d32:	fab1 f181 	clz	r1, r1
 8001d36:	0949      	lsrs	r1, r1, #5
 8001d38:	ea4f 3e81 	mov.w	lr, r1, lsl #14
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d3c:	6929      	ldr	r1, [r5, #16]
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8001d3e:	68e8      	ldr	r0, [r5, #12]
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8001d40:	08c9      	lsrs	r1, r1, #3
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d42:	4a23      	ldr	r2, [pc, #140]	; (8001dd0 <HAL_DMA_Init+0x530>)
 8001d44:	9300      	str	r3, [sp, #0]
 8001d46:	ea41 00d0 	orr.w	r0, r1, r0, lsr #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8001d4a:	6969      	ldr	r1, [r5, #20]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d4c:	4422      	add	r2, r4
 8001d4e:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8001d52:	69a9      	ldr	r1, [r5, #24]
 8001d54:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8001d58:	69e9      	ldr	r1, [r5, #28]
 8001d5a:	ea40 00d1 	orr.w	r0, r0, r1, lsr #3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8001d5e:	6a29      	ldr	r1, [r5, #32]
 8001d60:	ea40 1111 	orr.w	r1, r0, r1, lsr #4
 8001d64:	ea41 010c 	orr.w	r1, r1, ip
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d68:	ea4e 0101 	orr.w	r1, lr, r1
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8001d6c:	6021      	str	r1, [r4, #0]
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d6e:	4919      	ldr	r1, [pc, #100]	; (8001dd4 <HAL_DMA_Init+0x534>)
 8001d70:	fba1 0102 	umull	r0, r1, r1, r2
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d74:	4628      	mov	r0, r5
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8001d76:	0909      	lsrs	r1, r1, #4
 8001d78:	0089      	lsls	r1, r1, #2
 8001d7a:	65e9      	str	r1, [r5, #92]	; 0x5c
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d7c:	f7ff fcae 	bl	80016dc <DMA_CalcBaseAndBitshift>
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8001d80:	6de9      	ldr	r1, [r5, #92]	; 0x5c
 8001d82:	9b00      	ldr	r3, [sp, #0]
 8001d84:	f001 041f 	and.w	r4, r1, #31
 8001d88:	2101      	movs	r1, #1
 8001d8a:	40a1      	lsls	r1, r4
 8001d8c:	6041      	str	r1, [r0, #4]
 8001d8e:	e6ae      	b.n	8001aee <HAL_DMA_Init+0x24e>
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8001d90:	f04f 0e10 	mov.w	lr, #16
 8001d94:	e7d2      	b.n	8001d3c <HAL_DMA_Init+0x49c>
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d96:	2240      	movs	r2, #64	; 0x40
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d98:	2303      	movs	r3, #3
    return HAL_ERROR;
 8001d9a:	2001      	movs	r0, #1
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d9c:	656a      	str	r2, [r5, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 8001d9e:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
    return HAL_ERROR;
 8001da2:	e70b      	b.n	8001bbc <HAL_DMA_Init+0x31c>
 8001da4:	c3c0003f 	.word	0xc3c0003f
 8001da8:	ffff0000 	.word	0xffff0000
 8001dac:	1000823f 	.word	0x1000823f
 8001db0:	40020940 	.word	0x40020940
 8001db4:	1600963f 	.word	0x1600963f
 8001db8:	58025940 	.word	0x58025940
 8001dbc:	58025408 	.word	0x58025408
 8001dc0:	5802541c 	.word	0x5802541c
 8001dc4:	58025430 	.word	0x58025430
 8001dc8:	58025444 	.word	0x58025444
 8001dcc:	58025494 	.word	0x58025494
 8001dd0:	a7fdabf8 	.word	0xa7fdabf8
 8001dd4:	cccccccd 	.word	0xcccccccd
 8001dd8:	fffe000f 	.word	0xfffe000f

08001ddc <HAL_DMA_Start_IT>:
  if(hdma == NULL)
 8001ddc:	2800      	cmp	r0, #0
 8001dde:	f000 8177 	beq.w	80020d0 <HAL_DMA_Start_IT+0x2f4>
 8001de2:	4684      	mov	ip, r0
  __HAL_LOCK(hdma);
 8001de4:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001de8:	2801      	cmp	r0, #1
 8001dea:	f000 8173 	beq.w	80020d4 <HAL_DMA_Start_IT+0x2f8>
 8001dee:	2001      	movs	r0, #1
{
 8001df0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if(HAL_DMA_STATE_READY == hdma->State)
 8001df4:	f89c 4035 	ldrb.w	r4, [ip, #53]	; 0x35
  __HAL_LOCK(hdma);
 8001df8:	f88c 0034 	strb.w	r0, [ip, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dfc:	4284      	cmp	r4, r0
 8001dfe:	d008      	beq.n	8001e12 <HAL_DMA_Start_IT+0x36>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e00:	f44f 6200 	mov.w	r2, #2048	; 0x800
    __HAL_UNLOCK(hdma);
 8001e04:	2300      	movs	r3, #0
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001e06:	f8cc 2054 	str.w	r2, [ip, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8001e0a:	f88c 3034 	strb.w	r3, [ip, #52]	; 0x34
}
 8001e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e12:	2002      	movs	r0, #2
    __HAL_DMA_DISABLE(hdma);
 8001e14:	f8dc 4000 	ldr.w	r4, [ip]
 8001e18:	4d53      	ldr	r5, [pc, #332]	; (8001f68 <HAL_DMA_Start_IT+0x18c>)
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e1a:	f88c 0035 	strb.w	r0, [ip, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e1e:	2000      	movs	r0, #0
    __HAL_DMA_DISABLE(hdma);
 8001e20:	4e52      	ldr	r6, [pc, #328]	; (8001f6c <HAL_DMA_Start_IT+0x190>)
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e22:	f8cc 0054 	str.w	r0, [ip, #84]	; 0x54
    __HAL_DMA_DISABLE(hdma);
 8001e26:	4852      	ldr	r0, [pc, #328]	; (8001f70 <HAL_DMA_Start_IT+0x194>)
 8001e28:	42ac      	cmp	r4, r5
 8001e2a:	bf18      	it	ne
 8001e2c:	4284      	cmpne	r4, r0
 8001e2e:	f105 0518 	add.w	r5, r5, #24
 8001e32:	bf0c      	ite	eq
 8001e34:	2001      	moveq	r0, #1
 8001e36:	2000      	movne	r0, #0
 8001e38:	42ac      	cmp	r4, r5
 8001e3a:	bf08      	it	eq
 8001e3c:	f040 0001 	orreq.w	r0, r0, #1
 8001e40:	3518      	adds	r5, #24
 8001e42:	42ac      	cmp	r4, r5
 8001e44:	bf08      	it	eq
 8001e46:	f040 0001 	orreq.w	r0, r0, #1
 8001e4a:	3518      	adds	r5, #24
 8001e4c:	42ac      	cmp	r4, r5
 8001e4e:	bf08      	it	eq
 8001e50:	f040 0001 	orreq.w	r0, r0, #1
 8001e54:	3518      	adds	r5, #24
 8001e56:	42ac      	cmp	r4, r5
 8001e58:	bf08      	it	eq
 8001e5a:	f040 0001 	orreq.w	r0, r0, #1
 8001e5e:	f505 7556 	add.w	r5, r5, #856	; 0x358
 8001e62:	42ac      	cmp	r4, r5
 8001e64:	bf08      	it	eq
 8001e66:	f040 0001 	orreq.w	r0, r0, #1
 8001e6a:	3518      	adds	r5, #24
 8001e6c:	42ac      	cmp	r4, r5
 8001e6e:	bf08      	it	eq
 8001e70:	f040 0001 	orreq.w	r0, r0, #1
 8001e74:	3518      	adds	r5, #24
 8001e76:	42ac      	cmp	r4, r5
 8001e78:	bf08      	it	eq
 8001e7a:	f040 0001 	orreq.w	r0, r0, #1
 8001e7e:	3518      	adds	r5, #24
 8001e80:	42ac      	cmp	r4, r5
 8001e82:	bf08      	it	eq
 8001e84:	f040 0001 	orreq.w	r0, r0, #1
 8001e88:	3518      	adds	r5, #24
 8001e8a:	42ac      	cmp	r4, r5
 8001e8c:	bf08      	it	eq
 8001e8e:	f040 0001 	orreq.w	r0, r0, #1
 8001e92:	3518      	adds	r5, #24
 8001e94:	42ac      	cmp	r4, r5
 8001e96:	bf08      	it	eq
 8001e98:	f040 0001 	orreq.w	r0, r0, #1
 8001e9c:	3518      	adds	r5, #24
 8001e9e:	42ac      	cmp	r4, r5
 8001ea0:	bf08      	it	eq
 8001ea2:	f040 0001 	orreq.w	r0, r0, #1
 8001ea6:	3518      	adds	r5, #24
 8001ea8:	42ac      	cmp	r4, r5
 8001eaa:	bf14      	ite	ne
 8001eac:	4681      	movne	r9, r0
 8001eae:	f040 0901 	orreq.w	r9, r0, #1
 8001eb2:	f5a5 6595 	sub.w	r5, r5, #1192	; 0x4a8
 8001eb6:	42b4      	cmp	r4, r6
 8001eb8:	bf18      	it	ne
 8001eba:	42ac      	cmpne	r4, r5
 8001ebc:	bf0c      	ite	eq
 8001ebe:	2501      	moveq	r5, #1
 8001ec0:	2500      	movne	r5, #0
 8001ec2:	d002      	beq.n	8001eca <HAL_DMA_Start_IT+0xee>
 8001ec4:	f1b9 0f00 	cmp.w	r9, #0
 8001ec8:	d054      	beq.n	8001f74 <HAL_DMA_Start_IT+0x198>
 8001eca:	6826      	ldr	r6, [r4, #0]
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001ecc:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
    __HAL_DMA_DISABLE(hdma);
 8001ed0:	f026 0601 	bic.w	r6, r6, #1
 8001ed4:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001ed6:	2d00      	cmp	r5, #0
 8001ed8:	d078      	beq.n	8001fcc <HAL_DMA_Start_IT+0x1f0>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001eda:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8001ede:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8001ee0:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8001ee4:	b117      	cbz	r7, 8001eec <HAL_DMA_Start_IT+0x110>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001ee6:	e9dc 601c 	ldrd	r6, r0, [ip, #112]	; 0x70
 8001eea:	6070      	str	r0, [r6, #4]
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8001eec:	f8dc 605c 	ldr.w	r6, [ip, #92]	; 0x5c
 8001ef0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
 8001ef4:	f006 081f 	and.w	r8, r6, #31
 8001ef8:	fa0e fe08 	lsl.w	lr, lr, r8
 8001efc:	f8ca e008 	str.w	lr, [sl, #8]
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f00:	6826      	ldr	r6, [r4, #0]
 8001f02:	f426 2680 	bic.w	r6, r6, #262144	; 0x40000
 8001f06:	6026      	str	r6, [r4, #0]
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8001f08:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f0a:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8001f0e:	2b40      	cmp	r3, #64	; 0x40
 8001f10:	f000 80e2 	beq.w	80020d8 <HAL_DMA_Start_IT+0x2fc>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8001f14:	60a1      	str	r1, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8001f16:	60e2      	str	r2, [r4, #12]
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f18:	b91d      	cbnz	r5, 8001f22 <HAL_DMA_Start_IT+0x146>
 8001f1a:	f1b9 0f00 	cmp.w	r9, #0
 8001f1e:	f000 80e1 	beq.w	80020e4 <HAL_DMA_Start_IT+0x308>
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8001f22:	6823      	ldr	r3, [r4, #0]
 8001f24:	f023 031e 	bic.w	r3, r3, #30
 8001f28:	f043 0316 	orr.w	r3, r3, #22
 8001f2c:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001f2e:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 8001f32:	b11b      	cbz	r3, 8001f3c <HAL_DMA_Start_IT+0x160>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8001f34:	6823      	ldr	r3, [r4, #0]
 8001f36:	f043 0308 	orr.w	r3, r3, #8
 8001f3a:	6023      	str	r3, [r4, #0]
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001f3c:	f8dc 3060 	ldr.w	r3, [ip, #96]	; 0x60
 8001f40:	681a      	ldr	r2, [r3, #0]
 8001f42:	03d2      	lsls	r2, r2, #15
 8001f44:	d503      	bpl.n	8001f4e <HAL_DMA_Start_IT+0x172>
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f4c:	601a      	str	r2, [r3, #0]
      if(hdma->DMAmuxRequestGen != 0U)
 8001f4e:	b11f      	cbz	r7, 8001f58 <HAL_DMA_Start_IT+0x17c>
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f56:	603b      	str	r3, [r7, #0]
    __HAL_DMA_ENABLE(hdma);
 8001f58:	6823      	ldr	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001f5a:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 8001f5c:	f043 0301 	orr.w	r3, r3, #1
 8001f60:	6023      	str	r3, [r4, #0]
}
 8001f62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f66:	bf00      	nop
 8001f68:	40020058 	.word	0x40020058
 8001f6c:	40020028 	.word	0x40020028
 8001f70:	40020040 	.word	0x40020040
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f74:	4f61      	ldr	r7, [pc, #388]	; (80020fc <HAL_DMA_Start_IT+0x320>)
 8001f76:	4e62      	ldr	r6, [pc, #392]	; (8002100 <HAL_DMA_Start_IT+0x324>)
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f78:	f8dc a058 	ldr.w	sl, [ip, #88]	; 0x58
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001f7c:	42b4      	cmp	r4, r6
 8001f7e:	bf18      	it	ne
 8001f80:	42bc      	cmpne	r4, r7
 8001f82:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8001f86:	bf0c      	ite	eq
 8001f88:	2701      	moveq	r7, #1
 8001f8a:	2700      	movne	r7, #0
 8001f8c:	42b4      	cmp	r4, r6
 8001f8e:	bf08      	it	eq
 8001f90:	f047 0701 	orreq.w	r7, r7, #1
 8001f94:	3614      	adds	r6, #20
 8001f96:	42b4      	cmp	r4, r6
 8001f98:	bf08      	it	eq
 8001f9a:	f047 0701 	orreq.w	r7, r7, #1
 8001f9e:	3614      	adds	r6, #20
 8001fa0:	42b4      	cmp	r4, r6
 8001fa2:	bf08      	it	eq
 8001fa4:	f047 0701 	orreq.w	r7, r7, #1
 8001fa8:	3614      	adds	r6, #20
 8001faa:	42b4      	cmp	r4, r6
 8001fac:	bf08      	it	eq
 8001fae:	f047 0701 	orreq.w	r7, r7, #1
    __HAL_DMA_DISABLE(hdma);
 8001fb2:	6826      	ldr	r6, [r4, #0]
 8001fb4:	f026 0601 	bic.w	r6, r6, #1
 8001fb8:	6026      	str	r6, [r4, #0]
  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8001fba:	4e52      	ldr	r6, [pc, #328]	; (8002104 <HAL_DMA_Start_IT+0x328>)
 8001fbc:	42b4      	cmp	r4, r6
 8001fbe:	bf08      	it	eq
 8001fc0:	f047 0701 	orreq.w	r7, r7, #1
 8001fc4:	b917      	cbnz	r7, 8001fcc <HAL_DMA_Start_IT+0x1f0>
 8001fc6:	4f50      	ldr	r7, [pc, #320]	; (8002108 <HAL_DMA_Start_IT+0x32c>)
 8001fc8:	42bc      	cmp	r4, r7
 8001fca:	d10b      	bne.n	8001fe4 <HAL_DMA_Start_IT+0x208>
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001fcc:	e9dc 6719 	ldrd	r6, r7, [ip, #100]	; 0x64
 8001fd0:	6077      	str	r7, [r6, #4]
    if(hdma->DMAmuxRequestGen != 0U)
 8001fd2:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 8001fd6:	b117      	cbz	r7, 8001fde <HAL_DMA_Start_IT+0x202>
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001fd8:	e9dc 061c 	ldrd	r0, r6, [ip, #112]	; 0x70
 8001fdc:	6046      	str	r6, [r0, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001fde:	f1b9 0f00 	cmp.w	r9, #0
 8001fe2:	d183      	bne.n	8001eec <HAL_DMA_Start_IT+0x110>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8001fe4:	4f46      	ldr	r7, [pc, #280]	; (8002100 <HAL_DMA_Start_IT+0x324>)
 8001fe6:	f8df e114 	ldr.w	lr, [pc, #276]	; 80020fc <HAL_DMA_Start_IT+0x320>
 8001fea:	4574      	cmp	r4, lr
 8001fec:	bf18      	it	ne
 8001fee:	42bc      	cmpne	r4, r7
 8001ff0:	f10e 0e14 	add.w	lr, lr, #20
 8001ff4:	bf0c      	ite	eq
 8001ff6:	2701      	moveq	r7, #1
 8001ff8:	2700      	movne	r7, #0
 8001ffa:	4574      	cmp	r4, lr
 8001ffc:	bf08      	it	eq
 8001ffe:	f047 0701 	orreq.w	r7, r7, #1
 8002002:	f10e 0e14 	add.w	lr, lr, #20
 8002006:	4574      	cmp	r4, lr
 8002008:	bf08      	it	eq
 800200a:	f047 0701 	orreq.w	r7, r7, #1
 800200e:	f10e 0e14 	add.w	lr, lr, #20
 8002012:	4574      	cmp	r4, lr
 8002014:	bf08      	it	eq
 8002016:	f047 0701 	orreq.w	r7, r7, #1
 800201a:	f10e 0e14 	add.w	lr, lr, #20
 800201e:	4574      	cmp	r4, lr
 8002020:	bf08      	it	eq
 8002022:	f047 0701 	orreq.w	r7, r7, #1
 8002026:	f10e 0e14 	add.w	lr, lr, #20
 800202a:	4574      	cmp	r4, lr
 800202c:	bf08      	it	eq
 800202e:	f047 0701 	orreq.w	r7, r7, #1
 8002032:	b917      	cbnz	r7, 800203a <HAL_DMA_Start_IT+0x25e>
 8002034:	4f34      	ldr	r7, [pc, #208]	; (8002108 <HAL_DMA_Start_IT+0x32c>)
 8002036:	42bc      	cmp	r4, r7
 8002038:	d154      	bne.n	80020e4 <HAL_DMA_Start_IT+0x308>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800203a:	f8dc 005c 	ldr.w	r0, [ip, #92]	; 0x5c
 800203e:	2701      	movs	r7, #1
 8002040:	f000 0e1f 	and.w	lr, r0, #31
 8002044:	fa07 f70e 	lsl.w	r7, r7, lr
 8002048:	f8ca 7004 	str.w	r7, [sl, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 800204c:	6063      	str	r3, [r4, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800204e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 8002052:	2b40      	cmp	r3, #64	; 0x40
 8002054:	d043      	beq.n	80020de <HAL_DMA_Start_IT+0x302>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8002056:	60a1      	str	r1, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8002058:	60e2      	str	r2, [r4, #12]
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800205a:	6823      	ldr	r3, [r4, #0]
 800205c:	f023 030e 	bic.w	r3, r3, #14
 8002060:	f043 030a 	orr.w	r3, r3, #10
 8002064:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8002066:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 800206a:	2b00      	cmp	r3, #0
 800206c:	d02d      	beq.n	80020ca <HAL_DMA_Start_IT+0x2ee>
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800206e:	6823      	ldr	r3, [r4, #0]
 8002070:	f043 0304 	orr.w	r3, r3, #4
 8002074:	6023      	str	r3, [r4, #0]
    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002076:	4b21      	ldr	r3, [pc, #132]	; (80020fc <HAL_DMA_Start_IT+0x320>)
 8002078:	4a21      	ldr	r2, [pc, #132]	; (8002100 <HAL_DMA_Start_IT+0x324>)
 800207a:	4294      	cmp	r4, r2
 800207c:	bf18      	it	ne
 800207e:	429c      	cmpne	r4, r3
 8002080:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8002084:	bf0c      	ite	eq
 8002086:	2301      	moveq	r3, #1
 8002088:	2300      	movne	r3, #0
 800208a:	4294      	cmp	r4, r2
 800208c:	bf08      	it	eq
 800208e:	f043 0301 	orreq.w	r3, r3, #1
 8002092:	3214      	adds	r2, #20
 8002094:	4294      	cmp	r4, r2
 8002096:	bf08      	it	eq
 8002098:	f043 0301 	orreq.w	r3, r3, #1
 800209c:	3214      	adds	r2, #20
 800209e:	4294      	cmp	r4, r2
 80020a0:	bf08      	it	eq
 80020a2:	f043 0301 	orreq.w	r3, r3, #1
 80020a6:	3214      	adds	r2, #20
 80020a8:	4294      	cmp	r4, r2
 80020aa:	bf08      	it	eq
 80020ac:	f043 0301 	orreq.w	r3, r3, #1
 80020b0:	3214      	adds	r2, #20
 80020b2:	4294      	cmp	r4, r2
 80020b4:	bf08      	it	eq
 80020b6:	f043 0301 	orreq.w	r3, r3, #1
 80020ba:	3214      	adds	r2, #20
 80020bc:	4294      	cmp	r4, r2
 80020be:	bf08      	it	eq
 80020c0:	f043 0301 	orreq.w	r3, r3, #1
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	f43f af47 	beq.w	8001f58 <HAL_DMA_Start_IT+0x17c>
 80020ca:	f8dc 706c 	ldr.w	r7, [ip, #108]	; 0x6c
 80020ce:	e735      	b.n	8001f3c <HAL_DMA_Start_IT+0x160>
    return HAL_ERROR;
 80020d0:	2001      	movs	r0, #1
 80020d2:	4770      	bx	lr
  __HAL_LOCK(hdma);
 80020d4:	2002      	movs	r0, #2
}
 80020d6:	4770      	bx	lr
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80020d8:	60a2      	str	r2, [r4, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80020da:	60e1      	str	r1, [r4, #12]
 80020dc:	e71c      	b.n	8001f18 <HAL_DMA_Start_IT+0x13c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80020de:	60a2      	str	r2, [r4, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80020e0:	60e1      	str	r1, [r4, #12]
 80020e2:	e7ba      	b.n	800205a <HAL_DMA_Start_IT+0x27e>
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	f023 030e 	bic.w	r3, r3, #14
 80020ea:	f043 030a 	orr.w	r3, r3, #10
 80020ee:	6023      	str	r3, [r4, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 80020f0:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1ba      	bne.n	800206e <HAL_DMA_Start_IT+0x292>
 80020f8:	e7bd      	b.n	8002076 <HAL_DMA_Start_IT+0x29a>
 80020fa:	bf00      	nop
 80020fc:	5802541c 	.word	0x5802541c
 8002100:	58025408 	.word	0x58025408
 8002104:	58025480 	.word	0x58025480
 8002108:	58025494 	.word	0x58025494

0800210c <HAL_DMA_IRQHandler>:
{
 800210c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __IO uint32_t count = 0U;
 8002110:	2200      	movs	r2, #0
  uint32_t timeout = SystemCoreClock / 9600U;
 8002112:	4b9e      	ldr	r3, [pc, #632]	; (800238c <HAL_DMA_IRQHandler+0x280>)
{
 8002114:	b082      	sub	sp, #8
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002116:	6d84      	ldr	r4, [r0, #88]	; 0x58
{
 8002118:	4606      	mov	r6, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 800211a:	681d      	ldr	r5, [r3, #0]
  __IO uint32_t count = 0U;
 800211c:	9201      	str	r2, [sp, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800211e:	6803      	ldr	r3, [r0, #0]
 8002120:	4a9b      	ldr	r2, [pc, #620]	; (8002390 <HAL_DMA_IRQHandler+0x284>)
 8002122:	489c      	ldr	r0, [pc, #624]	; (8002394 <HAL_DMA_IRQHandler+0x288>)
  tmpisr_dma  = regs_dma->ISR;
 8002124:	6827      	ldr	r7, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8002126:	4293      	cmp	r3, r2
 8002128:	bf18      	it	ne
 800212a:	4283      	cmpne	r3, r0
  tmpisr_bdma = regs_bdma->ISR;
 800212c:	6821      	ldr	r1, [r4, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 800212e:	bf0c      	ite	eq
 8002130:	2001      	moveq	r0, #1
 8002132:	2000      	movne	r0, #0
 8002134:	d04f      	beq.n	80021d6 <HAL_DMA_IRQHandler+0xca>
 8002136:	3218      	adds	r2, #24
 8002138:	f8df c260 	ldr.w	ip, [pc, #608]	; 800239c <HAL_DMA_IRQHandler+0x290>
 800213c:	4563      	cmp	r3, ip
 800213e:	bf18      	it	ne
 8002140:	4293      	cmpne	r3, r2
 8002142:	f10c 0c18 	add.w	ip, ip, #24
 8002146:	bf0c      	ite	eq
 8002148:	2201      	moveq	r2, #1
 800214a:	2200      	movne	r2, #0
 800214c:	4563      	cmp	r3, ip
 800214e:	bf08      	it	eq
 8002150:	f042 0201 	orreq.w	r2, r2, #1
 8002154:	f10c 0c18 	add.w	ip, ip, #24
 8002158:	4563      	cmp	r3, ip
 800215a:	bf08      	it	eq
 800215c:	f042 0201 	orreq.w	r2, r2, #1
 8002160:	f10c 0c18 	add.w	ip, ip, #24
 8002164:	4563      	cmp	r3, ip
 8002166:	bf08      	it	eq
 8002168:	f042 0201 	orreq.w	r2, r2, #1
 800216c:	f10c 0c18 	add.w	ip, ip, #24
 8002170:	4563      	cmp	r3, ip
 8002172:	bf08      	it	eq
 8002174:	f042 0201 	orreq.w	r2, r2, #1
 8002178:	f50c 7c56 	add.w	ip, ip, #856	; 0x358
 800217c:	4563      	cmp	r3, ip
 800217e:	bf08      	it	eq
 8002180:	f042 0201 	orreq.w	r2, r2, #1
 8002184:	f10c 0c18 	add.w	ip, ip, #24
 8002188:	4563      	cmp	r3, ip
 800218a:	bf08      	it	eq
 800218c:	f042 0201 	orreq.w	r2, r2, #1
 8002190:	f10c 0c18 	add.w	ip, ip, #24
 8002194:	4563      	cmp	r3, ip
 8002196:	bf08      	it	eq
 8002198:	f042 0201 	orreq.w	r2, r2, #1
 800219c:	f10c 0c18 	add.w	ip, ip, #24
 80021a0:	4563      	cmp	r3, ip
 80021a2:	bf08      	it	eq
 80021a4:	f042 0201 	orreq.w	r2, r2, #1
 80021a8:	f10c 0c18 	add.w	ip, ip, #24
 80021ac:	4563      	cmp	r3, ip
 80021ae:	bf08      	it	eq
 80021b0:	f042 0201 	orreq.w	r2, r2, #1
 80021b4:	f10c 0c18 	add.w	ip, ip, #24
 80021b8:	4563      	cmp	r3, ip
 80021ba:	bf08      	it	eq
 80021bc:	f042 0201 	orreq.w	r2, r2, #1
 80021c0:	f10c 0c18 	add.w	ip, ip, #24
 80021c4:	4563      	cmp	r3, ip
 80021c6:	bf08      	it	eq
 80021c8:	f042 0201 	orreq.w	r2, r2, #1
 80021cc:	b91a      	cbnz	r2, 80021d6 <HAL_DMA_IRQHandler+0xca>
 80021ce:	4a72      	ldr	r2, [pc, #456]	; (8002398 <HAL_DMA_IRQHandler+0x28c>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	f040 824b 	bne.w	800266c <HAL_DMA_IRQHandler+0x560>
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80021d6:	6df1      	ldr	r1, [r6, #92]	; 0x5c
 80021d8:	2208      	movs	r2, #8
 80021da:	f001 0c1f 	and.w	ip, r1, #31
 80021de:	fa02 f20c 	lsl.w	r2, r2, ip
 80021e2:	4217      	tst	r7, r2
 80021e4:	f040 817d 	bne.w	80024e2 <HAL_DMA_IRQHandler+0x3d6>
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80021e8:	fa27 f20c 	lsr.w	r2, r7, ip
 80021ec:	07d2      	lsls	r2, r2, #31
 80021ee:	d50a      	bpl.n	8002206 <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80021f0:	695a      	ldr	r2, [r3, #20]
 80021f2:	0612      	lsls	r2, r2, #24
 80021f4:	d507      	bpl.n	8002206 <HAL_DMA_IRQHandler+0xfa>
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80021f6:	2201      	movs	r2, #1
 80021f8:	fa02 f20c 	lsl.w	r2, r2, ip
 80021fc:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021fe:	6d72      	ldr	r2, [r6, #84]	; 0x54
 8002200:	f042 0202 	orr.w	r2, r2, #2
 8002204:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002206:	f04f 0e04 	mov.w	lr, #4
 800220a:	fa0e fe0c 	lsl.w	lr, lr, ip
 800220e:	ea1e 0f07 	tst.w	lr, r7
 8002212:	d05a      	beq.n	80022ca <HAL_DMA_IRQHandler+0x1be>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8002214:	2800      	cmp	r0, #0
 8002216:	d14f      	bne.n	80022b8 <HAL_DMA_IRQHandler+0x1ac>
 8002218:	4a60      	ldr	r2, [pc, #384]	; (800239c <HAL_DMA_IRQHandler+0x290>)
 800221a:	f8df 8184 	ldr.w	r8, [pc, #388]	; 80023a0 <HAL_DMA_IRQHandler+0x294>
 800221e:	4543      	cmp	r3, r8
 8002220:	bf18      	it	ne
 8002222:	4293      	cmpne	r3, r2
 8002224:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8002228:	bf0c      	ite	eq
 800222a:	2201      	moveq	r2, #1
 800222c:	2200      	movne	r2, #0
 800222e:	4543      	cmp	r3, r8
 8002230:	bf08      	it	eq
 8002232:	f042 0201 	orreq.w	r2, r2, #1
 8002236:	f108 0818 	add.w	r8, r8, #24
 800223a:	4543      	cmp	r3, r8
 800223c:	bf08      	it	eq
 800223e:	f042 0201 	orreq.w	r2, r2, #1
 8002242:	f108 0818 	add.w	r8, r8, #24
 8002246:	4543      	cmp	r3, r8
 8002248:	bf08      	it	eq
 800224a:	f042 0201 	orreq.w	r2, r2, #1
 800224e:	f108 0818 	add.w	r8, r8, #24
 8002252:	4543      	cmp	r3, r8
 8002254:	bf08      	it	eq
 8002256:	f042 0201 	orreq.w	r2, r2, #1
 800225a:	f508 7856 	add.w	r8, r8, #856	; 0x358
 800225e:	4543      	cmp	r3, r8
 8002260:	bf08      	it	eq
 8002262:	f042 0201 	orreq.w	r2, r2, #1
 8002266:	f108 0818 	add.w	r8, r8, #24
 800226a:	4543      	cmp	r3, r8
 800226c:	bf08      	it	eq
 800226e:	f042 0201 	orreq.w	r2, r2, #1
 8002272:	f108 0818 	add.w	r8, r8, #24
 8002276:	4543      	cmp	r3, r8
 8002278:	bf08      	it	eq
 800227a:	f042 0201 	orreq.w	r2, r2, #1
 800227e:	f108 0818 	add.w	r8, r8, #24
 8002282:	4543      	cmp	r3, r8
 8002284:	bf08      	it	eq
 8002286:	f042 0201 	orreq.w	r2, r2, #1
 800228a:	f108 0818 	add.w	r8, r8, #24
 800228e:	4543      	cmp	r3, r8
 8002290:	bf08      	it	eq
 8002292:	f042 0201 	orreq.w	r2, r2, #1
 8002296:	f108 0818 	add.w	r8, r8, #24
 800229a:	4543      	cmp	r3, r8
 800229c:	bf08      	it	eq
 800229e:	f042 0201 	orreq.w	r2, r2, #1
 80022a2:	f108 0818 	add.w	r8, r8, #24
 80022a6:	4543      	cmp	r3, r8
 80022a8:	bf08      	it	eq
 80022aa:	f042 0201 	orreq.w	r2, r2, #1
 80022ae:	b91a      	cbnz	r2, 80022b8 <HAL_DMA_IRQHandler+0x1ac>
 80022b0:	4a39      	ldr	r2, [pc, #228]	; (8002398 <HAL_DMA_IRQHandler+0x28c>)
 80022b2:	4293      	cmp	r3, r2
 80022b4:	f040 8214 	bne.w	80026e0 <HAL_DMA_IRQHandler+0x5d4>
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	0792      	lsls	r2, r2, #30
 80022bc:	d505      	bpl.n	80022ca <HAL_DMA_IRQHandler+0x1be>
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80022be:	f8c4 e008 	str.w	lr, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80022c2:	6d72      	ldr	r2, [r6, #84]	; 0x54
 80022c4:	f042 0204 	orr.w	r2, r2, #4
 80022c8:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80022ca:	2210      	movs	r2, #16
 80022cc:	fa02 fc0c 	lsl.w	ip, r2, ip
 80022d0:	ea1c 0f07 	tst.w	ip, r7
 80022d4:	d069      	beq.n	80023aa <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80022d6:	2800      	cmp	r0, #0
 80022d8:	d145      	bne.n	8002366 <HAL_DMA_IRQHandler+0x25a>
 80022da:	4a30      	ldr	r2, [pc, #192]	; (800239c <HAL_DMA_IRQHandler+0x290>)
 80022dc:	4830      	ldr	r0, [pc, #192]	; (80023a0 <HAL_DMA_IRQHandler+0x294>)
 80022de:	4283      	cmp	r3, r0
 80022e0:	bf18      	it	ne
 80022e2:	4293      	cmpne	r3, r2
 80022e4:	f100 0030 	add.w	r0, r0, #48	; 0x30
 80022e8:	bf0c      	ite	eq
 80022ea:	2201      	moveq	r2, #1
 80022ec:	2200      	movne	r2, #0
 80022ee:	4283      	cmp	r3, r0
 80022f0:	bf08      	it	eq
 80022f2:	f042 0201 	orreq.w	r2, r2, #1
 80022f6:	3018      	adds	r0, #24
 80022f8:	4283      	cmp	r3, r0
 80022fa:	bf08      	it	eq
 80022fc:	f042 0201 	orreq.w	r2, r2, #1
 8002300:	3018      	adds	r0, #24
 8002302:	4283      	cmp	r3, r0
 8002304:	bf08      	it	eq
 8002306:	f042 0201 	orreq.w	r2, r2, #1
 800230a:	3018      	adds	r0, #24
 800230c:	4283      	cmp	r3, r0
 800230e:	bf08      	it	eq
 8002310:	f042 0201 	orreq.w	r2, r2, #1
 8002314:	f500 7056 	add.w	r0, r0, #856	; 0x358
 8002318:	4283      	cmp	r3, r0
 800231a:	bf08      	it	eq
 800231c:	f042 0201 	orreq.w	r2, r2, #1
 8002320:	3018      	adds	r0, #24
 8002322:	4283      	cmp	r3, r0
 8002324:	bf08      	it	eq
 8002326:	f042 0201 	orreq.w	r2, r2, #1
 800232a:	3018      	adds	r0, #24
 800232c:	4283      	cmp	r3, r0
 800232e:	bf08      	it	eq
 8002330:	f042 0201 	orreq.w	r2, r2, #1
 8002334:	3018      	adds	r0, #24
 8002336:	4283      	cmp	r3, r0
 8002338:	bf08      	it	eq
 800233a:	f042 0201 	orreq.w	r2, r2, #1
 800233e:	3018      	adds	r0, #24
 8002340:	4283      	cmp	r3, r0
 8002342:	bf08      	it	eq
 8002344:	f042 0201 	orreq.w	r2, r2, #1
 8002348:	3018      	adds	r0, #24
 800234a:	4283      	cmp	r3, r0
 800234c:	bf08      	it	eq
 800234e:	f042 0201 	orreq.w	r2, r2, #1
 8002352:	3018      	adds	r0, #24
 8002354:	4283      	cmp	r3, r0
 8002356:	bf08      	it	eq
 8002358:	f042 0201 	orreq.w	r2, r2, #1
 800235c:	b91a      	cbnz	r2, 8002366 <HAL_DMA_IRQHandler+0x25a>
 800235e:	4a0e      	ldr	r2, [pc, #56]	; (8002398 <HAL_DMA_IRQHandler+0x28c>)
 8002360:	4293      	cmp	r3, r2
 8002362:	f040 81c5 	bne.w	80026f0 <HAL_DMA_IRQHandler+0x5e4>
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	0712      	lsls	r2, r2, #28
 800236a:	d51e      	bpl.n	80023aa <HAL_DMA_IRQHandler+0x29e>
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 800236c:	f8c4 c008 	str.w	ip, [r4, #8]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	0352      	lsls	r2, r2, #13
 8002374:	f100 814e 	bmi.w	8002614 <HAL_DMA_IRQHandler+0x508>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002378:	681a      	ldr	r2, [r3, #0]
 800237a:	05d2      	lsls	r2, r2, #23
 800237c:	d403      	bmi.n	8002386 <HAL_DMA_IRQHandler+0x27a>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	f022 0208 	bic.w	r2, r2, #8
 8002384:	601a      	str	r2, [r3, #0]
          if(hdma->XferHalfCpltCallback != NULL)
 8002386:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8002388:	b17b      	cbz	r3, 80023aa <HAL_DMA_IRQHandler+0x29e>
 800238a:	e00b      	b.n	80023a4 <HAL_DMA_IRQHandler+0x298>
 800238c:	24000000 	.word	0x24000000
 8002390:	40020028 	.word	0x40020028
 8002394:	40020010 	.word	0x40020010
 8002398:	400204b8 	.word	0x400204b8
 800239c:	40020058 	.word	0x40020058
 80023a0:	40020040 	.word	0x40020040
            hdma->XferHalfCpltCallback(hdma);
 80023a4:	4630      	mov	r0, r6
 80023a6:	4798      	blx	r3
 80023a8:	6df1      	ldr	r1, [r6, #92]	; 0x5c
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80023aa:	f001 011f 	and.w	r1, r1, #31
 80023ae:	2020      	movs	r0, #32
 80023b0:	4088      	lsls	r0, r1
 80023b2:	4238      	tst	r0, r7
 80023b4:	d066      	beq.n	8002484 <HAL_DMA_IRQHandler+0x378>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 80023b6:	6832      	ldr	r2, [r6, #0]
 80023b8:	4ba4      	ldr	r3, [pc, #656]	; (800264c <HAL_DMA_IRQHandler+0x540>)
 80023ba:	4fa5      	ldr	r7, [pc, #660]	; (8002650 <HAL_DMA_IRQHandler+0x544>)
 80023bc:	42ba      	cmp	r2, r7
 80023be:	bf18      	it	ne
 80023c0:	429a      	cmpne	r2, r3
 80023c2:	f107 0718 	add.w	r7, r7, #24
 80023c6:	bf0c      	ite	eq
 80023c8:	2301      	moveq	r3, #1
 80023ca:	2300      	movne	r3, #0
 80023cc:	42ba      	cmp	r2, r7
 80023ce:	bf08      	it	eq
 80023d0:	f043 0301 	orreq.w	r3, r3, #1
 80023d4:	3718      	adds	r7, #24
 80023d6:	42ba      	cmp	r2, r7
 80023d8:	bf08      	it	eq
 80023da:	f043 0301 	orreq.w	r3, r3, #1
 80023de:	3718      	adds	r7, #24
 80023e0:	42ba      	cmp	r2, r7
 80023e2:	bf08      	it	eq
 80023e4:	f043 0301 	orreq.w	r3, r3, #1
 80023e8:	3718      	adds	r7, #24
 80023ea:	42ba      	cmp	r2, r7
 80023ec:	bf08      	it	eq
 80023ee:	f043 0301 	orreq.w	r3, r3, #1
 80023f2:	3718      	adds	r7, #24
 80023f4:	42ba      	cmp	r2, r7
 80023f6:	bf08      	it	eq
 80023f8:	f043 0301 	orreq.w	r3, r3, #1
 80023fc:	3718      	adds	r7, #24
 80023fe:	42ba      	cmp	r2, r7
 8002400:	bf08      	it	eq
 8002402:	f043 0301 	orreq.w	r3, r3, #1
 8002406:	f507 7756 	add.w	r7, r7, #856	; 0x358
 800240a:	42ba      	cmp	r2, r7
 800240c:	bf08      	it	eq
 800240e:	f043 0301 	orreq.w	r3, r3, #1
 8002412:	3718      	adds	r7, #24
 8002414:	42ba      	cmp	r2, r7
 8002416:	bf08      	it	eq
 8002418:	f043 0301 	orreq.w	r3, r3, #1
 800241c:	3718      	adds	r7, #24
 800241e:	42ba      	cmp	r2, r7
 8002420:	bf08      	it	eq
 8002422:	f043 0301 	orreq.w	r3, r3, #1
 8002426:	3718      	adds	r7, #24
 8002428:	42ba      	cmp	r2, r7
 800242a:	bf08      	it	eq
 800242c:	f043 0301 	orreq.w	r3, r3, #1
 8002430:	3718      	adds	r7, #24
 8002432:	42ba      	cmp	r2, r7
 8002434:	bf08      	it	eq
 8002436:	f043 0301 	orreq.w	r3, r3, #1
 800243a:	3718      	adds	r7, #24
 800243c:	42ba      	cmp	r2, r7
 800243e:	bf08      	it	eq
 8002440:	f043 0301 	orreq.w	r3, r3, #1
 8002444:	3718      	adds	r7, #24
 8002446:	42ba      	cmp	r2, r7
 8002448:	bf08      	it	eq
 800244a:	f043 0301 	orreq.w	r3, r3, #1
 800244e:	b91b      	cbnz	r3, 8002458 <HAL_DMA_IRQHandler+0x34c>
 8002450:	4b80      	ldr	r3, [pc, #512]	; (8002654 <HAL_DMA_IRQHandler+0x548>)
 8002452:	429a      	cmp	r2, r3
 8002454:	f040 8161 	bne.w	800271a <HAL_DMA_IRQHandler+0x60e>
 8002458:	6813      	ldr	r3, [r2, #0]
 800245a:	06df      	lsls	r7, r3, #27
 800245c:	d512      	bpl.n	8002484 <HAL_DMA_IRQHandler+0x378>
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 800245e:	60a0      	str	r0, [r4, #8]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002460:	f896 3035 	ldrb.w	r3, [r6, #53]	; 0x35
 8002464:	2b04      	cmp	r3, #4
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002466:	6813      	ldr	r3, [r2, #0]
        if(HAL_DMA_STATE_ABORT == hdma->State)
 8002468:	f000 80b6 	beq.w	80025d8 <HAL_DMA_IRQHandler+0x4cc>
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800246c:	f413 2f80 	tst.w	r3, #262144	; 0x40000
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002470:	6813      	ldr	r3, [r2, #0]
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8002472:	f000 80d8 	beq.w	8002626 <HAL_DMA_IRQHandler+0x51a>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002476:	031f      	lsls	r7, r3, #12
 8002478:	f140 80e3 	bpl.w	8002642 <HAL_DMA_IRQHandler+0x536>
          if(hdma->XferCpltCallback != NULL)
 800247c:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 800247e:	b10b      	cbz	r3, 8002484 <HAL_DMA_IRQHandler+0x378>
            hdma->XferCpltCallback(hdma);
 8002480:	4630      	mov	r0, r6
 8002482:	4798      	blx	r3
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002484:	6d73      	ldr	r3, [r6, #84]	; 0x54
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 80c1 	beq.w	800260e <HAL_DMA_IRQHandler+0x502>
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800248c:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800248e:	07dc      	lsls	r4, r3, #31
 8002490:	d51e      	bpl.n	80024d0 <HAL_DMA_IRQHandler+0x3c4>
        __HAL_DMA_DISABLE(hdma);
 8002492:	6832      	ldr	r2, [r6, #0]
        hdma->State = HAL_DMA_STATE_ABORT;
 8002494:	2104      	movs	r1, #4
 8002496:	f886 1035 	strb.w	r1, [r6, #53]	; 0x35
  uint32_t timeout = SystemCoreClock / 9600U;
 800249a:	496f      	ldr	r1, [pc, #444]	; (8002658 <HAL_DMA_IRQHandler+0x54c>)
        __HAL_DMA_DISABLE(hdma);
 800249c:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800249e:	fba1 5105 	umull	r5, r1, r1, r5
        __HAL_DMA_DISABLE(hdma);
 80024a2:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 80024a6:	0a89      	lsrs	r1, r1, #10
        __HAL_DMA_DISABLE(hdma);
 80024a8:	6013      	str	r3, [r2, #0]
 80024aa:	e002      	b.n	80024b2 <HAL_DMA_IRQHandler+0x3a6>
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80024ac:	6813      	ldr	r3, [r2, #0]
 80024ae:	07d8      	lsls	r0, r3, #31
 80024b0:	d504      	bpl.n	80024bc <HAL_DMA_IRQHandler+0x3b0>
          if (++count > timeout)
 80024b2:	9b01      	ldr	r3, [sp, #4]
 80024b4:	3301      	adds	r3, #1
 80024b6:	428b      	cmp	r3, r1
 80024b8:	9301      	str	r3, [sp, #4]
 80024ba:	d9f7      	bls.n	80024ac <HAL_DMA_IRQHandler+0x3a0>
        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80024bc:	6813      	ldr	r3, [r2, #0]
 80024be:	07db      	lsls	r3, r3, #31
          hdma->State = HAL_DMA_STATE_ERROR;
 80024c0:	bf4c      	ite	mi
 80024c2:	2303      	movmi	r3, #3
          hdma->State = HAL_DMA_STATE_READY;
 80024c4:	2301      	movpl	r3, #1
 80024c6:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 80024ca:	2300      	movs	r3, #0
 80024cc:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
      if(hdma->XferErrorCallback != NULL)
 80024d0:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f000 809b 	beq.w	800260e <HAL_DMA_IRQHandler+0x502>
          hdma->XferCpltCallback(hdma);
 80024d8:	4630      	mov	r0, r6
}
 80024da:	b002      	add	sp, #8
 80024dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferCpltCallback(hdma);
 80024e0:	4718      	bx	r3
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80024e2:	f8d3 e000 	ldr.w	lr, [r3]
 80024e6:	f01e 0f04 	tst.w	lr, #4
 80024ea:	d00a      	beq.n	8002502 <HAL_DMA_IRQHandler+0x3f6>
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80024ec:	f8d3 e000 	ldr.w	lr, [r3]
 80024f0:	f02e 0e04 	bic.w	lr, lr, #4
 80024f4:	f8c3 e000 	str.w	lr, [r3]
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80024f8:	60a2      	str	r2, [r4, #8]
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024fa:	6d72      	ldr	r2, [r6, #84]	; 0x54
 80024fc:	f042 0201 	orr.w	r2, r2, #1
 8002500:	6572      	str	r2, [r6, #84]	; 0x54
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8002502:	fa27 f20c 	lsr.w	r2, r7, ip
 8002506:	07d2      	lsls	r2, r2, #31
 8002508:	f57f ae7d 	bpl.w	8002206 <HAL_DMA_IRQHandler+0xfa>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 800250c:	4a53      	ldr	r2, [pc, #332]	; (800265c <HAL_DMA_IRQHandler+0x550>)
 800250e:	f8df e150 	ldr.w	lr, [pc, #336]	; 8002660 <HAL_DMA_IRQHandler+0x554>
 8002512:	4573      	cmp	r3, lr
 8002514:	bf18      	it	ne
 8002516:	4293      	cmpne	r3, r2
 8002518:	f10e 0e30 	add.w	lr, lr, #48	; 0x30
 800251c:	bf0c      	ite	eq
 800251e:	2201      	moveq	r2, #1
 8002520:	2200      	movne	r2, #0
 8002522:	4573      	cmp	r3, lr
 8002524:	bf08      	it	eq
 8002526:	f042 0201 	orreq.w	r2, r2, #1
 800252a:	f10e 0e18 	add.w	lr, lr, #24
 800252e:	4573      	cmp	r3, lr
 8002530:	bf08      	it	eq
 8002532:	f042 0201 	orreq.w	r2, r2, #1
 8002536:	f10e 0e18 	add.w	lr, lr, #24
 800253a:	4573      	cmp	r3, lr
 800253c:	bf08      	it	eq
 800253e:	f042 0201 	orreq.w	r2, r2, #1
 8002542:	f10e 0e18 	add.w	lr, lr, #24
 8002546:	4573      	cmp	r3, lr
 8002548:	bf08      	it	eq
 800254a:	f042 0201 	orreq.w	r2, r2, #1
 800254e:	f50e 7e56 	add.w	lr, lr, #856	; 0x358
 8002552:	4573      	cmp	r3, lr
 8002554:	bf08      	it	eq
 8002556:	f042 0201 	orreq.w	r2, r2, #1
 800255a:	f10e 0e18 	add.w	lr, lr, #24
 800255e:	4573      	cmp	r3, lr
 8002560:	bf08      	it	eq
 8002562:	f042 0201 	orreq.w	r2, r2, #1
 8002566:	f10e 0e18 	add.w	lr, lr, #24
 800256a:	4573      	cmp	r3, lr
 800256c:	bf08      	it	eq
 800256e:	f042 0201 	orreq.w	r2, r2, #1
 8002572:	f10e 0e18 	add.w	lr, lr, #24
 8002576:	4573      	cmp	r3, lr
 8002578:	bf08      	it	eq
 800257a:	f042 0201 	orreq.w	r2, r2, #1
 800257e:	f10e 0e18 	add.w	lr, lr, #24
 8002582:	4573      	cmp	r3, lr
 8002584:	bf08      	it	eq
 8002586:	f042 0201 	orreq.w	r2, r2, #1
 800258a:	f10e 0e18 	add.w	lr, lr, #24
 800258e:	4573      	cmp	r3, lr
 8002590:	bf08      	it	eq
 8002592:	f042 0201 	orreq.w	r2, r2, #1
 8002596:	f10e 0e18 	add.w	lr, lr, #24
 800259a:	4573      	cmp	r3, lr
 800259c:	bf08      	it	eq
 800259e:	f042 0201 	orreq.w	r2, r2, #1
 80025a2:	f10e 0e18 	add.w	lr, lr, #24
 80025a6:	4573      	cmp	r3, lr
 80025a8:	bf08      	it	eq
 80025aa:	f042 0201 	orreq.w	r2, r2, #1
 80025ae:	2a00      	cmp	r2, #0
 80025b0:	f47f ae1e 	bne.w	80021f0 <HAL_DMA_IRQHandler+0xe4>
 80025b4:	2800      	cmp	r0, #0
 80025b6:	f47f ae1b 	bne.w	80021f0 <HAL_DMA_IRQHandler+0xe4>
 80025ba:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025bc:	2204      	movs	r2, #4
 80025be:	fa02 f20c 	lsl.w	r2, r2, ip
 80025c2:	423a      	tst	r2, r7
 80025c4:	f040 808c 	bne.w	80026e0 <HAL_DMA_IRQHandler+0x5d4>
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80025c8:	2210      	movs	r2, #16
 80025ca:	fa02 fc0c 	lsl.w	ip, r2, ip
 80025ce:	ea17 0f0c 	tst.w	r7, ip
 80025d2:	f43f aeea 	beq.w	80023aa <HAL_DMA_IRQHandler+0x29e>
 80025d6:	e680      	b.n	80022da <HAL_DMA_IRQHandler+0x1ce>
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d8:	f023 0316 	bic.w	r3, r3, #22
 80025dc:	6013      	str	r3, [r2, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80025de:	6953      	ldr	r3, [r2, #20]
 80025e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025e4:	6153      	str	r3, [r2, #20]
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025e6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d03b      	beq.n	8002664 <HAL_DMA_IRQHandler+0x558>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80025ec:	6813      	ldr	r3, [r2, #0]
 80025ee:	f023 0308 	bic.w	r3, r3, #8
 80025f2:	6013      	str	r3, [r2, #0]
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025f4:	233f      	movs	r3, #63	; 0x3f
          hdma->State = HAL_DMA_STATE_READY;
 80025f6:	2001      	movs	r0, #1
          __HAL_UNLOCK(hdma);
 80025f8:	2200      	movs	r2, #0
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80025fa:	408b      	lsls	r3, r1
 80025fc:	60a3      	str	r3, [r4, #8]
          if(hdma->XferAbortCallback != NULL)
 80025fe:	6d33      	ldr	r3, [r6, #80]	; 0x50
          hdma->State = HAL_DMA_STATE_READY;
 8002600:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8002604:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
          if(hdma->XferAbortCallback != NULL)
 8002608:	2b00      	cmp	r3, #0
 800260a:	f47f af65 	bne.w	80024d8 <HAL_DMA_IRQHandler+0x3cc>
}
 800260e:	b002      	add	sp, #8
 8002610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	0318      	lsls	r0, r3, #12
 8002618:	f57f aeb5 	bpl.w	8002386 <HAL_DMA_IRQHandler+0x27a>
            if(hdma->XferM1HalfCpltCallback != NULL)
 800261c:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 800261e:	2b00      	cmp	r3, #0
 8002620:	f47f aec0 	bne.w	80023a4 <HAL_DMA_IRQHandler+0x298>
 8002624:	e6c1      	b.n	80023aa <HAL_DMA_IRQHandler+0x29e>
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8002626:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800262a:	f47f af27 	bne.w	800247c <HAL_DMA_IRQHandler+0x370>
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 800262e:	6811      	ldr	r1, [r2, #0]
 8002630:	f021 0110 	bic.w	r1, r1, #16
 8002634:	6011      	str	r1, [r2, #0]
            hdma->State = HAL_DMA_STATE_READY;
 8002636:	2201      	movs	r2, #1
            __HAL_UNLOCK(hdma);
 8002638:	f886 3034 	strb.w	r3, [r6, #52]	; 0x34
            hdma->State = HAL_DMA_STATE_READY;
 800263c:	f886 2035 	strb.w	r2, [r6, #53]	; 0x35
            __HAL_UNLOCK(hdma);
 8002640:	e71c      	b.n	800247c <HAL_DMA_IRQHandler+0x370>
            if(hdma->XferM1CpltCallback != NULL)
 8002642:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002644:	2b00      	cmp	r3, #0
 8002646:	f47f af1b 	bne.w	8002480 <HAL_DMA_IRQHandler+0x374>
 800264a:	e71b      	b.n	8002484 <HAL_DMA_IRQHandler+0x378>
 800264c:	40020010 	.word	0x40020010
 8002650:	40020028 	.word	0x40020028
 8002654:	400204b8 	.word	0x400204b8
 8002658:	1b4e81b5 	.word	0x1b4e81b5
 800265c:	40020058 	.word	0x40020058
 8002660:	40020040 	.word	0x40020040
          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002664:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8002666:	2b00      	cmp	r3, #0
 8002668:	d1c0      	bne.n	80025ec <HAL_DMA_IRQHandler+0x4e0>
 800266a:	e7c3      	b.n	80025f4 <HAL_DMA_IRQHandler+0x4e8>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 800266c:	4a4b      	ldr	r2, [pc, #300]	; (800279c <HAL_DMA_IRQHandler+0x690>)
 800266e:	484c      	ldr	r0, [pc, #304]	; (80027a0 <HAL_DMA_IRQHandler+0x694>)
 8002670:	4283      	cmp	r3, r0
 8002672:	bf18      	it	ne
 8002674:	4293      	cmpne	r3, r2
 8002676:	f100 0014 	add.w	r0, r0, #20
 800267a:	bf0c      	ite	eq
 800267c:	2201      	moveq	r2, #1
 800267e:	2200      	movne	r2, #0
 8002680:	4283      	cmp	r3, r0
 8002682:	bf08      	it	eq
 8002684:	f042 0201 	orreq.w	r2, r2, #1
 8002688:	3014      	adds	r0, #20
 800268a:	4283      	cmp	r3, r0
 800268c:	bf08      	it	eq
 800268e:	f042 0201 	orreq.w	r2, r2, #1
 8002692:	3014      	adds	r0, #20
 8002694:	4283      	cmp	r3, r0
 8002696:	bf08      	it	eq
 8002698:	f042 0201 	orreq.w	r2, r2, #1
 800269c:	3014      	adds	r0, #20
 800269e:	4283      	cmp	r3, r0
 80026a0:	bf08      	it	eq
 80026a2:	f042 0201 	orreq.w	r2, r2, #1
 80026a6:	3014      	adds	r0, #20
 80026a8:	4283      	cmp	r3, r0
 80026aa:	bf08      	it	eq
 80026ac:	f042 0201 	orreq.w	r2, r2, #1
 80026b0:	b912      	cbnz	r2, 80026b8 <HAL_DMA_IRQHandler+0x5ac>
 80026b2:	4a3c      	ldr	r2, [pc, #240]	; (80027a4 <HAL_DMA_IRQHandler+0x698>)
 80026b4:	4293      	cmp	r3, r2
 80026b6:	d1aa      	bne.n	800260e <HAL_DMA_IRQHandler+0x502>
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80026b8:	6df0      	ldr	r0, [r6, #92]	; 0x5c
 80026ba:	2504      	movs	r5, #4
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80026bc:	681a      	ldr	r2, [r3, #0]
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80026be:	f000 001f 	and.w	r0, r0, #31
 80026c2:	4085      	lsls	r5, r0
 80026c4:	420d      	tst	r5, r1
 80026c6:	d018      	beq.n	80026fa <HAL_DMA_IRQHandler+0x5ee>
 80026c8:	0757      	lsls	r7, r2, #29
 80026ca:	d516      	bpl.n	80026fa <HAL_DMA_IRQHandler+0x5ee>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026cc:	0410      	lsls	r0, r2, #16
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80026ce:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80026d0:	d547      	bpl.n	8002762 <HAL_DMA_IRQHandler+0x656>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80026d2:	03d1      	lsls	r1, r2, #15
 80026d4:	d44b      	bmi.n	800276e <HAL_DMA_IRQHandler+0x662>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80026d6:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f47f aefd 	bne.w	80024d8 <HAL_DMA_IRQHandler+0x3cc>
 80026de:	e796      	b.n	800260e <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80026e0:	681a      	ldr	r2, [r3, #0]
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80026e2:	2210      	movs	r2, #16
 80026e4:	fa02 fc0c 	lsl.w	ip, r2, ip
 80026e8:	ea17 0f0c 	tst.w	r7, ip
 80026ec:	f43f ae5d 	beq.w	80023aa <HAL_DMA_IRQHandler+0x29e>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	0750      	lsls	r0, r2, #29
 80026f4:	f57f ae59 	bpl.w	80023aa <HAL_DMA_IRQHandler+0x29e>
 80026f8:	e638      	b.n	800236c <HAL_DMA_IRQHandler+0x260>
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80026fa:	2502      	movs	r5, #2
 80026fc:	4085      	lsls	r5, r0
 80026fe:	420d      	tst	r5, r1
 8002700:	d010      	beq.n	8002724 <HAL_DMA_IRQHandler+0x618>
 8002702:	0797      	lsls	r7, r2, #30
 8002704:	d50e      	bpl.n	8002724 <HAL_DMA_IRQHandler+0x618>
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8002706:	6065      	str	r5, [r4, #4]
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8002708:	0414      	lsls	r4, r2, #16
 800270a:	d535      	bpl.n	8002778 <HAL_DMA_IRQHandler+0x66c>
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 800270c:	03d0      	lsls	r0, r2, #15
 800270e:	d43f      	bmi.n	8002790 <HAL_DMA_IRQHandler+0x684>
          if(hdma->XferM1CpltCallback != NULL)
 8002710:	6c73      	ldr	r3, [r6, #68]	; 0x44
 8002712:	2b00      	cmp	r3, #0
 8002714:	f47f aee0 	bne.w	80024d8 <HAL_DMA_IRQHandler+0x3cc>
 8002718:	e779      	b.n	800260e <HAL_DMA_IRQHandler+0x502>
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 800271a:	6813      	ldr	r3, [r2, #0]
 800271c:	079b      	lsls	r3, r3, #30
 800271e:	f57f aeb1 	bpl.w	8002484 <HAL_DMA_IRQHandler+0x378>
 8002722:	e69c      	b.n	800245e <HAL_DMA_IRQHandler+0x352>
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8002724:	2508      	movs	r5, #8
 8002726:	4085      	lsls	r5, r0
 8002728:	420d      	tst	r5, r1
 800272a:	f43f af70 	beq.w	800260e <HAL_DMA_IRQHandler+0x502>
 800272e:	0711      	lsls	r1, r2, #28
 8002730:	f57f af6d 	bpl.w	800260e <HAL_DMA_IRQHandler+0x502>
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002734:	681a      	ldr	r2, [r3, #0]
      __HAL_UNLOCK(hdma);
 8002736:	2100      	movs	r1, #0
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002738:	f022 020e 	bic.w	r2, r2, #14
 800273c:	601a      	str	r2, [r3, #0]
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800273e:	2301      	movs	r3, #1
      if (hdma->XferErrorCallback != NULL)
 8002740:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8002742:	fa03 f000 	lsl.w	r0, r3, r0
 8002746:	6060      	str	r0, [r4, #4]
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002748:	6573      	str	r3, [r6, #84]	; 0x54
      __HAL_UNLOCK(hdma);
 800274a:	f886 1034 	strb.w	r1, [r6, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800274e:	f886 3035 	strb.w	r3, [r6, #53]	; 0x35
      if (hdma->XferErrorCallback != NULL)
 8002752:	2a00      	cmp	r2, #0
 8002754:	f43f af5b 	beq.w	800260e <HAL_DMA_IRQHandler+0x502>
        hdma->XferErrorCallback(hdma);
 8002758:	4630      	mov	r0, r6
}
 800275a:	b002      	add	sp, #8
 800275c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
        hdma->XferErrorCallback(hdma);
 8002760:	4710      	bx	r2
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002762:	0692      	lsls	r2, r2, #26
 8002764:	d403      	bmi.n	800276e <HAL_DMA_IRQHandler+0x662>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	f022 0204 	bic.w	r2, r2, #4
 800276c:	601a      	str	r2, [r3, #0]
       if(hdma->XferHalfCpltCallback != NULL)
 800276e:	6c33      	ldr	r3, [r6, #64]	; 0x40
 8002770:	2b00      	cmp	r3, #0
 8002772:	f47f aeb1 	bne.w	80024d8 <HAL_DMA_IRQHandler+0x3cc>
 8002776:	e74a      	b.n	800260e <HAL_DMA_IRQHandler+0x502>
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8002778:	f012 0220 	ands.w	r2, r2, #32
 800277c:	d108      	bne.n	8002790 <HAL_DMA_IRQHandler+0x684>
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800277e:	6819      	ldr	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002780:	2001      	movs	r0, #1
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002782:	f021 010a 	bic.w	r1, r1, #10
 8002786:	6019      	str	r1, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8002788:	f886 0035 	strb.w	r0, [r6, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 800278c:	f886 2034 	strb.w	r2, [r6, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8002790:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
 8002792:	2b00      	cmp	r3, #0
 8002794:	f47f aea0 	bne.w	80024d8 <HAL_DMA_IRQHandler+0x3cc>
 8002798:	e739      	b.n	800260e <HAL_DMA_IRQHandler+0x502>
 800279a:	bf00      	nop
 800279c:	58025408 	.word	0x58025408
 80027a0:	5802541c 	.word	0x5802541c
 80027a4:	58025494 	.word	0x58025494

080027a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80027ac:	680c      	ldr	r4, [r1, #0]
{
 80027ae:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80027b0:	2c00      	cmp	r4, #0
 80027b2:	f000 80a7 	beq.w	8002904 <HAL_GPIO_Init+0x15c>
 80027b6:	f04f 0c00 	mov.w	ip, #0
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027ba:	4f8a      	ldr	r7, [pc, #552]	; (80029e4 <HAL_GPIO_Init+0x23c>)
  uint32_t position = 0x00U;
 80027bc:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80027be:	2201      	movs	r2, #1
 80027c0:	409a      	lsls	r2, r3
    if (iocurrent != 0x00U)
 80027c2:	ea12 0e04 	ands.w	lr, r2, r4
 80027c6:	f000 8096 	beq.w	80028f6 <HAL_GPIO_Init+0x14e>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80027ca:	684d      	ldr	r5, [r1, #4]
 80027cc:	f005 0903 	and.w	r9, r5, #3
 80027d0:	f109 36ff 	add.w	r6, r9, #4294967295
 80027d4:	2e01      	cmp	r6, #1
 80027d6:	f240 8098 	bls.w	800290a <HAL_GPIO_Init+0x162>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027da:	f1b9 0f03 	cmp.w	r9, #3
 80027de:	f040 80d2 	bne.w	8002986 <HAL_GPIO_Init+0x1de>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80027e2:	fa09 f20c 	lsl.w	r2, r9, ip
 80027e6:	ea6f 0802 	mvn.w	r8, r2
      temp = GPIOx->MODER;
 80027ea:	6806      	ldr	r6, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027ec:	f415 3f40 	tst.w	r5, #196608	; 0x30000
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80027f0:	ea06 0608 	and.w	r6, r6, r8
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027f4:	ea42 0206 	orr.w	r2, r2, r6
      GPIOx->MODER = temp;
 80027f8:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80027fa:	d07c      	beq.n	80028f6 <HAL_GPIO_Init+0x14e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027fc:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8002800:	f023 0803 	bic.w	r8, r3, #3

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002804:	f003 0903 	and.w	r9, r3, #3
 8002808:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800280a:	f042 0202 	orr.w	r2, r2, #2
 800280e:	f108 48b0 	add.w	r8, r8, #1476395008	; 0x58000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002812:	ea4f 0989 	mov.w	r9, r9, lsl #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002816:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800281a:	f508 6880 	add.w	r8, r8, #1024	; 0x400
 800281e:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002822:	fa06 f609 	lsl.w	r6, r6, r9
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002826:	f002 0202 	and.w	r2, r2, #2
 800282a:	9201      	str	r2, [sp, #4]
 800282c:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800282e:	f8d8 2008 	ldr.w	r2, [r8, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002832:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002836:	4e6c      	ldr	r6, [pc, #432]	; (80029e8 <HAL_GPIO_Init+0x240>)
 8002838:	42b0      	cmp	r0, r6
 800283a:	d028      	beq.n	800288e <HAL_GPIO_Init+0xe6>
 800283c:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002840:	42b0      	cmp	r0, r6
 8002842:	f000 80ac 	beq.w	800299e <HAL_GPIO_Init+0x1f6>
 8002846:	4e69      	ldr	r6, [pc, #420]	; (80029ec <HAL_GPIO_Init+0x244>)
 8002848:	42b0      	cmp	r0, r6
 800284a:	f000 80ad 	beq.w	80029a8 <HAL_GPIO_Init+0x200>
 800284e:	4e68      	ldr	r6, [pc, #416]	; (80029f0 <HAL_GPIO_Init+0x248>)
 8002850:	42b0      	cmp	r0, r6
 8002852:	f000 809f 	beq.w	8002994 <HAL_GPIO_Init+0x1ec>
 8002856:	4e67      	ldr	r6, [pc, #412]	; (80029f4 <HAL_GPIO_Init+0x24c>)
 8002858:	42b0      	cmp	r0, r6
 800285a:	f000 80af 	beq.w	80029bc <HAL_GPIO_Init+0x214>
 800285e:	4e66      	ldr	r6, [pc, #408]	; (80029f8 <HAL_GPIO_Init+0x250>)
 8002860:	42b0      	cmp	r0, r6
 8002862:	f000 80b0 	beq.w	80029c6 <HAL_GPIO_Init+0x21e>
 8002866:	4e65      	ldr	r6, [pc, #404]	; (80029fc <HAL_GPIO_Init+0x254>)
 8002868:	42b0      	cmp	r0, r6
 800286a:	f000 80a2 	beq.w	80029b2 <HAL_GPIO_Init+0x20a>
 800286e:	4e64      	ldr	r6, [pc, #400]	; (8002a00 <HAL_GPIO_Init+0x258>)
 8002870:	42b0      	cmp	r0, r6
 8002872:	f000 80ad 	beq.w	80029d0 <HAL_GPIO_Init+0x228>
 8002876:	4e63      	ldr	r6, [pc, #396]	; (8002a04 <HAL_GPIO_Init+0x25c>)
 8002878:	42b0      	cmp	r0, r6
 800287a:	f000 80ae 	beq.w	80029da <HAL_GPIO_Init+0x232>
 800287e:	4e62      	ldr	r6, [pc, #392]	; (8002a08 <HAL_GPIO_Init+0x260>)
 8002880:	42b0      	cmp	r0, r6
 8002882:	bf0c      	ite	eq
 8002884:	2609      	moveq	r6, #9
 8002886:	260a      	movne	r6, #10
 8002888:	fa06 f609 	lsl.w	r6, r6, r9
 800288c:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 800288e:	f8c8 2008 	str.w	r2, [r8, #8]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002892:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002896:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        temp &= ~(iocurrent);
 800289a:	ea6f 060e 	mvn.w	r6, lr
        temp = EXTI->RTSR1;
 800289e:	6812      	ldr	r2, [r2, #0]
        {
          temp |= iocurrent;
        }
        EXTI->RTSR1 = temp;
 80028a0:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80028a4:	bf0c      	ite	eq
 80028a6:	4032      	andeq	r2, r6
          temp |= iocurrent;
 80028a8:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI->FTSR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80028ac:	f415 1f00 	tst.w	r5, #2097152	; 0x200000
        EXTI->RTSR1 = temp;
 80028b0:	f8c8 2000 	str.w	r2, [r8]
        temp = EXTI->FTSR1;
 80028b4:	f8d8 2004 	ldr.w	r2, [r8, #4]
        {
          temp |= iocurrent;
        }
        EXTI->FTSR1 = temp;
 80028b8:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80028bc:	bf0c      	ite	eq
 80028be:	4032      	andeq	r2, r6
          temp |= iocurrent;
 80028c0:	ea4e 0202 	orrne.w	r2, lr, r2

        temp = EXTI_CurrentCPU->EMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80028c4:	f415 3f00 	tst.w	r5, #131072	; 0x20000
        EXTI->FTSR1 = temp;
 80028c8:	f8c8 2004 	str.w	r2, [r8, #4]
        temp = EXTI_CurrentCPU->EMR1;
 80028cc:	f8d8 2084 	ldr.w	r2, [r8, #132]	; 0x84
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80028d0:	f04f 48b0 	mov.w	r8, #1476395008	; 0x58000000
        temp &= ~(iocurrent);
 80028d4:	bf0c      	ite	eq
 80028d6:	4032      	andeq	r2, r6
          temp |= iocurrent;
 80028d8:	ea4e 0202 	orrne.w	r2, lr, r2

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
        temp &= ~(iocurrent);
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028dc:	03ed      	lsls	r5, r5, #15
        {
          temp |= iocurrent;
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80028de:	f04f 45b0 	mov.w	r5, #1476395008	; 0x58000000
        EXTI_CurrentCPU->EMR1 = temp;
 80028e2:	f8c8 2084 	str.w	r2, [r8, #132]	; 0x84
        temp = EXTI_CurrentCPU->IMR1;
 80028e6:	f8d8 2080 	ldr.w	r2, [r8, #128]	; 0x80
        temp &= ~(iocurrent);
 80028ea:	bf54      	ite	pl
 80028ec:	4032      	andpl	r2, r6
          temp |= iocurrent;
 80028ee:	ea4e 0202 	orrmi.w	r2, lr, r2
        EXTI_CurrentCPU->IMR1 = temp;
 80028f2:	f8c5 2080 	str.w	r2, [r5, #128]	; 0x80
      }
    }

    position++;
 80028f6:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80028f8:	f10c 0c02 	add.w	ip, ip, #2
 80028fc:	fa34 f203 	lsrs.w	r2, r4, r3
 8002900:	f47f af5d 	bne.w	80027be <HAL_GPIO_Init+0x16>
  }
}
 8002904:	b003      	add	sp, #12
 8002906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800290a:	f04f 0803 	mov.w	r8, #3
        temp = GPIOx->OSPEEDR;
 800290e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002910:	fa08 f80c 	lsl.w	r8, r8, ip
 8002914:	ea26 0a08 	bic.w	sl, r6, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002918:	68ce      	ldr	r6, [r1, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800291a:	ea6f 0808 	mvn.w	r8, r8
        temp |= (GPIO_Init->Speed << (position * 2U));
 800291e:	fa06 f60c 	lsl.w	r6, r6, ip
 8002922:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8002926:	6086      	str	r6, [r0, #8]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002928:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp = GPIOx->OTYPER;
 800292c:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002930:	409e      	lsls	r6, r3
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002932:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002936:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8002938:	6042      	str	r2, [r0, #4]
      temp = GPIOx->PUPDR;
 800293a:	68c2      	ldr	r2, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800293c:	f1b9 0f02 	cmp.w	r9, #2
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002940:	688e      	ldr	r6, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002942:	ea02 0208 	and.w	r2, r2, r8
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002946:	fa06 f60c 	lsl.w	r6, r6, ip
 800294a:	ea46 0602 	orr.w	r6, r6, r2
      GPIOx->PUPDR = temp;
 800294e:	fa09 f20c 	lsl.w	r2, r9, ip
 8002952:	60c6      	str	r6, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002954:	f47f af49 	bne.w	80027ea <HAL_GPIO_Init+0x42>
        temp = GPIOx->AFR[position >> 3U];
 8002958:	ea4f 09d3 	mov.w	r9, r3, lsr #3
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800295c:	f003 0b07 	and.w	fp, r3, #7
 8002960:	260f      	movs	r6, #15
 8002962:	eb00 0989 	add.w	r9, r0, r9, lsl #2
 8002966:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = GPIOx->AFR[position >> 3U];
 800296a:	f8d9 a020 	ldr.w	sl, [r9, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800296e:	fa06 f60b 	lsl.w	r6, r6, fp
 8002972:	ea2a 0a06 	bic.w	sl, sl, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002976:	690e      	ldr	r6, [r1, #16]
 8002978:	fa06 f60b 	lsl.w	r6, r6, fp
 800297c:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->AFR[position >> 3U] = temp;
 8002980:	f8c9 6020 	str.w	r6, [r9, #32]
 8002984:	e731      	b.n	80027ea <HAL_GPIO_Init+0x42>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002986:	f04f 0803 	mov.w	r8, #3
 800298a:	fa08 f80c 	lsl.w	r8, r8, ip
 800298e:	ea6f 0808 	mvn.w	r8, r8
 8002992:	e7d2      	b.n	800293a <HAL_GPIO_Init+0x192>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002994:	2603      	movs	r6, #3
 8002996:	fa06 f609 	lsl.w	r6, r6, r9
 800299a:	4332      	orrs	r2, r6
 800299c:	e777      	b.n	800288e <HAL_GPIO_Init+0xe6>
 800299e:	2601      	movs	r6, #1
 80029a0:	fa06 f609 	lsl.w	r6, r6, r9
 80029a4:	4332      	orrs	r2, r6
 80029a6:	e772      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029a8:	2602      	movs	r6, #2
 80029aa:	fa06 f609 	lsl.w	r6, r6, r9
 80029ae:	4332      	orrs	r2, r6
 80029b0:	e76d      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029b2:	2606      	movs	r6, #6
 80029b4:	fa06 f609 	lsl.w	r6, r6, r9
 80029b8:	4332      	orrs	r2, r6
 80029ba:	e768      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029bc:	2604      	movs	r6, #4
 80029be:	fa06 f609 	lsl.w	r6, r6, r9
 80029c2:	4332      	orrs	r2, r6
 80029c4:	e763      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029c6:	2605      	movs	r6, #5
 80029c8:	fa06 f609 	lsl.w	r6, r6, r9
 80029cc:	4332      	orrs	r2, r6
 80029ce:	e75e      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029d0:	2607      	movs	r6, #7
 80029d2:	fa06 f609 	lsl.w	r6, r6, r9
 80029d6:	4332      	orrs	r2, r6
 80029d8:	e759      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029da:	2608      	movs	r6, #8
 80029dc:	fa06 f609 	lsl.w	r6, r6, r9
 80029e0:	4332      	orrs	r2, r6
 80029e2:	e754      	b.n	800288e <HAL_GPIO_Init+0xe6>
 80029e4:	58024400 	.word	0x58024400
 80029e8:	58020000 	.word	0x58020000
 80029ec:	58020800 	.word	0x58020800
 80029f0:	58020c00 	.word	0x58020c00
 80029f4:	58021000 	.word	0x58021000
 80029f8:	58021400 	.word	0x58021400
 80029fc:	58021800 	.word	0x58021800
 8002a00:	58021c00 	.word	0x58021c00
 8002a04:	58022000 	.word	0x58022000
 8002a08:	58022400 	.word	0x58022400

08002a0c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a0c:	b902      	cbnz	r2, 8002a10 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002a0e:	0409      	lsls	r1, r1, #16
 8002a10:	6181      	str	r1, [r0, #24]
  }
}
 8002a12:	4770      	bx	lr

08002a14 <I2S_DMATxCplt>:
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a14:	69c3      	ldr	r3, [r0, #28]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a16:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a18:	b94b      	cbnz	r3, 8002a2e <I2S_DMATxCplt+0x1a>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8002a1a:	6801      	ldr	r1, [r0, #0]

    hi2s->TxXferCount = (uint16_t) 0UL;
    hi2s->State = HAL_I2S_STATE_READY;
 8002a1c:	f04f 0c01 	mov.w	ip, #1
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8002a20:	688a      	ldr	r2, [r1, #8]
 8002a22:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002a26:	608a      	str	r2, [r1, #8]
    hi2s->TxXferCount = (uint16_t) 0UL;
 8002a28:	8643      	strh	r3, [r0, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002a2a:	f880 c04d 	strb.w	ip, [r0, #77]	; 0x4d
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxCpltCallback(hi2s);
 8002a2e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002a30:	4718      	bx	r3
 8002a32:	bf00      	nop

08002a34 <I2S_DMATxHalfCplt>:
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a34:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->TxHalfCpltCallback(hi2s);
 8002a36:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002a38:	4718      	bx	r3
 8002a3a:	bf00      	nop

08002a3c <I2S_DMARxCplt>:
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a3c:	69c3      	ldr	r3, [r0, #28]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a3e:	6b80      	ldr	r0, [r0, #56]	; 0x38
  if (hdma->Init.Mode == DMA_NORMAL)
 8002a40:	b94b      	cbnz	r3, 8002a56 <I2S_DMARxCplt+0x1a>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8002a42:	6801      	ldr	r1, [r0, #0]
    hi2s->RxXferCount = (uint16_t)0UL;
    hi2s->State = HAL_I2S_STATE_READY;
 8002a44:	f04f 0c01 	mov.w	ip, #1
    CLEAR_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8002a48:	688a      	ldr	r2, [r1, #8]
 8002a4a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002a4e:	608a      	str	r2, [r1, #8]
    hi2s->RxXferCount = (uint16_t)0UL;
 8002a50:	8743      	strh	r3, [r0, #58]	; 0x3a
    hi2s->State = HAL_I2S_STATE_READY;
 8002a52:	f880 c04d 	strb.w	ip, [r0, #77]	; 0x4d
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxCpltCallback(hi2s);
 8002a56:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002a58:	4718      	bx	r3
 8002a5a:	bf00      	nop

08002a5c <I2S_DMARxHalfCplt>:
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a5c:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->RxHalfCpltCallback(hi2s);
 8002a5e:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002a60:	4718      	bx	r3
 8002a62:	bf00      	nop

08002a64 <I2S_DMAError>:
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Derogation MISRAC2012-Rule-11.5 */
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a64:	6b80      	ldr	r0, [r0, #56]	; 0x38

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
  hi2s->TxXferCount = (uint16_t) 0UL;
 8002a66:	2200      	movs	r2, #0
  hi2s->RxXferCount = (uint16_t) 0UL;

  hi2s->State = HAL_I2S_STATE_READY;
 8002a68:	f04f 0c01 	mov.w	ip, #1
  CLEAR_BIT(hi2s->Instance->CFG1, (SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN));
 8002a6c:	6801      	ldr	r1, [r0, #0]
 8002a6e:	688b      	ldr	r3, [r1, #8]
 8002a70:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002a74:	608b      	str	r3, [r1, #8]
  hi2s->TxXferCount = (uint16_t) 0UL;
 8002a76:	8642      	strh	r2, [r0, #50]	; 0x32
  hi2s->RxXferCount = (uint16_t) 0UL;
 8002a78:	8742      	strh	r2, [r0, #58]	; 0x3a
  hi2s->State = HAL_I2S_STATE_READY;
 8002a7a:	f880 c04d 	strb.w	ip, [r0, #77]	; 0x4d

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a7e:	6d03      	ldr	r3, [r0, #80]	; 0x50
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1UL)
  hi2s->ErrorCallback(hi2s);
 8002a80:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002a82:	f043 0308 	orr.w	r3, r3, #8
 8002a86:	6503      	str	r3, [r0, #80]	; 0x50
  hi2s->ErrorCallback(hi2s);
 8002a88:	4710      	bx	r2
 8002a8a:	bf00      	nop

08002a8c <HAL_I2S_ErrorCallback>:
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop

08002a90 <HAL_I2SEx_TxRxHalfCpltCallback>:
 8002a90:	4770      	bx	lr
 8002a92:	bf00      	nop

08002a94 <HAL_I2SEx_TxRxCpltCallback>:
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop

08002a98 <HAL_I2S_Init>:
  if (hi2s == NULL)
 8002a98:	2800      	cmp	r0, #0
 8002a9a:	f000 80b6 	beq.w	8002c0a <HAL_I2S_Init+0x172>
{
 8002a9e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002aa0:	f890 304d 	ldrb.w	r3, [r0, #77]	; 0x4d
 8002aa4:	4604      	mov	r4, r0
 8002aa6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002aaa:	b9ab      	cbnz	r3, 8002ad8 <HAL_I2S_Init+0x40>
    hi2s->TxCpltCallback       = HAL_I2S_TxCpltCallback;          /* Legacy weak TxCpltCallback       */
 8002aac:	4b63      	ldr	r3, [pc, #396]	; (8002c3c <HAL_I2S_Init+0x1a4>)
    hi2s->Lock = HAL_UNLOCKED;
 8002aae:	f880 204c 	strb.w	r2, [r0, #76]	; 0x4c
    hi2s->TxCpltCallback       = HAL_I2S_TxCpltCallback;          /* Legacy weak TxCpltCallback       */
 8002ab2:	6543      	str	r3, [r0, #84]	; 0x54
    hi2s->TxRxCpltCallback     = HAL_I2SEx_TxRxCpltCallback;      /* Legacy weak TxRxCpltCallback     */
 8002ab4:	4962      	ldr	r1, [pc, #392]	; (8002c40 <HAL_I2S_Init+0x1a8>)
    hi2s->RxHalfCpltCallback   = HAL_I2S_RxHalfCpltCallback;      /* Legacy weak RxHalfCpltCallback   */
 8002ab6:	4b63      	ldr	r3, [pc, #396]	; (8002c44 <HAL_I2S_Init+0x1ac>)
    hi2s->RxCpltCallback       = HAL_I2S_RxCpltCallback;          /* Legacy weak RxCpltCallback       */
 8002ab8:	4d63      	ldr	r5, [pc, #396]	; (8002c48 <HAL_I2S_Init+0x1b0>)
    hi2s->TxHalfCpltCallback   = HAL_I2S_TxHalfCpltCallback;      /* Legacy weak TxHalfCpltCallback   */
 8002aba:	4864      	ldr	r0, [pc, #400]	; (8002c4c <HAL_I2S_Init+0x1b4>)
    hi2s->ErrorCallback        = HAL_I2S_ErrorCallback;           /* Legacy weak ErrorCallback        */
 8002abc:	4a64      	ldr	r2, [pc, #400]	; (8002c50 <HAL_I2S_Init+0x1b8>)
    hi2s->TxRxCpltCallback     = HAL_I2SEx_TxRxCpltCallback;      /* Legacy weak TxRxCpltCallback     */
 8002abe:	e9c4 5116 	strd	r5, r1, [r4, #88]	; 0x58
    hi2s->RxHalfCpltCallback   = HAL_I2S_RxHalfCpltCallback;      /* Legacy weak RxHalfCpltCallback   */
 8002ac2:	e9c4 0318 	strd	r0, r3, [r4, #96]	; 0x60
    hi2s->TxRxHalfCpltCallback = HAL_I2SEx_TxRxHalfCpltCallback;  /* Legacy weak TxRxHalfCpltCallback */
 8002ac6:	4963      	ldr	r1, [pc, #396]	; (8002c54 <HAL_I2S_Init+0x1bc>)
    if (hi2s->MspInitCallback == NULL)
 8002ac8:	6f23      	ldr	r3, [r4, #112]	; 0x70
    hi2s->ErrorCallback        = HAL_I2S_ErrorCallback;           /* Legacy weak ErrorCallback        */
 8002aca:	e9c4 121a 	strd	r1, r2, [r4, #104]	; 0x68
    if (hi2s->MspInitCallback == NULL)
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	f000 80a1 	beq.w	8002c16 <HAL_I2S_Init+0x17e>
    hi2s->MspInitCallback(hi2s);
 8002ad4:	4620      	mov	r0, r4
 8002ad6:	4798      	blx	r3
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002ad8:	2302      	movs	r3, #2
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8002ada:	6822      	ldr	r2, [r4, #0]
  hi2s->State = HAL_I2S_STATE_BUSY;
 8002adc:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
  if ((hi2s->Instance->CR1 & SPI_CR1_SPE) == SPI_CR1_SPE)
 8002ae0:	6813      	ldr	r3, [r2, #0]
 8002ae2:	07db      	lsls	r3, r3, #31
 8002ae4:	d448      	bmi.n	8002b78 <HAL_I2S_Init+0xe0>
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002ae6:	6865      	ldr	r5, [r4, #4]
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8002ae8:	2300      	movs	r3, #0
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002aea:	f025 0002 	bic.w	r0, r5, #2
  CLEAR_REG(hi2s->Instance->I2SCFGR);
 8002aee:	6513      	str	r3, [r2, #80]	; 0x50
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002af0:	2d0a      	cmp	r5, #10
 8002af2:	bf18      	it	ne
 8002af4:	2804      	cmpne	r0, #4
 8002af6:	bf0c      	ite	eq
 8002af8:	2001      	moveq	r0, #1
 8002afa:	2000      	movne	r0, #0
 8002afc:	d141      	bne.n	8002b82 <HAL_I2S_Init+0xea>
    if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002afe:	6963      	ldr	r3, [r4, #20]
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d06b      	beq.n	8002bdc <HAL_I2S_Init+0x144>
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8002b04:	2100      	movs	r1, #0
 8002b06:	f44f 5080 	mov.w	r0, #4096	; 0x1000
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002b0a:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
        packetlength = 1UL;
 8002b0e:	2a00      	cmp	r2, #0
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002b10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
        packetlength = 1UL;
 8002b14:	bf14      	ite	ne
 8002b16:	2602      	movne	r6, #2
 8002b18:	2601      	moveq	r6, #1
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002b1a:	f1a3 0530 	sub.w	r5, r3, #48	; 0x30
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SPI123);
 8002b1e:	f002 f885 	bl	8004c2c <HAL_RCCEx_GetPeriphCLKFreq>
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b22:	6921      	ldr	r1, [r4, #16]
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002b24:	fab5 f585 	clz	r5, r5
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b28:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
      if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) ||
 8002b2c:	ea4f 1555 	mov.w	r5, r5, lsr #5
      if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002b30:	d06d      	beq.n	8002c0e <HAL_I2S_Init+0x176>
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002b32:	2320      	movs	r3, #32
 8002b34:	40eb      	lsrs	r3, r5
 8002b36:	fb06 f303 	mul.w	r3, r6, r3
 8002b3a:	6962      	ldr	r2, [r4, #20]
 8002b3c:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b44:	0043      	lsls	r3, r0, #1
 8002b46:	fbb3 f3f2 	udiv	r3, r3, r2
      tmp = tmp / 10UL;
 8002b4a:	4a43      	ldr	r2, [pc, #268]	; (8002c58 <HAL_I2S_Init+0x1c0>)
        tmp = (uint32_t)((((i2sclk / ((32UL >> ispcm) * packetlength)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002b4c:	3305      	adds	r3, #5
      tmp = tmp / 10UL;
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
      i2sdiv = (uint32_t)((tmp - i2sodd) / 2UL);
 8002b52:	091e      	lsrs	r6, r3, #4
 8002b54:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    if (((i2sodd == 1UL) && (i2sdiv == 1UL)) || (i2sdiv > 0xFFUL))
 8002b58:	f1a6 0201 	sub.w	r2, r6, #1
 8002b5c:	fab2 f282 	clz	r2, r2
 8002b60:	0952      	lsrs	r2, r2, #5
 8002b62:	ea12 02d3 	ands.w	r2, r2, r3, lsr #3
 8002b66:	d101      	bne.n	8002b6c <HAL_I2S_Init+0xd4>
 8002b68:	2eff      	cmp	r6, #255	; 0xff
 8002b6a:	d940      	bls.n	8002bee <HAL_I2S_Init+0x156>
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002b6c:	6d23      	ldr	r3, [r4, #80]	; 0x50
      return  HAL_ERROR;
 8002b6e:	2001      	movs	r0, #1
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002b70:	f043 0310 	orr.w	r3, r3, #16
 8002b74:	6523      	str	r3, [r4, #80]	; 0x50
}
 8002b76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_I2S_DISABLE(hi2s);
 8002b78:	6813      	ldr	r3, [r2, #0]
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6013      	str	r3, [r2, #0]
 8002b80:	e7b1      	b.n	8002ae6 <HAL_I2S_Init+0x4e>
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002b82:	6921      	ldr	r1, [r4, #16]
 8002b84:	6d17      	ldr	r7, [r2, #80]	; 0x50
 8002b86:	e9d4 3602 	ldrd	r3, r6, [r4, #8]
 8002b8a:	4333      	orrs	r3, r6
 8002b8c:	4e33      	ldr	r6, [pc, #204]	; (8002c5c <HAL_I2S_Init+0x1c4>)
 8002b8e:	403e      	ands	r6, r7
 8002b90:	4333      	orrs	r3, r6
 8002b92:	69a6      	ldr	r6, [r4, #24]
 8002b94:	4333      	orrs	r3, r6
 8002b96:	6a26      	ldr	r6, [r4, #32]
 8002b98:	4333      	orrs	r3, r6
 8002b9a:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8002b9c:	4333      	orrs	r3, r6
 8002b9e:	432b      	orrs	r3, r5
 8002ba0:	430b      	orrs	r3, r1
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8002ba2:	f640 71f8 	movw	r1, #4088	; 0xff8
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002ba6:	f043 0301 	orr.w	r3, r3, #1
 8002baa:	6513      	str	r3, [r2, #80]	; 0x50
  WRITE_REG(hi2s->Instance->IFCR, 0x0FF8);
 8002bac:	6191      	str	r1, [r2, #24]
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8002bae:	6813      	ldr	r3, [r2, #0]
  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8002bb0:	69e1      	ldr	r1, [r4, #28]
  CLEAR_BIT(hi2s->Instance->CR1, SPI_CR1_IOLOCK);
 8002bb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_LSBFRST, hi2s->Init.FirstBit);
 8002bb8:	68d3      	ldr	r3, [r2, #12]
 8002bba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002bbe:	430b      	orrs	r3, r1
 8002bc0:	60d3      	str	r3, [r2, #12]
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002bc2:	b128      	cbz	r0, 8002bd0 <HAL_I2S_Init+0x138>
    MODIFY_REG(hi2s->Instance->CFG2, SPI_CFG2_AFCNTR, (hi2s->Init.MasterKeepIOState));
 8002bc4:	68d3      	ldr	r3, [r2, #12]
 8002bc6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002bc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002bcc:	430b      	orrs	r3, r1
 8002bce:	60d3      	str	r3, [r2, #12]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002bd0:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 8002bd2:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002bd4:	6520      	str	r0, [r4, #80]	; 0x50
  hi2s->State     = HAL_I2S_STATE_READY;
 8002bd6:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
}
 8002bda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002bdc:	6921      	ldr	r1, [r4, #16]
 8002bde:	f44f 3600 	mov.w	r6, #131072	; 0x20000
    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8002be2:	6d17      	ldr	r7, [r2, #80]	; 0x50
 8002be4:	4b1e      	ldr	r3, [pc, #120]	; (8002c60 <HAL_I2S_Init+0x1c8>)
 8002be6:	403b      	ands	r3, r7
 8002be8:	4333      	orrs	r3, r6
 8002bea:	6513      	str	r3, [r2, #80]	; 0x50
 8002bec:	e7ca      	b.n	8002b84 <HAL_I2S_Init+0xec>
    if (i2sdiv == 0UL)
 8002bee:	b9b6      	cbnz	r6, 8002c1e <HAL_I2S_Init+0x186>
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002bf0:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8002bf4:	e9d4 2500 	ldrd	r2, r5, [r4]
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002bf8:	f025 0002 	bic.w	r0, r5, #2
 8002bfc:	2d0a      	cmp	r5, #10
 8002bfe:	bf18      	it	ne
 8002c00:	2804      	cmpne	r0, #4
 8002c02:	bf0c      	ite	eq
 8002c04:	2001      	moveq	r0, #1
 8002c06:	2000      	movne	r0, #0
 8002c08:	e7eb      	b.n	8002be2 <HAL_I2S_Init+0x14a>
    return HAL_ERROR;
 8002c0a:	2001      	movs	r0, #1
}
 8002c0c:	4770      	bx	lr
        tmp = (uint32_t)((((i2sclk / (256UL >> ispcm)) * 10UL) / hi2s->Init.AudioFreq) + 5UL);
 8002c0e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c12:	40eb      	lsrs	r3, r5
 8002c14:	e791      	b.n	8002b3a <HAL_I2S_Init+0xa2>
      hi2s->MspInitCallback = HAL_I2S_MspInit; /* Legacy weak MspInit  */
 8002c16:	4a13      	ldr	r2, [pc, #76]	; (8002c64 <HAL_I2S_Init+0x1cc>)
 8002c18:	4613      	mov	r3, r2
 8002c1a:	6722      	str	r2, [r4, #112]	; 0x70
 8002c1c:	e75a      	b.n	8002ad4 <HAL_I2S_Init+0x3c>
    MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SDIV                 | SPI_I2SCFGR_ODD),
 8002c1e:	062d      	lsls	r5, r5, #24
 8002c20:	6822      	ldr	r2, [r4, #0]
 8002c22:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_I2SMOD   | SPI_I2SCFGR_I2SCFG     | \
 8002c26:	6865      	ldr	r5, [r4, #4]
  if (IS_I2S_MASTER(hi2s->Init.Mode))
 8002c28:	f025 0002 	bic.w	r0, r5, #2
 8002c2c:	2d0a      	cmp	r5, #10
 8002c2e:	bf18      	it	ne
 8002c30:	2804      	cmpne	r0, #4
 8002c32:	bf0c      	ite	eq
 8002c34:	2001      	moveq	r0, #1
 8002c36:	2000      	movne	r0, #0
 8002c38:	e7d3      	b.n	8002be2 <HAL_I2S_Init+0x14a>
 8002c3a:	bf00      	nop
 8002c3c:	08000b31 	.word	0x08000b31
 8002c40:	08002a95 	.word	0x08002a95
 8002c44:	08000a4d 	.word	0x08000a4d
 8002c48:	08000aa1 	.word	0x08000aa1
 8002c4c:	08000af5 	.word	0x08000af5
 8002c50:	08002a8d 	.word	0x08002a8d
 8002c54:	08002a91 	.word	0x08002a91
 8002c58:	cccccccd 	.word	0xcccccccd
 8002c5c:	fdff9040 	.word	0xfdff9040
 8002c60:	fe00ffff 	.word	0xfe00ffff
 8002c64:	08001155 	.word	0x08001155

08002c68 <HAL_I2S_Transmit_DMA>:
  if ((pData == NULL) || (Size == 0UL))
 8002c68:	2900      	cmp	r1, #0
 8002c6a:	d04e      	beq.n	8002d0a <HAL_I2S_Transmit_DMA+0xa2>
{
 8002c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((pData == NULL) || (Size == 0UL))
 8002c6e:	fab2 f582 	clz	r5, r2
 8002c72:	096d      	lsrs	r5, r5, #5
 8002c74:	2a00      	cmp	r2, #0
 8002c76:	d03c      	beq.n	8002cf2 <HAL_I2S_Transmit_DMA+0x8a>
 8002c78:	4604      	mov	r4, r0
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002c7a:	f890 004d 	ldrb.w	r0, [r0, #77]	; 0x4d
 8002c7e:	2801      	cmp	r0, #1
 8002c80:	b2c6      	uxtb	r6, r0
 8002c82:	d134      	bne.n	8002cee <HAL_I2S_Transmit_DMA+0x86>
  __HAL_LOCK(hi2s);
 8002c84:	f894 004c 	ldrb.w	r0, [r4, #76]	; 0x4c
 8002c88:	2801      	cmp	r0, #1
 8002c8a:	d030      	beq.n	8002cee <HAL_I2S_Transmit_DMA+0x86>
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002c8c:	6c60      	ldr	r0, [r4, #68]	; 0x44
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 8002c8e:	2303      	movs	r3, #3
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002c90:	4f1f      	ldr	r7, [pc, #124]	; (8002d10 <HAL_I2S_Transmit_DMA+0xa8>)
  __HAL_LOCK(hi2s);
 8002c92:	f884 604c 	strb.w	r6, [r4, #76]	; 0x4c
  hi2s->pTxBuffPtr  = (const uint16_t *)pData;
 8002c96:	62e1      	str	r1, [r4, #44]	; 0x2c
  hi2s->State       = HAL_I2S_STATE_BUSY_TX;
 8002c98:	f884 304d 	strb.w	r3, [r4, #77]	; 0x4d
  hi2s->pRxBuffPtr  = NULL;
 8002c9c:	6365      	str	r5, [r4, #52]	; 0x34
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8002c9e:	6525      	str	r5, [r4, #80]	; 0x50
  hi2s->TxXferSize  = Size;
 8002ca0:	8622      	strh	r2, [r4, #48]	; 0x30
  hi2s->TxXferCount = Size;
 8002ca2:	8662      	strh	r2, [r4, #50]	; 0x32
  hi2s->RxXferSize  = (uint16_t)0UL;
 8002ca4:	8725      	strh	r5, [r4, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8002ca6:	6822      	ldr	r2, [r4, #0]
  hi2s->RxXferCount = (uint16_t)0UL;
 8002ca8:	8765      	strh	r5, [r4, #58]	; 0x3a
                                 hi2s->TxXferCount))
 8002caa:	8e63      	ldrh	r3, [r4, #50]	; 0x32
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8002cac:	3220      	adds	r2, #32
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8002cae:	6407      	str	r7, [r0, #64]	; 0x40
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002cb0:	4f18      	ldr	r7, [pc, #96]	; (8002d14 <HAL_I2S_Transmit_DMA+0xac>)
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8002cb2:	b29b      	uxth	r3, r3
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8002cb4:	63c7      	str	r7, [r0, #60]	; 0x3c
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8002cb6:	4f18      	ldr	r7, [pc, #96]	; (8002d18 <HAL_I2S_Transmit_DMA+0xb0>)
 8002cb8:	64c7      	str	r7, [r0, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx, (uint32_t)hi2s->pTxBuffPtr, (uint32_t)&hi2s->Instance->TXDR,
 8002cba:	f7ff f88f 	bl	8001ddc <HAL_DMA_Start_IT>
 8002cbe:	b9d0      	cbnz	r0, 8002cf6 <HAL_I2S_Transmit_DMA+0x8e>
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN))
 8002cc0:	6823      	ldr	r3, [r4, #0]
 8002cc2:	689a      	ldr	r2, [r3, #8]
 8002cc4:	0411      	lsls	r1, r2, #16
 8002cc6:	d403      	bmi.n	8002cd0 <HAL_I2S_Transmit_DMA+0x68>
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8002cc8:	689a      	ldr	r2, [r3, #8]
 8002cca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002cce:	609a      	str	r2, [r3, #8]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8002cd0:	681a      	ldr	r2, [r3, #0]
 8002cd2:	07d2      	lsls	r2, r2, #31
 8002cd4:	d403      	bmi.n	8002cde <HAL_I2S_Transmit_DMA+0x76>
    __HAL_I2S_ENABLE(hi2s);
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	f042 0201 	orr.w	r2, r2, #1
 8002cdc:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002cde:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hi2s);
 8002ce0:	2100      	movs	r1, #0
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002ce2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ce6:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2s);
 8002ce8:	f884 104c 	strb.w	r1, [r4, #76]	; 0x4c
}
 8002cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002cee:	2002      	movs	r0, #2
}
 8002cf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8002cf2:	2001      	movs	r0, #1
}
 8002cf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002cf6:	6d23      	ldr	r3, [r4, #80]	; 0x50
    return errorcode;
 8002cf8:	4630      	mov	r0, r6
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002cfa:	f043 0308 	orr.w	r3, r3, #8
 8002cfe:	6523      	str	r3, [r4, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8002d00:	f884 604d 	strb.w	r6, [r4, #77]	; 0x4d
    __HAL_UNLOCK(hi2s);
 8002d04:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8002d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return  HAL_ERROR;
 8002d0a:	2001      	movs	r0, #1
}
 8002d0c:	4770      	bx	lr
 8002d0e:	bf00      	nop
 8002d10:	08002a35 	.word	0x08002a35
 8002d14:	08002a15 	.word	0x08002a15
 8002d18:	08002a65 	.word	0x08002a65

08002d1c <HAL_I2S_Receive_DMA>:
  if ((pData == NULL) || (Size == 0UL))
 8002d1c:	2900      	cmp	r1, #0
 8002d1e:	d050      	beq.n	8002dc2 <HAL_I2S_Receive_DMA+0xa6>
{
 8002d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((pData == NULL) || (Size == 0UL))
 8002d22:	fab2 f582 	clz	r5, r2
 8002d26:	4613      	mov	r3, r2
 8002d28:	096d      	lsrs	r5, r5, #5
 8002d2a:	2a00      	cmp	r2, #0
 8002d2c:	d03d      	beq.n	8002daa <HAL_I2S_Receive_DMA+0x8e>
  if (hi2s->State != HAL_I2S_STATE_READY)
 8002d2e:	f890 204d 	ldrb.w	r2, [r0, #77]	; 0x4d
 8002d32:	4604      	mov	r4, r0
 8002d34:	2a01      	cmp	r2, #1
 8002d36:	b2d6      	uxtb	r6, r2
 8002d38:	d135      	bne.n	8002da6 <HAL_I2S_Receive_DMA+0x8a>
  __HAL_LOCK(hi2s);
 8002d3a:	f890 204c 	ldrb.w	r2, [r0, #76]	; 0x4c
 8002d3e:	2a01      	cmp	r2, #1
 8002d40:	d031      	beq.n	8002da6 <HAL_I2S_Receive_DMA+0x8a>
  hi2s->pRxBuffPtr  = pData;
 8002d42:	6341      	str	r1, [r0, #52]	; 0x34
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002d44:	460a      	mov	r2, r1
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8002d46:	2104      	movs	r1, #4
  __HAL_LOCK(hi2s);
 8002d48:	f880 604c 	strb.w	r6, [r0, #76]	; 0x4c
  hi2s->pTxBuffPtr  = NULL;
 8002d4c:	62c5      	str	r5, [r0, #44]	; 0x2c
  hi2s->State       = HAL_I2S_STATE_BUSY_RX;
 8002d4e:	f880 104d 	strb.w	r1, [r0, #77]	; 0x4d
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002d52:	4f1d      	ldr	r7, [pc, #116]	; (8002dc8 <HAL_I2S_Receive_DMA+0xac>)
  hi2s->ErrorCode   = HAL_I2S_ERROR_NONE;
 8002d54:	6505      	str	r5, [r0, #80]	; 0x50
  hi2s->RxXferSize  = Size;
 8002d56:	8703      	strh	r3, [r0, #56]	; 0x38
  hi2s->RxXferCount = Size;
 8002d58:	8743      	strh	r3, [r0, #58]	; 0x3a
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002d5a:	6c80      	ldr	r0, [r0, #72]	; 0x48
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002d5c:	6821      	ldr	r1, [r4, #0]
  hi2s->TxXferSize  = (uint16_t)0UL;
 8002d5e:	8625      	strh	r5, [r4, #48]	; 0x30
  hi2s->TxXferCount = (uint16_t)0UL;
 8002d60:	8665      	strh	r5, [r4, #50]	; 0x32
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002d62:	3130      	adds	r1, #48	; 0x30
                                 hi2s->RxXferCount))
 8002d64:	8f63      	ldrh	r3, [r4, #58]	; 0x3a
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002d66:	6407      	str	r7, [r0, #64]	; 0x40
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002d68:	4f18      	ldr	r7, [pc, #96]	; (8002dcc <HAL_I2S_Receive_DMA+0xb0>)
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002d6a:	b29b      	uxth	r3, r3
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002d6c:	63c7      	str	r7, [r0, #60]	; 0x3c
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002d6e:	4f18      	ldr	r7, [pc, #96]	; (8002dd0 <HAL_I2S_Receive_DMA+0xb4>)
 8002d70:	64c7      	str	r7, [r0, #76]	; 0x4c
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->RXDR, (uint32_t)hi2s->pRxBuffPtr,
 8002d72:	f7ff f833 	bl	8001ddc <HAL_DMA_Start_IT>
 8002d76:	b9d0      	cbnz	r0, 8002dae <HAL_I2S_Receive_DMA+0x92>
  if (HAL_IS_BIT_CLR(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN))
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	0451      	lsls	r1, r2, #17
 8002d7e:	d403      	bmi.n	8002d88 <HAL_I2S_Receive_DMA+0x6c>
    SET_BIT(hi2s->Instance->CFG1, SPI_CFG1_RXDMAEN);
 8002d80:	689a      	ldr	r2, [r3, #8]
 8002d82:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d86:	609a      	str	r2, [r3, #8]
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR1, SPI_CR1_SPE))
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	07d2      	lsls	r2, r2, #31
 8002d8c:	d403      	bmi.n	8002d96 <HAL_I2S_Receive_DMA+0x7a>
    __HAL_I2S_ENABLE(hi2s);
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	f042 0201 	orr.w	r2, r2, #1
 8002d94:	601a      	str	r2, [r3, #0]
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002d96:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hi2s);
 8002d98:	2100      	movs	r1, #0
  SET_BIT(hi2s->Instance->CR1, SPI_CR1_CSTART);
 8002d9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d9e:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hi2s);
 8002da0:	f884 104c 	strb.w	r1, [r4, #76]	; 0x4c
}
 8002da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002da6:	2002      	movs	r0, #2
}
 8002da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002daa:	2001      	movs	r0, #1
}
 8002dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002dae:	6d23      	ldr	r3, [r4, #80]	; 0x50
    return errorcode;
 8002db0:	4630      	mov	r0, r6
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002db2:	f043 0308 	orr.w	r3, r3, #8
 8002db6:	6523      	str	r3, [r4, #80]	; 0x50
    hi2s->State = HAL_I2S_STATE_READY;
 8002db8:	f884 604d 	strb.w	r6, [r4, #77]	; 0x4d
    __HAL_UNLOCK(hi2s);
 8002dbc:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
 8002dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002dc2:	2001      	movs	r0, #1
}
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	08002a5d 	.word	0x08002a5d
 8002dcc:	08002a3d 	.word	0x08002a3d
 8002dd0:	08002a65 	.word	0x08002a65

08002dd4 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002dd4:	b570      	push	{r4, r5, r6, lr}

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002dd6:	4c1c      	ldr	r4, [pc, #112]	; (8002e48 <HAL_PWREx_ConfigSupply+0x74>)
{
 8002dd8:	4605      	mov	r5, r0
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002dda:	68e3      	ldr	r3, [r4, #12]
 8002ddc:	f003 0307 	and.w	r3, r3, #7
 8002de0:	2b06      	cmp	r3, #6
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002de2:	68e3      	ldr	r3, [r4, #12]
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002de4:	d005      	beq.n	8002df2 <HAL_PWREx_ConfigSupply+0x1e>
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002de6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002dea:	1a18      	subs	r0, r3, r0
 8002dec:	bf18      	it	ne
 8002dee:	2001      	movne	r0, #1
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
}
 8002df0:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002df2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002df6:	4303      	orrs	r3, r0
 8002df8:	60e3      	str	r3, [r4, #12]
  tickstart = HAL_GetTick ();
 8002dfa:	f7fe fbdd 	bl	80015b8 <HAL_GetTick>
 8002dfe:	4606      	mov	r6, r0
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e00:	e005      	b.n	8002e0e <HAL_PWREx_ConfigSupply+0x3a>
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e02:	f7fe fbd9 	bl	80015b8 <HAL_GetTick>
 8002e06:	1b83      	subs	r3, r0, r6
 8002e08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e0c:	d81a      	bhi.n	8002e44 <HAL_PWREx_ConfigSupply+0x70>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002e0e:	6863      	ldr	r3, [r4, #4]
 8002e10:	049a      	lsls	r2, r3, #18
 8002e12:	d5f6      	bpl.n	8002e02 <HAL_PWREx_ConfigSupply+0x2e>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002e14:	f1a5 031d 	sub.w	r3, r5, #29
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d904      	bls.n	8002e26 <HAL_PWREx_ConfigSupply+0x52>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
 8002e1c:	3d2d      	subs	r5, #45	; 0x2d
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8002e1e:	2d01      	cmp	r5, #1
 8002e20:	d901      	bls.n	8002e26 <HAL_PWREx_ConfigSupply+0x52>
  return HAL_OK;
 8002e22:	2000      	movs	r0, #0
}
 8002e24:	bd70      	pop	{r4, r5, r6, pc}
    tickstart = HAL_GetTick ();
 8002e26:	f7fe fbc7 	bl	80015b8 <HAL_GetTick>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e2a:	4d07      	ldr	r5, [pc, #28]	; (8002e48 <HAL_PWREx_ConfigSupply+0x74>)
    tickstart = HAL_GetTick ();
 8002e2c:	4604      	mov	r4, r0
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e2e:	e005      	b.n	8002e3c <HAL_PWREx_ConfigSupply+0x68>
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002e30:	f7fe fbc2 	bl	80015b8 <HAL_GetTick>
 8002e34:	1b00      	subs	r0, r0, r4
 8002e36:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002e3a:	d803      	bhi.n	8002e44 <HAL_PWREx_ConfigSupply+0x70>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002e3c:	68eb      	ldr	r3, [r5, #12]
 8002e3e:	03db      	lsls	r3, r3, #15
 8002e40:	d5f6      	bpl.n	8002e30 <HAL_PWREx_ConfigSupply+0x5c>
 8002e42:	e7ee      	b.n	8002e22 <HAL_PWREx_ConfigSupply+0x4e>
      return HAL_ERROR;
 8002e44:	2001      	movs	r0, #1
}
 8002e46:	bd70      	pop	{r4, r5, r6, pc}
 8002e48:	58024800 	.word	0x58024800

08002e4c <HAL_RCC_GetSysClockFreq.part.0>:
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e4c:	4b3c      	ldr	r3, [pc, #240]	; (8002f40 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
uint32_t HAL_RCC_GetSysClockFreq(void)
 8002e4e:	b430      	push	{r4, r5}
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e52:	6a9c      	ldr	r4, [r3, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e54:	6add      	ldr	r5, [r3, #44]	; 0x2c
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));

      if (pllm != 0U)
 8002e56:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e5a:	6b59      	ldr	r1, [r3, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002e5c:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 8002e60:	d038      	beq.n	8002ed4 <HAL_RCC_GetSysClockFreq.part.0+0x88>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e62:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002e66:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002e6a:	f002 0203 	and.w	r2, r2, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002e6e:	fb05 f101 	mul.w	r1, r5, r1
 8002e72:	2a01      	cmp	r2, #1
 8002e74:	ee07 1a90 	vmov	s15, r1
 8002e78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
      {
        switch (pllsource)
 8002e7c:	d002      	beq.n	8002e84 <HAL_RCC_GetSysClockFreq.part.0+0x38>
 8002e7e:	2a02      	cmp	r2, #2
 8002e80:	d050      	beq.n	8002f24 <HAL_RCC_GetSysClockFreq.part.0+0xd8>
 8002e82:	b34a      	cbz	r2, 8002ed8 <HAL_RCC_GetSysClockFreq.part.0+0x8c>
          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            break;

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e84:	ee07 0a90 	vmov	s15, r0
 8002e88:	ed9f 5a2e 	vldr	s10, [pc, #184]	; 8002f44 <HAL_RCC_GetSysClockFreq.part.0+0xf8>
 8002e8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8002e96:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8002f48 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 8002e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8002ea6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002eaa:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8002eae:	eee7 7a06 	vfma.f32	s15, s14, s12
 8002eb2:	ee66 6aa7 	vmul.f32	s13, s13, s15
            break;
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002eb6:	4b22      	ldr	r3, [pc, #136]	; (8002f40 <HAL_RCC_GetSysClockFreq.part.0+0xf4>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8002ebe:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002ec0:	ee07 3a90 	vmov	s15, r3
 8002ec4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002ec8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002ecc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ed0:	ee17 0a90 	vmov	r0, s15
      sysclockfreq = CSI_VALUE;
      break;
  }

  return sysclockfreq;
}
 8002ed4:	bc30      	pop	{r4, r5}
 8002ed6:	4770      	bx	lr
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ed8:	681a      	ldr	r2, [r3, #0]
 8002eda:	0692      	lsls	r2, r2, #26
 8002edc:	d529      	bpl.n	8002f32 <HAL_RCC_GetSysClockFreq.part.0+0xe6>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ede:	6819      	ldr	r1, [r3, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ee0:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002ee4:	4a19      	ldr	r2, [pc, #100]	; (8002f4c <HAL_RCC_GetSysClockFreq.part.0+0x100>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ee6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002eec:	f3c1 01c1 	ubfx	r1, r1, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ef0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002ef4:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8002f48 <HAL_RCC_GetSysClockFreq.part.0+0xfc>
 8002ef8:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002efc:	40ca      	lsrs	r2, r1
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002efe:	ee06 3a10 	vmov	s12, r3
 8002f02:	ee05 2a90 	vmov	s11, r2
 8002f06:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8002f0a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8002f0e:	ee36 6a26 	vadd.f32	s12, s12, s13
 8002f12:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8002f16:	eef0 7a46 	vmov.f32	s15, s12
 8002f1a:	eee7 7a05 	vfma.f32	s15, s14, s10
 8002f1e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f22:	e7c8      	b.n	8002eb6 <HAL_RCC_GetSysClockFreq.part.0+0x6a>
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f24:	ee07 0a90 	vmov	s15, r0
 8002f28:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8002f50 <HAL_RCC_GetSysClockFreq.part.0+0x104>
 8002f2c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f30:	e7ae      	b.n	8002e90 <HAL_RCC_GetSysClockFreq.part.0+0x44>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f32:	ee07 0a90 	vmov	s15, r0
 8002f36:	ed9f 5a07 	vldr	s10, [pc, #28]	; 8002f54 <HAL_RCC_GetSysClockFreq.part.0+0x108>
 8002f3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f3e:	e7a7      	b.n	8002e90 <HAL_RCC_GetSysClockFreq.part.0+0x44>
 8002f40:	58024400 	.word	0x58024400
 8002f44:	4a742400 	.word	0x4a742400
 8002f48:	39000000 	.word	0x39000000
 8002f4c:	03d09000 	.word	0x03d09000
 8002f50:	4bbebc20 	.word	0x4bbebc20
 8002f54:	4c742400 	.word	0x4c742400

08002f58 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8002f58:	2800      	cmp	r0, #0
 8002f5a:	f000 81e8 	beq.w	800332e <HAL_RCC_OscConfig+0x3d6>
{
 8002f5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f60:	6803      	ldr	r3, [r0, #0]
 8002f62:	4604      	mov	r4, r0
 8002f64:	07d9      	lsls	r1, r3, #31
 8002f66:	d52e      	bpl.n	8002fc6 <HAL_RCC_OscConfig+0x6e>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f68:	49a4      	ldr	r1, [pc, #656]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 8002f6a:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002f6c:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f6e:	f002 0238 	and.w	r2, r2, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002f72:	2a10      	cmp	r2, #16
 8002f74:	f000 8107 	beq.w	8003186 <HAL_RCC_OscConfig+0x22e>
 8002f78:	2a18      	cmp	r2, #24
 8002f7a:	f000 80ff 	beq.w	800317c <HAL_RCC_OscConfig+0x224>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f7e:	6863      	ldr	r3, [r4, #4]
 8002f80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f84:	f000 812a 	beq.w	80031dc <HAL_RCC_OscConfig+0x284>
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f000 8168 	beq.w	800325e <HAL_RCC_OscConfig+0x306>
 8002f8e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f92:	4b9a      	ldr	r3, [pc, #616]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	f000 8289 	beq.w	80034ac <HAL_RCC_OscConfig+0x554>
 8002f9a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f9e:	601a      	str	r2, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002fa6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002fa8:	f7fe fb06 	bl	80015b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fac:	4e93      	ldr	r6, [pc, #588]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
        tickstart = HAL_GetTick();
 8002fae:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fb0:	e005      	b.n	8002fbe <HAL_RCC_OscConfig+0x66>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fb2:	f7fe fb01 	bl	80015b8 <HAL_GetTick>
 8002fb6:	1b40      	subs	r0, r0, r5
 8002fb8:	2864      	cmp	r0, #100	; 0x64
 8002fba:	f200 814e 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fbe:	6833      	ldr	r3, [r6, #0]
 8002fc0:	039b      	lsls	r3, r3, #14
 8002fc2:	d5f6      	bpl.n	8002fb2 <HAL_RCC_OscConfig+0x5a>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fc4:	6823      	ldr	r3, [r4, #0]
 8002fc6:	079d      	lsls	r5, r3, #30
 8002fc8:	f100 808a 	bmi.w	80030e0 <HAL_RCC_OscConfig+0x188>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002fcc:	06d9      	lsls	r1, r3, #27
 8002fce:	d533      	bpl.n	8003038 <HAL_RCC_OscConfig+0xe0>
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd0:	4a8a      	ldr	r2, [pc, #552]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 8002fd2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fd4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fd6:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002fda:	2b08      	cmp	r3, #8
 8002fdc:	f000 80e3 	beq.w	80031a6 <HAL_RCC_OscConfig+0x24e>
 8002fe0:	2b18      	cmp	r3, #24
 8002fe2:	f000 80db 	beq.w	800319c <HAL_RCC_OscConfig+0x244>
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002fe6:	69e3      	ldr	r3, [r4, #28]
        __HAL_RCC_CSI_ENABLE();
 8002fe8:	4d84      	ldr	r5, [pc, #528]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	f000 816f 	beq.w	80032ce <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_CSI_ENABLE();
 8002ff0:	682b      	ldr	r3, [r5, #0]
 8002ff2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ff6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8002ff8:	f7fe fade 	bl	80015b8 <HAL_GetTick>
 8002ffc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002ffe:	e005      	b.n	800300c <HAL_RCC_OscConfig+0xb4>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003000:	f7fe fada 	bl	80015b8 <HAL_GetTick>
 8003004:	1b80      	subs	r0, r0, r6
 8003006:	2802      	cmp	r0, #2
 8003008:	f200 8127 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800300c:	682b      	ldr	r3, [r5, #0]
 800300e:	05db      	lsls	r3, r3, #23
 8003010:	d5f6      	bpl.n	8003000 <HAL_RCC_OscConfig+0xa8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003012:	f7fe fae9 	bl	80015e8 <HAL_GetREVID>
 8003016:	f241 0303 	movw	r3, #4099	; 0x1003
 800301a:	4298      	cmp	r0, r3
 800301c:	f200 826d 	bhi.w	80034fa <HAL_RCC_OscConfig+0x5a2>
 8003020:	6a22      	ldr	r2, [r4, #32]
 8003022:	686b      	ldr	r3, [r5, #4]
 8003024:	2a20      	cmp	r2, #32
 8003026:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800302a:	bf0c      	ite	eq
 800302c:	f043 4380 	orreq.w	r3, r3, #1073741824	; 0x40000000
 8003030:	ea43 6382 	orrne.w	r3, r3, r2, lsl #26
 8003034:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003036:	6823      	ldr	r3, [r4, #0]
 8003038:	071d      	lsls	r5, r3, #28
 800303a:	d516      	bpl.n	800306a <HAL_RCC_OscConfig+0x112>
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800303c:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 800303e:	4d6f      	ldr	r5, [pc, #444]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003040:	2b00      	cmp	r3, #0
 8003042:	f000 8122 	beq.w	800328a <HAL_RCC_OscConfig+0x332>
      __HAL_RCC_LSI_ENABLE();
 8003046:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003048:	f043 0301 	orr.w	r3, r3, #1
 800304c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800304e:	f7fe fab3 	bl	80015b8 <HAL_GetTick>
 8003052:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003054:	e005      	b.n	8003062 <HAL_RCC_OscConfig+0x10a>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003056:	f7fe faaf 	bl	80015b8 <HAL_GetTick>
 800305a:	1b80      	subs	r0, r0, r6
 800305c:	2802      	cmp	r0, #2
 800305e:	f200 80fc 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003062:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8003064:	0798      	lsls	r0, r3, #30
 8003066:	d5f6      	bpl.n	8003056 <HAL_RCC_OscConfig+0xfe>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003068:	6823      	ldr	r3, [r4, #0]
 800306a:	069a      	lsls	r2, r3, #26
 800306c:	d516      	bpl.n	800309c <HAL_RCC_OscConfig+0x144>
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800306e:	69a3      	ldr	r3, [r4, #24]
      __HAL_RCC_HSI48_ENABLE();
 8003070:	4d62      	ldr	r5, [pc, #392]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003072:	2b00      	cmp	r3, #0
 8003074:	f000 811a 	beq.w	80032ac <HAL_RCC_OscConfig+0x354>
      __HAL_RCC_HSI48_ENABLE();
 8003078:	682b      	ldr	r3, [r5, #0]
 800307a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800307e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8003080:	f7fe fa9a 	bl	80015b8 <HAL_GetTick>
 8003084:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003086:	e005      	b.n	8003094 <HAL_RCC_OscConfig+0x13c>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003088:	f7fe fa96 	bl	80015b8 <HAL_GetTick>
 800308c:	1b80      	subs	r0, r0, r6
 800308e:	2802      	cmp	r0, #2
 8003090:	f200 80e3 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003094:	682b      	ldr	r3, [r5, #0]
 8003096:	049f      	lsls	r7, r3, #18
 8003098:	d5f6      	bpl.n	8003088 <HAL_RCC_OscConfig+0x130>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	0759      	lsls	r1, r3, #29
 800309e:	f100 80a3 	bmi.w	80031e8 <HAL_RCC_OscConfig+0x290>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030a2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80030a4:	b1d0      	cbz	r0, 80030dc <HAL_RCC_OscConfig+0x184>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80030a6:	4d55      	ldr	r5, [pc, #340]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80030a8:	692b      	ldr	r3, [r5, #16]
 80030aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030ae:	2b18      	cmp	r3, #24
 80030b0:	f000 81ae 	beq.w	8003410 <HAL_RCC_OscConfig+0x4b8>
        __HAL_RCC_PLL_DISABLE();
 80030b4:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030b6:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80030b8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030bc:	602b      	str	r3, [r5, #0]
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030be:	f000 8142 	beq.w	8003346 <HAL_RCC_OscConfig+0x3ee>
        tickstart = HAL_GetTick();
 80030c2:	f7fe fa79 	bl	80015b8 <HAL_GetTick>
 80030c6:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030c8:	e005      	b.n	80030d6 <HAL_RCC_OscConfig+0x17e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030ca:	f7fe fa75 	bl	80015b8 <HAL_GetTick>
 80030ce:	1b00      	subs	r0, r0, r4
 80030d0:	2802      	cmp	r0, #2
 80030d2:	f200 80c2 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80030d6:	682b      	ldr	r3, [r5, #0]
 80030d8:	019b      	lsls	r3, r3, #6
 80030da:	d4f6      	bmi.n	80030ca <HAL_RCC_OscConfig+0x172>
  return HAL_OK;
 80030dc:	2000      	movs	r0, #0
}
 80030de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030e0:	4a46      	ldr	r2, [pc, #280]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80030e2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80030e4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80030e6:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80030ea:	d12d      	bne.n	8003148 <HAL_RCC_OscConfig+0x1f0>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030ec:	4b43      	ldr	r3, [pc, #268]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80030ee:	68e2      	ldr	r2, [r4, #12]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	0759      	lsls	r1, r3, #29
 80030f4:	d501      	bpl.n	80030fa <HAL_RCC_OscConfig+0x1a2>
 80030f6:	2a00      	cmp	r2, #0
 80030f8:	d04e      	beq.n	8003198 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80030fa:	4d40      	ldr	r5, [pc, #256]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80030fc:	682b      	ldr	r3, [r5, #0]
 80030fe:	f023 0319 	bic.w	r3, r3, #25
 8003102:	4313      	orrs	r3, r2
 8003104:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003106:	f7fe fa57 	bl	80015b8 <HAL_GetTick>
 800310a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800310c:	e005      	b.n	800311a <HAL_RCC_OscConfig+0x1c2>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800310e:	f7fe fa53 	bl	80015b8 <HAL_GetTick>
 8003112:	1b80      	subs	r0, r0, r6
 8003114:	2802      	cmp	r0, #2
 8003116:	f200 80a0 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800311a:	682b      	ldr	r3, [r5, #0]
 800311c:	075b      	lsls	r3, r3, #29
 800311e:	d5f6      	bpl.n	800310e <HAL_RCC_OscConfig+0x1b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003120:	f7fe fa62 	bl	80015e8 <HAL_GetREVID>
 8003124:	f241 0303 	movw	r3, #4099	; 0x1003
 8003128:	4298      	cmp	r0, r3
 800312a:	f200 80f7 	bhi.w	800331c <HAL_RCC_OscConfig+0x3c4>
 800312e:	6922      	ldr	r2, [r4, #16]
 8003130:	686b      	ldr	r3, [r5, #4]
 8003132:	2a40      	cmp	r2, #64	; 0x40
 8003134:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003138:	bf0c      	ite	eq
 800313a:	f443 3300 	orreq.w	r3, r3, #131072	; 0x20000
 800313e:	ea43 3302 	orrne.w	r3, r3, r2, lsl #12
 8003142:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003144:	6823      	ldr	r3, [r4, #0]
 8003146:	e741      	b.n	8002fcc <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003148:	2b18      	cmp	r3, #24
 800314a:	f000 80e3 	beq.w	8003314 <HAL_RCC_OscConfig+0x3bc>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800314e:	4d2b      	ldr	r5, [pc, #172]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003150:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003152:	682b      	ldr	r3, [r5, #0]
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003154:	2a00      	cmp	r2, #0
 8003156:	f000 80cc 	beq.w	80032f2 <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800315a:	f023 0319 	bic.w	r3, r3, #25
 800315e:	4313      	orrs	r3, r2
 8003160:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003162:	f7fe fa29 	bl	80015b8 <HAL_GetTick>
 8003166:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003168:	e004      	b.n	8003174 <HAL_RCC_OscConfig+0x21c>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800316a:	f7fe fa25 	bl	80015b8 <HAL_GetTick>
 800316e:	1b80      	subs	r0, r0, r6
 8003170:	2802      	cmp	r0, #2
 8003172:	d872      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003174:	682b      	ldr	r3, [r5, #0]
 8003176:	075f      	lsls	r7, r3, #29
 8003178:	d5f7      	bpl.n	800316a <HAL_RCC_OscConfig+0x212>
 800317a:	e7d1      	b.n	8003120 <HAL_RCC_OscConfig+0x1c8>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800317c:	f001 0103 	and.w	r1, r1, #3
 8003180:	2902      	cmp	r1, #2
 8003182:	f47f aefc 	bne.w	8002f7e <HAL_RCC_OscConfig+0x26>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003186:	4a1d      	ldr	r2, [pc, #116]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 8003188:	6812      	ldr	r2, [r2, #0]
 800318a:	0392      	lsls	r2, r2, #14
 800318c:	f57f af1b 	bpl.w	8002fc6 <HAL_RCC_OscConfig+0x6e>
 8003190:	6862      	ldr	r2, [r4, #4]
 8003192:	2a00      	cmp	r2, #0
 8003194:	f47f af17 	bne.w	8002fc6 <HAL_RCC_OscConfig+0x6e>
        return HAL_ERROR;
 8003198:	2001      	movs	r0, #1
}
 800319a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800319c:	f002 0203 	and.w	r2, r2, #3
 80031a0:	2a01      	cmp	r2, #1
 80031a2:	f47f af20 	bne.w	8002fe6 <HAL_RCC_OscConfig+0x8e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80031a6:	4b15      	ldr	r3, [pc, #84]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	05da      	lsls	r2, r3, #23
 80031ac:	d502      	bpl.n	80031b4 <HAL_RCC_OscConfig+0x25c>
 80031ae:	69e3      	ldr	r3, [r4, #28]
 80031b0:	2b80      	cmp	r3, #128	; 0x80
 80031b2:	d1f1      	bne.n	8003198 <HAL_RCC_OscConfig+0x240>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80031b4:	f7fe fa18 	bl	80015e8 <HAL_GetREVID>
 80031b8:	f241 0303 	movw	r3, #4099	; 0x1003
 80031bc:	4298      	cmp	r0, r3
 80031be:	f200 80b8 	bhi.w	8003332 <HAL_RCC_OscConfig+0x3da>
 80031c2:	6a22      	ldr	r2, [r4, #32]
 80031c4:	2a20      	cmp	r2, #32
 80031c6:	f000 81a7 	beq.w	8003518 <HAL_RCC_OscConfig+0x5c0>
 80031ca:	490c      	ldr	r1, [pc, #48]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80031cc:	684b      	ldr	r3, [r1, #4]
 80031ce:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80031d2:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 80031d6:	604b      	str	r3, [r1, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031d8:	6823      	ldr	r3, [r4, #0]
 80031da:	e72d      	b.n	8003038 <HAL_RCC_OscConfig+0xe0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80031dc:	4a07      	ldr	r2, [pc, #28]	; (80031fc <HAL_RCC_OscConfig+0x2a4>)
 80031de:	6813      	ldr	r3, [r2, #0]
 80031e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031e4:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031e6:	e6df      	b.n	8002fa8 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80031e8:	4d05      	ldr	r5, [pc, #20]	; (8003200 <HAL_RCC_OscConfig+0x2a8>)
 80031ea:	682b      	ldr	r3, [r5, #0]
 80031ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031f0:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80031f2:	f7fe f9e1 	bl	80015b8 <HAL_GetTick>
 80031f6:	4606      	mov	r6, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031f8:	e009      	b.n	800320e <HAL_RCC_OscConfig+0x2b6>
 80031fa:	bf00      	nop
 80031fc:	58024400 	.word	0x58024400
 8003200:	58024800 	.word	0x58024800
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003204:	f7fe f9d8 	bl	80015b8 <HAL_GetTick>
 8003208:	1b80      	subs	r0, r0, r6
 800320a:	2864      	cmp	r0, #100	; 0x64
 800320c:	d825      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800320e:	682b      	ldr	r3, [r5, #0]
 8003210:	05da      	lsls	r2, r3, #23
 8003212:	d5f7      	bpl.n	8003204 <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003214:	68a3      	ldr	r3, [r4, #8]
 8003216:	2b01      	cmp	r3, #1
 8003218:	f000 8178 	beq.w	800350c <HAL_RCC_OscConfig+0x5b4>
 800321c:	2b00      	cmp	r3, #0
 800321e:	f000 8153 	beq.w	80034c8 <HAL_RCC_OscConfig+0x570>
 8003222:	2b05      	cmp	r3, #5
 8003224:	4ba5      	ldr	r3, [pc, #660]	; (80034bc <HAL_RCC_OscConfig+0x564>)
 8003226:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003228:	f000 817f 	beq.w	800352a <HAL_RCC_OscConfig+0x5d2>
 800322c:	f022 0201 	bic.w	r2, r2, #1
 8003230:	671a      	str	r2, [r3, #112]	; 0x70
 8003232:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003234:	f022 0204 	bic.w	r2, r2, #4
 8003238:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800323a:	f7fe f9bd 	bl	80015b8 <HAL_GetTick>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800323e:	4e9f      	ldr	r6, [pc, #636]	; (80034bc <HAL_RCC_OscConfig+0x564>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003240:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8003244:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003246:	e004      	b.n	8003252 <HAL_RCC_OscConfig+0x2fa>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003248:	f7fe f9b6 	bl	80015b8 <HAL_GetTick>
 800324c:	1b40      	subs	r0, r0, r5
 800324e:	42b8      	cmp	r0, r7
 8003250:	d803      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003252:	6f33      	ldr	r3, [r6, #112]	; 0x70
 8003254:	079b      	lsls	r3, r3, #30
 8003256:	d5f7      	bpl.n	8003248 <HAL_RCC_OscConfig+0x2f0>
 8003258:	e723      	b.n	80030a2 <HAL_RCC_OscConfig+0x14a>
            return HAL_TIMEOUT;
 800325a:	2003      	movs	r0, #3
}
 800325c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800325e:	4d97      	ldr	r5, [pc, #604]	; (80034bc <HAL_RCC_OscConfig+0x564>)
 8003260:	682b      	ldr	r3, [r5, #0]
 8003262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003266:	602b      	str	r3, [r5, #0]
 8003268:	682b      	ldr	r3, [r5, #0]
 800326a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800326e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003270:	f7fe f9a2 	bl	80015b8 <HAL_GetTick>
 8003274:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003276:	e004      	b.n	8003282 <HAL_RCC_OscConfig+0x32a>
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003278:	f7fe f99e 	bl	80015b8 <HAL_GetTick>
 800327c:	1b80      	subs	r0, r0, r6
 800327e:	2864      	cmp	r0, #100	; 0x64
 8003280:	d8eb      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003282:	682b      	ldr	r3, [r5, #0]
 8003284:	039f      	lsls	r7, r3, #14
 8003286:	d4f7      	bmi.n	8003278 <HAL_RCC_OscConfig+0x320>
 8003288:	e69c      	b.n	8002fc4 <HAL_RCC_OscConfig+0x6c>
      __HAL_RCC_LSI_DISABLE();
 800328a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800328c:	f023 0301 	bic.w	r3, r3, #1
 8003290:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 8003292:	f7fe f991 	bl	80015b8 <HAL_GetTick>
 8003296:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003298:	e004      	b.n	80032a4 <HAL_RCC_OscConfig+0x34c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800329a:	f7fe f98d 	bl	80015b8 <HAL_GetTick>
 800329e:	1b80      	subs	r0, r0, r6
 80032a0:	2802      	cmp	r0, #2
 80032a2:	d8da      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80032a4:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80032a6:	0799      	lsls	r1, r3, #30
 80032a8:	d4f7      	bmi.n	800329a <HAL_RCC_OscConfig+0x342>
 80032aa:	e6dd      	b.n	8003068 <HAL_RCC_OscConfig+0x110>
      __HAL_RCC_HSI48_DISABLE();
 80032ac:	682b      	ldr	r3, [r5, #0]
 80032ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032b2:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80032b4:	f7fe f980 	bl	80015b8 <HAL_GetTick>
 80032b8:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80032ba:	e004      	b.n	80032c6 <HAL_RCC_OscConfig+0x36e>
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032bc:	f7fe f97c 	bl	80015b8 <HAL_GetTick>
 80032c0:	1b80      	subs	r0, r0, r6
 80032c2:	2802      	cmp	r0, #2
 80032c4:	d8c9      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80032c6:	682b      	ldr	r3, [r5, #0]
 80032c8:	0498      	lsls	r0, r3, #18
 80032ca:	d4f7      	bmi.n	80032bc <HAL_RCC_OscConfig+0x364>
 80032cc:	e6e5      	b.n	800309a <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_CSI_DISABLE();
 80032ce:	682b      	ldr	r3, [r5, #0]
 80032d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032d4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80032d6:	f7fe f96f 	bl	80015b8 <HAL_GetTick>
 80032da:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80032dc:	e004      	b.n	80032e8 <HAL_RCC_OscConfig+0x390>
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80032de:	f7fe f96b 	bl	80015b8 <HAL_GetTick>
 80032e2:	1b80      	subs	r0, r0, r6
 80032e4:	2802      	cmp	r0, #2
 80032e6:	d8b8      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80032e8:	682b      	ldr	r3, [r5, #0]
 80032ea:	05df      	lsls	r7, r3, #23
 80032ec:	d4f7      	bmi.n	80032de <HAL_RCC_OscConfig+0x386>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032ee:	6823      	ldr	r3, [r4, #0]
 80032f0:	e6a2      	b.n	8003038 <HAL_RCC_OscConfig+0xe0>
        __HAL_RCC_HSI_DISABLE();
 80032f2:	f023 0301 	bic.w	r3, r3, #1
 80032f6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80032f8:	f7fe f95e 	bl	80015b8 <HAL_GetTick>
 80032fc:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80032fe:	e004      	b.n	800330a <HAL_RCC_OscConfig+0x3b2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003300:	f7fe f95a 	bl	80015b8 <HAL_GetTick>
 8003304:	1b80      	subs	r0, r0, r6
 8003306:	2802      	cmp	r0, #2
 8003308:	d8a7      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800330a:	682b      	ldr	r3, [r5, #0]
 800330c:	0758      	lsls	r0, r3, #29
 800330e:	d4f7      	bmi.n	8003300 <HAL_RCC_OscConfig+0x3a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003310:	6823      	ldr	r3, [r4, #0]
 8003312:	e65b      	b.n	8002fcc <HAL_RCC_OscConfig+0x74>
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003314:	0790      	lsls	r0, r2, #30
 8003316:	f47f af1a 	bne.w	800314e <HAL_RCC_OscConfig+0x1f6>
 800331a:	e6e7      	b.n	80030ec <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800331c:	686b      	ldr	r3, [r5, #4]
 800331e:	6922      	ldr	r2, [r4, #16]
 8003320:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003324:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003328:	606b      	str	r3, [r5, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800332a:	6823      	ldr	r3, [r4, #0]
 800332c:	e64e      	b.n	8002fcc <HAL_RCC_OscConfig+0x74>
    return HAL_ERROR;
 800332e:	2001      	movs	r0, #1
}
 8003330:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003332:	4a62      	ldr	r2, [pc, #392]	; (80034bc <HAL_RCC_OscConfig+0x564>)
 8003334:	6a21      	ldr	r1, [r4, #32]
 8003336:	68d3      	ldr	r3, [r2, #12]
 8003338:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 800333c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003340:	60d3      	str	r3, [r2, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003342:	6823      	ldr	r3, [r4, #0]
 8003344:	e678      	b.n	8003038 <HAL_RCC_OscConfig+0xe0>
        tickstart = HAL_GetTick();
 8003346:	f7fe f937 	bl	80015b8 <HAL_GetTick>
 800334a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800334c:	e004      	b.n	8003358 <HAL_RCC_OscConfig+0x400>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800334e:	f7fe f933 	bl	80015b8 <HAL_GetTick>
 8003352:	1b80      	subs	r0, r0, r6
 8003354:	2802      	cmp	r0, #2
 8003356:	d880      	bhi.n	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003358:	682b      	ldr	r3, [r5, #0]
 800335a:	0199      	lsls	r1, r3, #6
 800335c:	d4f7      	bmi.n	800334e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800335e:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8003360:	4b57      	ldr	r3, [pc, #348]	; (80034c0 <HAL_RCC_OscConfig+0x568>)
 8003362:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003364:	400b      	ands	r3, r1
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003366:	4957      	ldr	r1, [pc, #348]	; (80034c4 <HAL_RCC_OscConfig+0x56c>)
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003368:	4e54      	ldr	r6, [pc, #336]	; (80034bc <HAL_RCC_OscConfig+0x564>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800336a:	4313      	orrs	r3, r2
 800336c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800336e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8003372:	62ab      	str	r3, [r5, #40]	; 0x28
 8003374:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8003378:	3b01      	subs	r3, #1
 800337a:	3a01      	subs	r2, #1
 800337c:	025b      	lsls	r3, r3, #9
 800337e:	0412      	lsls	r2, r2, #16
 8003380:	b29b      	uxth	r3, r3
 8003382:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8003386:	4313      	orrs	r3, r2
 8003388:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800338a:	3a01      	subs	r2, #1
 800338c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003390:	4313      	orrs	r3, r2
 8003392:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8003394:	3a01      	subs	r2, #1
 8003396:	0612      	lsls	r2, r2, #24
 8003398:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 800339c:	4313      	orrs	r3, r2
 800339e:	632b      	str	r3, [r5, #48]	; 0x30
        __HAL_RCC_PLLFRACN_DISABLE();
 80033a0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033a2:	f023 0301 	bic.w	r3, r3, #1
 80033a6:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80033a8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80033aa:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80033ac:	4011      	ands	r1, r2
 80033ae:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 80033b2:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80033b4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80033b8:	f023 030c 	bic.w	r3, r3, #12
 80033bc:	4313      	orrs	r3, r2
 80033be:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80033c0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033c2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80033c4:	f023 0302 	bic.w	r3, r3, #2
 80033c8:	4313      	orrs	r3, r2
 80033ca:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80033cc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033d2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033d4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80033da:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80033dc:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033de:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033e2:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLLFRACN_ENABLE();
 80033e4:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80033e6:	f043 0301 	orr.w	r3, r3, #1
 80033ea:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 80033ec:	682b      	ldr	r3, [r5, #0]
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80033f4:	f7fe f8e0 	bl	80015b8 <HAL_GetTick>
 80033f8:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033fa:	e005      	b.n	8003408 <HAL_RCC_OscConfig+0x4b0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7fe f8dc 	bl	80015b8 <HAL_GetTick>
 8003400:	1b00      	subs	r0, r0, r4
 8003402:	2802      	cmp	r0, #2
 8003404:	f63f af29 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003408:	6833      	ldr	r3, [r6, #0]
 800340a:	019a      	lsls	r2, r3, #6
 800340c:	d5f6      	bpl.n	80033fc <HAL_RCC_OscConfig+0x4a4>
 800340e:	e665      	b.n	80030dc <HAL_RCC_OscConfig+0x184>
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003410:	2801      	cmp	r0, #1
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003412:	6aaa      	ldr	r2, [r5, #40]	; 0x28
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003414:	6b2e      	ldr	r6, [r5, #48]	; 0x30
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003416:	f43f ae62 	beq.w	80030de <HAL_RCC_OscConfig+0x186>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800341a:	f002 0303 	and.w	r3, r2, #3
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800341e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003420:	428b      	cmp	r3, r1
 8003422:	f47f aeb9 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003426:	f3c2 1205 	ubfx	r2, r2, #4, #6
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800342a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800342c:	429a      	cmp	r2, r3
 800342e:	f47f aeb3 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003432:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003434:	f3c6 0208 	ubfx	r2, r6, #0, #9
 8003438:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800343a:	429a      	cmp	r2, r3
 800343c:	f47f aeac 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003440:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003442:	f3c6 2246 	ubfx	r2, r6, #9, #7
 8003446:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003448:	429a      	cmp	r2, r3
 800344a:	f47f aea5 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800344e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003450:	f3c6 4206 	ubfx	r2, r6, #16, #7
 8003454:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003456:	429a      	cmp	r2, r3
 8003458:	f47f ae9e 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800345c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800345e:	f3c6 6606 	ubfx	r6, r6, #24, #7
 8003462:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003464:	429e      	cmp	r6, r3
 8003466:	f47f ae97 	bne.w	8003198 <HAL_RCC_OscConfig+0x240>
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800346a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800346c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800346e:	f3c3 03cc 	ubfx	r3, r3, #3, #13
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003472:	429a      	cmp	r2, r3
 8003474:	f43f ae32 	beq.w	80030dc <HAL_RCC_OscConfig+0x184>
          __HAL_RCC_PLLFRACN_DISABLE();
 8003478:	4a10      	ldr	r2, [pc, #64]	; (80034bc <HAL_RCC_OscConfig+0x564>)
 800347a:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 800347c:	f023 0301 	bic.w	r3, r3, #1
 8003480:	62d3      	str	r3, [r2, #44]	; 0x2c
          tickstart = HAL_GetTick();
 8003482:	f7fe f899 	bl	80015b8 <HAL_GetTick>
 8003486:	4605      	mov	r5, r0
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003488:	f7fe f896 	bl	80015b8 <HAL_GetTick>
 800348c:	42a8      	cmp	r0, r5
 800348e:	d0fb      	beq.n	8003488 <HAL_RCC_OscConfig+0x530>
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003490:	4a0a      	ldr	r2, [pc, #40]	; (80034bc <HAL_RCC_OscConfig+0x564>)
  return HAL_OK;
 8003492:	2000      	movs	r0, #0
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003494:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003496:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <HAL_RCC_OscConfig+0x56c>)
 8003498:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800349a:	4023      	ands	r3, r4
 800349c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80034a0:	6353      	str	r3, [r2, #52]	; 0x34
          __HAL_RCC_PLLFRACN_ENABLE();
 80034a2:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80034a4:	f043 0301 	orr.w	r3, r3, #1
 80034a8:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80034aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034ac:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80034b0:	601a      	str	r2, [r3, #0]
 80034b2:	681a      	ldr	r2, [r3, #0]
 80034b4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80034b8:	601a      	str	r2, [r3, #0]
 80034ba:	e575      	b.n	8002fa8 <HAL_RCC_OscConfig+0x50>
 80034bc:	58024400 	.word	0x58024400
 80034c0:	fffffc0c 	.word	0xfffffc0c
 80034c4:	ffff0007 	.word	0xffff0007
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c8:	4d1c      	ldr	r5, [pc, #112]	; (800353c <HAL_RCC_OscConfig+0x5e4>)
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034ca:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034ce:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80034d0:	f023 0301 	bic.w	r3, r3, #1
 80034d4:	672b      	str	r3, [r5, #112]	; 0x70
 80034d6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80034d8:	f023 0304 	bic.w	r3, r3, #4
 80034dc:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80034de:	f7fe f86b 	bl	80015b8 <HAL_GetTick>
 80034e2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034e4:	e005      	b.n	80034f2 <HAL_RCC_OscConfig+0x59a>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80034e6:	f7fe f867 	bl	80015b8 <HAL_GetTick>
 80034ea:	1b80      	subs	r0, r0, r6
 80034ec:	42b8      	cmp	r0, r7
 80034ee:	f63f aeb4 	bhi.w	800325a <HAL_RCC_OscConfig+0x302>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80034f2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80034f4:	0798      	lsls	r0, r3, #30
 80034f6:	d4f6      	bmi.n	80034e6 <HAL_RCC_OscConfig+0x58e>
 80034f8:	e5d3      	b.n	80030a2 <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80034fa:	68eb      	ldr	r3, [r5, #12]
 80034fc:	6a22      	ldr	r2, [r4, #32]
 80034fe:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8003502:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003506:	60eb      	str	r3, [r5, #12]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003508:	6823      	ldr	r3, [r4, #0]
 800350a:	e595      	b.n	8003038 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800350c:	4a0b      	ldr	r2, [pc, #44]	; (800353c <HAL_RCC_OscConfig+0x5e4>)
 800350e:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	6713      	str	r3, [r2, #112]	; 0x70
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003516:	e690      	b.n	800323a <HAL_RCC_OscConfig+0x2e2>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003518:	4a08      	ldr	r2, [pc, #32]	; (800353c <HAL_RCC_OscConfig+0x5e4>)
 800351a:	6853      	ldr	r3, [r2, #4]
 800351c:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8003520:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003524:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	e586      	b.n	8003038 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800352a:	f042 0204 	orr.w	r2, r2, #4
 800352e:	671a      	str	r2, [r3, #112]	; 0x70
 8003530:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003532:	f042 0201 	orr.w	r2, r2, #1
 8003536:	671a      	str	r2, [r3, #112]	; 0x70
 8003538:	e67f      	b.n	800323a <HAL_RCC_OscConfig+0x2e2>
 800353a:	bf00      	nop
 800353c:	58024400 	.word	0x58024400

08003540 <HAL_RCC_GetSysClockFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003540:	4a48      	ldr	r2, [pc, #288]	; (8003664 <HAL_RCC_GetSysClockFreq+0x124>)
 8003542:	6913      	ldr	r3, [r2, #16]
 8003544:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003548:	2b10      	cmp	r3, #16
 800354a:	d004      	beq.n	8003556 <HAL_RCC_GetSysClockFreq+0x16>
 800354c:	2b18      	cmp	r3, #24
 800354e:	d00d      	beq.n	800356c <HAL_RCC_GetSysClockFreq+0x2c>
 8003550:	b11b      	cbz	r3, 800355a <HAL_RCC_GetSysClockFreq+0x1a>
      sysclockfreq = CSI_VALUE;
 8003552:	4845      	ldr	r0, [pc, #276]	; (8003668 <HAL_RCC_GetSysClockFreq+0x128>)
 8003554:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003556:	4845      	ldr	r0, [pc, #276]	; (800366c <HAL_RCC_GetSysClockFreq+0x12c>)
 8003558:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800355a:	6813      	ldr	r3, [r2, #0]
 800355c:	0699      	lsls	r1, r3, #26
 800355e:	d54a      	bpl.n	80035f6 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003560:	6813      	ldr	r3, [r2, #0]
 8003562:	4843      	ldr	r0, [pc, #268]	; (8003670 <HAL_RCC_GetSysClockFreq+0x130>)
 8003564:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8003568:	40d8      	lsrs	r0, r3
 800356a:	4770      	bx	lr
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800356c:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 800356e:	b430      	push	{r4, r5}
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003570:	6a94      	ldr	r4, [r2, #40]	; 0x28
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003572:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
      if (pllm != 0U)
 8003574:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003578:	6b51      	ldr	r1, [r2, #52]	; 0x34
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800357a:	f3c4 1005 	ubfx	r0, r4, #4, #6
      if (pllm != 0U)
 800357e:	d038      	beq.n	80035f2 <HAL_RCC_GetSysClockFreq+0xb2>
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003580:	f3c1 01cc 	ubfx	r1, r1, #3, #13
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003584:	f005 0501 	and.w	r5, r5, #1
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003588:	f003 0303 	and.w	r3, r3, #3
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800358c:	fb05 f101 	mul.w	r1, r5, r1
 8003590:	2b01      	cmp	r3, #1
 8003592:	ee07 1a90 	vmov	s15, r1
 8003596:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
        switch (pllsource)
 800359a:	d002      	beq.n	80035a2 <HAL_RCC_GetSysClockFreq+0x62>
 800359c:	2b02      	cmp	r3, #2
 800359e:	d02c      	beq.n	80035fa <HAL_RCC_GetSysClockFreq+0xba>
 80035a0:	b393      	cbz	r3, 8003608 <HAL_RCC_GetSysClockFreq+0xc8>
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a2:	ee07 0a90 	vmov	s15, r0
 80035a6:	ed9f 5a33 	vldr	s10, [pc, #204]	; 8003674 <HAL_RCC_GetSysClockFreq+0x134>
 80035aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035ae:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80035b0:	eec5 6a27 	vdiv.f32	s13, s10, s15
 80035b4:	ed9f 6a30 	vldr	s12, [pc, #192]	; 8003678 <HAL_RCC_GetSysClockFreq+0x138>
 80035b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035bc:	ee07 3a90 	vmov	s15, r3
 80035c0:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80035c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80035c8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80035cc:	eee7 7a06 	vfma.f32	s15, s14, s12
 80035d0:	ee66 6aa7 	vmul.f32	s13, s13, s15
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80035d4:	4b23      	ldr	r3, [pc, #140]	; (8003664 <HAL_RCC_GetSysClockFreq+0x124>)
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80035dc:	3301      	adds	r3, #1
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80035de:	ee07 3a90 	vmov	s15, r3
 80035e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80035e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80035ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80035ee:	ee17 0a90 	vmov	r0, s15
}
 80035f2:	bc30      	pop	{r4, r5}
 80035f4:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 80035f6:	481e      	ldr	r0, [pc, #120]	; (8003670 <HAL_RCC_GetSysClockFreq+0x130>)
}
 80035f8:	4770      	bx	lr
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035fa:	ee07 0a90 	vmov	s15, r0
 80035fe:	ed9f 5a1f 	vldr	s10, [pc, #124]	; 800367c <HAL_RCC_GetSysClockFreq+0x13c>
 8003602:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003606:	e7d2      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0x6e>
            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003608:	6813      	ldr	r3, [r2, #0]
 800360a:	069b      	lsls	r3, r3, #26
 800360c:	d522      	bpl.n	8003654 <HAL_RCC_GetSysClockFreq+0x114>
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800360e:	6814      	ldr	r4, [r2, #0]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003610:	ee07 0a90 	vmov	s15, r0
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003614:	4916      	ldr	r1, [pc, #88]	; (8003670 <HAL_RCC_GetSysClockFreq+0x130>)
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003616:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800361a:	6b13      	ldr	r3, [r2, #48]	; 0x30
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800361c:	f3c4 04c1 	ubfx	r4, r4, #3, #2
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003624:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8003678 <HAL_RCC_GetSysClockFreq+0x138>
 8003628:	f3c3 0308 	ubfx	r3, r3, #0, #9
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800362c:	40e1      	lsrs	r1, r4
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800362e:	ee06 3a10 	vmov	s12, r3
 8003632:	ee05 1a90 	vmov	s11, r1
 8003636:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800363a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 800363e:	ee36 6a26 	vadd.f32	s12, s12, s13
 8003642:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8003646:	eef0 7a46 	vmov.f32	s15, s12
 800364a:	eee7 7a05 	vfma.f32	s15, s14, s10
 800364e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003652:	e7bf      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0x94>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003654:	ee07 0a90 	vmov	s15, r0
 8003658:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8003680 <HAL_RCC_GetSysClockFreq+0x140>
 800365c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003660:	e7a5      	b.n	80035ae <HAL_RCC_GetSysClockFreq+0x6e>
 8003662:	bf00      	nop
 8003664:	58024400 	.word	0x58024400
 8003668:	003d0900 	.word	0x003d0900
 800366c:	017d7840 	.word	0x017d7840
 8003670:	03d09000 	.word	0x03d09000
 8003674:	4a742400 	.word	0x4a742400
 8003678:	39000000 	.word	0x39000000
 800367c:	4bbebc20 	.word	0x4bbebc20
 8003680:	4c742400 	.word	0x4c742400

08003684 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8003684:	2800      	cmp	r0, #0
 8003686:	f000 810c 	beq.w	80038a2 <HAL_RCC_ClockConfig+0x21e>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800368a:	4a8c      	ldr	r2, [pc, #560]	; (80038bc <HAL_RCC_ClockConfig+0x238>)
 800368c:	6813      	ldr	r3, [r2, #0]
 800368e:	f003 030f 	and.w	r3, r3, #15
 8003692:	428b      	cmp	r3, r1
{
 8003694:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003698:	4604      	mov	r4, r0
 800369a:	460d      	mov	r5, r1
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800369c:	d20c      	bcs.n	80036b8 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800369e:	6813      	ldr	r3, [r2, #0]
 80036a0:	f023 030f 	bic.w	r3, r3, #15
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036a8:	6813      	ldr	r3, [r2, #0]
 80036aa:	f003 030f 	and.w	r3, r3, #15
 80036ae:	428b      	cmp	r3, r1
 80036b0:	d002      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 80036b2:	2001      	movs	r0, #1
}
 80036b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80036b8:	6823      	ldr	r3, [r4, #0]
 80036ba:	075f      	lsls	r7, r3, #29
 80036bc:	d50b      	bpl.n	80036d6 <HAL_RCC_ClockConfig+0x52>
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80036be:	4980      	ldr	r1, [pc, #512]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80036c0:	6920      	ldr	r0, [r4, #16]
 80036c2:	698a      	ldr	r2, [r1, #24]
 80036c4:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80036c8:	4290      	cmp	r0, r2
 80036ca:	d904      	bls.n	80036d6 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80036cc:	698a      	ldr	r2, [r1, #24]
 80036ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80036d2:	4302      	orrs	r2, r0
 80036d4:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036d6:	071e      	lsls	r6, r3, #28
 80036d8:	d50b      	bpl.n	80036f2 <HAL_RCC_ClockConfig+0x6e>
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036da:	4979      	ldr	r1, [pc, #484]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80036dc:	6960      	ldr	r0, [r4, #20]
 80036de:	69ca      	ldr	r2, [r1, #28]
 80036e0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80036e4:	4290      	cmp	r0, r2
 80036e6:	d904      	bls.n	80036f2 <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036e8:	69ca      	ldr	r2, [r1, #28]
 80036ea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80036ee:	4302      	orrs	r2, r0
 80036f0:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036f2:	06d8      	lsls	r0, r3, #27
 80036f4:	d50b      	bpl.n	800370e <HAL_RCC_ClockConfig+0x8a>
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036f6:	4972      	ldr	r1, [pc, #456]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80036f8:	69a0      	ldr	r0, [r4, #24]
 80036fa:	69ca      	ldr	r2, [r1, #28]
 80036fc:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003700:	4290      	cmp	r0, r2
 8003702:	d904      	bls.n	800370e <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003704:	69ca      	ldr	r2, [r1, #28]
 8003706:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800370a:	4302      	orrs	r2, r0
 800370c:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800370e:	0699      	lsls	r1, r3, #26
 8003710:	d50b      	bpl.n	800372a <HAL_RCC_ClockConfig+0xa6>
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003712:	496b      	ldr	r1, [pc, #428]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 8003714:	69e0      	ldr	r0, [r4, #28]
 8003716:	6a0a      	ldr	r2, [r1, #32]
 8003718:	f002 0270 	and.w	r2, r2, #112	; 0x70
 800371c:	4290      	cmp	r0, r2
 800371e:	d904      	bls.n	800372a <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003720:	6a0a      	ldr	r2, [r1, #32]
 8003722:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003726:	4302      	orrs	r2, r0
 8003728:	620a      	str	r2, [r1, #32]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800372a:	079a      	lsls	r2, r3, #30
 800372c:	f140 80ab 	bpl.w	8003886 <HAL_RCC_ClockConfig+0x202>
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003730:	4863      	ldr	r0, [pc, #396]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 8003732:	68e1      	ldr	r1, [r4, #12]
 8003734:	6982      	ldr	r2, [r0, #24]
 8003736:	f002 020f 	and.w	r2, r2, #15
 800373a:	4291      	cmp	r1, r2
 800373c:	d904      	bls.n	8003748 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800373e:	6982      	ldr	r2, [r0, #24]
 8003740:	f022 020f 	bic.w	r2, r2, #15
 8003744:	430a      	orrs	r2, r1
 8003746:	6182      	str	r2, [r0, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003748:	07d8      	lsls	r0, r3, #31
 800374a:	d530      	bpl.n	80037ae <HAL_RCC_ClockConfig+0x12a>
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800374c:	4a5c      	ldr	r2, [pc, #368]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 800374e:	68a1      	ldr	r1, [r4, #8]
 8003750:	6993      	ldr	r3, [r2, #24]
 8003752:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003756:	430b      	orrs	r3, r1
 8003758:	6193      	str	r3, [r2, #24]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800375a:	6861      	ldr	r1, [r4, #4]
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800375c:	6813      	ldr	r3, [r2, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800375e:	2902      	cmp	r1, #2
 8003760:	f000 80a1 	beq.w	80038a6 <HAL_RCC_ClockConfig+0x222>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003764:	2903      	cmp	r1, #3
 8003766:	f000 8098 	beq.w	800389a <HAL_RCC_ClockConfig+0x216>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800376a:	2901      	cmp	r1, #1
 800376c:	f000 80a1 	beq.w	80038b2 <HAL_RCC_ClockConfig+0x22e>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003770:	0758      	lsls	r0, r3, #29
 8003772:	d59e      	bpl.n	80036b2 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003774:	4e52      	ldr	r6, [pc, #328]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003776:	f241 3888 	movw	r8, #5000	; 0x1388
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800377a:	6933      	ldr	r3, [r6, #16]
 800377c:	f023 0307 	bic.w	r3, r3, #7
 8003780:	430b      	orrs	r3, r1
 8003782:	6133      	str	r3, [r6, #16]
    tickstart = HAL_GetTick();
 8003784:	f7fd ff18 	bl	80015b8 <HAL_GetTick>
 8003788:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800378a:	e005      	b.n	8003798 <HAL_RCC_ClockConfig+0x114>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800378c:	f7fd ff14 	bl	80015b8 <HAL_GetTick>
 8003790:	1bc0      	subs	r0, r0, r7
 8003792:	4540      	cmp	r0, r8
 8003794:	f200 808b 	bhi.w	80038ae <HAL_RCC_ClockConfig+0x22a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003798:	6933      	ldr	r3, [r6, #16]
 800379a:	6862      	ldr	r2, [r4, #4]
 800379c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037a0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80037a4:	d1f2      	bne.n	800378c <HAL_RCC_ClockConfig+0x108>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037a6:	6823      	ldr	r3, [r4, #0]
 80037a8:	0799      	lsls	r1, r3, #30
 80037aa:	d506      	bpl.n	80037ba <HAL_RCC_ClockConfig+0x136>
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80037ac:	68e1      	ldr	r1, [r4, #12]
 80037ae:	4844      	ldr	r0, [pc, #272]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80037b0:	6982      	ldr	r2, [r0, #24]
 80037b2:	f002 020f 	and.w	r2, r2, #15
 80037b6:	428a      	cmp	r2, r1
 80037b8:	d869      	bhi.n	800388e <HAL_RCC_ClockConfig+0x20a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80037ba:	4940      	ldr	r1, [pc, #256]	; (80038bc <HAL_RCC_ClockConfig+0x238>)
 80037bc:	680a      	ldr	r2, [r1, #0]
 80037be:	f002 020f 	and.w	r2, r2, #15
 80037c2:	42aa      	cmp	r2, r5
 80037c4:	d90a      	bls.n	80037dc <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037c6:	680a      	ldr	r2, [r1, #0]
 80037c8:	f022 020f 	bic.w	r2, r2, #15
 80037cc:	432a      	orrs	r2, r5
 80037ce:	600a      	str	r2, [r1, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d0:	680a      	ldr	r2, [r1, #0]
 80037d2:	f002 020f 	and.w	r2, r2, #15
 80037d6:	42aa      	cmp	r2, r5
 80037d8:	f47f af6b 	bne.w	80036b2 <HAL_RCC_ClockConfig+0x2e>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80037dc:	075a      	lsls	r2, r3, #29
 80037de:	d50b      	bpl.n	80037f8 <HAL_RCC_ClockConfig+0x174>
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80037e0:	4937      	ldr	r1, [pc, #220]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80037e2:	6920      	ldr	r0, [r4, #16]
 80037e4:	698a      	ldr	r2, [r1, #24]
 80037e6:	f002 0270 	and.w	r2, r2, #112	; 0x70
 80037ea:	4290      	cmp	r0, r2
 80037ec:	d204      	bcs.n	80037f8 <HAL_RCC_ClockConfig+0x174>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80037ee:	698a      	ldr	r2, [r1, #24]
 80037f0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80037f4:	4302      	orrs	r2, r0
 80037f6:	618a      	str	r2, [r1, #24]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f8:	071f      	lsls	r7, r3, #28
 80037fa:	d50b      	bpl.n	8003814 <HAL_RCC_ClockConfig+0x190>
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80037fc:	4930      	ldr	r1, [pc, #192]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 80037fe:	6960      	ldr	r0, [r4, #20]
 8003800:	69ca      	ldr	r2, [r1, #28]
 8003802:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8003806:	4290      	cmp	r0, r2
 8003808:	d204      	bcs.n	8003814 <HAL_RCC_ClockConfig+0x190>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800380a:	69ca      	ldr	r2, [r1, #28]
 800380c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003810:	4302      	orrs	r2, r0
 8003812:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003814:	06de      	lsls	r6, r3, #27
 8003816:	d50b      	bpl.n	8003830 <HAL_RCC_ClockConfig+0x1ac>
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003818:	4929      	ldr	r1, [pc, #164]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 800381a:	69a0      	ldr	r0, [r4, #24]
 800381c:	69ca      	ldr	r2, [r1, #28]
 800381e:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003822:	4290      	cmp	r0, r2
 8003824:	d204      	bcs.n	8003830 <HAL_RCC_ClockConfig+0x1ac>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003826:	69ca      	ldr	r2, [r1, #28]
 8003828:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800382c:	4302      	orrs	r2, r0
 800382e:	61ca      	str	r2, [r1, #28]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003830:	069d      	lsls	r5, r3, #26
 8003832:	d50b      	bpl.n	800384c <HAL_RCC_ClockConfig+0x1c8>
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003834:	4a22      	ldr	r2, [pc, #136]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 8003836:	69e1      	ldr	r1, [r4, #28]
 8003838:	6a13      	ldr	r3, [r2, #32]
 800383a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800383e:	4299      	cmp	r1, r3
 8003840:	d204      	bcs.n	800384c <HAL_RCC_ClockConfig+0x1c8>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003842:	6a13      	ldr	r3, [r2, #32]
 8003844:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003848:	430b      	orrs	r3, r1
 800384a:	6213      	str	r3, [r2, #32]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800384c:	f7ff fe78 	bl	8003540 <HAL_RCC_GetSysClockFreq>
 8003850:	4a1b      	ldr	r2, [pc, #108]	; (80038c0 <HAL_RCC_ClockConfig+0x23c>)
 8003852:	4603      	mov	r3, r0
 8003854:	481b      	ldr	r0, [pc, #108]	; (80038c4 <HAL_RCC_ClockConfig+0x240>)
 8003856:	6991      	ldr	r1, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003858:	6992      	ldr	r2, [r2, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800385a:	f3c1 2103 	ubfx	r1, r1, #8, #4
  SystemCoreClock = common_system_clock;
 800385e:	4d1a      	ldr	r5, [pc, #104]	; (80038c8 <HAL_RCC_ClockConfig+0x244>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003860:	f002 020f 	and.w	r2, r2, #15
 8003864:	4c19      	ldr	r4, [pc, #100]	; (80038cc <HAL_RCC_ClockConfig+0x248>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003866:	5c41      	ldrb	r1, [r0, r1]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003868:	5c82      	ldrb	r2, [r0, r2]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800386a:	f001 011f 	and.w	r1, r1, #31
  halstatus = HAL_InitTick(uwTickPrio);
 800386e:	4818      	ldr	r0, [pc, #96]	; (80038d0 <HAL_RCC_ClockConfig+0x24c>)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003870:	f002 021f 	and.w	r2, r2, #31
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003874:	40cb      	lsrs	r3, r1
  halstatus = HAL_InitTick(uwTickPrio);
 8003876:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = common_system_clock;
 8003878:	602b      	str	r3, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800387a:	40d3      	lsrs	r3, r2
 800387c:	6023      	str	r3, [r4, #0]
}
 800387e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  halstatus = HAL_InitTick(uwTickPrio);
 8003882:	f7fd be37 	b.w	80014f4 <HAL_InitTick>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003886:	07da      	lsls	r2, r3, #31
 8003888:	f53f af60 	bmi.w	800374c <HAL_RCC_ClockConfig+0xc8>
 800388c:	e795      	b.n	80037ba <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800388e:	6982      	ldr	r2, [r0, #24]
 8003890:	f022 020f 	bic.w	r2, r2, #15
 8003894:	430a      	orrs	r2, r1
 8003896:	6182      	str	r2, [r0, #24]
 8003898:	e78f      	b.n	80037ba <HAL_RCC_ClockConfig+0x136>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800389a:	019f      	lsls	r7, r3, #6
 800389c:	f53f af6a 	bmi.w	8003774 <HAL_RCC_ClockConfig+0xf0>
 80038a0:	e707      	b.n	80036b2 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 80038a2:	2001      	movs	r0, #1
}
 80038a4:	4770      	bx	lr
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80038a6:	039b      	lsls	r3, r3, #14
 80038a8:	f53f af64 	bmi.w	8003774 <HAL_RCC_ClockConfig+0xf0>
 80038ac:	e701      	b.n	80036b2 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 80038ae:	2003      	movs	r0, #3
 80038b0:	e700      	b.n	80036b4 <HAL_RCC_ClockConfig+0x30>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80038b2:	05de      	lsls	r6, r3, #23
 80038b4:	f53f af5e 	bmi.w	8003774 <HAL_RCC_ClockConfig+0xf0>
 80038b8:	e6fb      	b.n	80036b2 <HAL_RCC_ClockConfig+0x2e>
 80038ba:	bf00      	nop
 80038bc:	52002000 	.word	0x52002000
 80038c0:	58024400 	.word	0x58024400
 80038c4:	080067f8 	.word	0x080067f8
 80038c8:	24000000 	.word	0x24000000
 80038cc:	24000004 	.word	0x24000004
 80038d0:	2400039c 	.word	0x2400039c

080038d4 <HAL_RCC_GetHCLKFreq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038d4:	4a18      	ldr	r2, [pc, #96]	; (8003938 <HAL_RCC_GetHCLKFreq+0x64>)
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038d6:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038d8:	6913      	ldr	r3, [r2, #16]
 80038da:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80038de:	2b10      	cmp	r3, #16
 80038e0:	d01a      	beq.n	8003918 <HAL_RCC_GetHCLKFreq+0x44>
 80038e2:	2b18      	cmp	r3, #24
 80038e4:	d023      	beq.n	800392e <HAL_RCC_GetHCLKFreq+0x5a>
 80038e6:	b1cb      	cbz	r3, 800391c <HAL_RCC_GetHCLKFreq+0x48>
      sysclockfreq = CSI_VALUE;
 80038e8:	4814      	ldr	r0, [pc, #80]	; (800393c <HAL_RCC_GetHCLKFreq+0x68>)
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80038ea:	4b13      	ldr	r3, [pc, #76]	; (8003938 <HAL_RCC_GetHCLKFreq+0x64>)
 80038ec:	4914      	ldr	r1, [pc, #80]	; (8003940 <HAL_RCC_GetHCLKFreq+0x6c>)
 80038ee:	699a      	ldr	r2, [r3, #24]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038f0:	699b      	ldr	r3, [r3, #24]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80038f2:	f3c2 2203 	ubfx	r2, r2, #8, #4
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80038f6:	4c13      	ldr	r4, [pc, #76]	; (8003944 <HAL_RCC_GetHCLKFreq+0x70>)
 80038f8:	f003 030f 	and.w	r3, r3, #15
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80038fc:	4d12      	ldr	r5, [pc, #72]	; (8003948 <HAL_RCC_GetHCLKFreq+0x74>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80038fe:	5c8a      	ldrb	r2, [r1, r2]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003900:	5ccb      	ldrb	r3, [r1, r3]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003902:	f002 021f 	and.w	r2, r2, #31
 8003906:	fa20 f202 	lsr.w	r2, r0, r2
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800390a:	f003 001f 	and.w	r0, r3, #31
 800390e:	fa22 f000 	lsr.w	r0, r2, r0
  SystemCoreClock = common_system_clock;
 8003912:	602a      	str	r2, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003914:	6020      	str	r0, [r4, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
}
 8003916:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003918:	480c      	ldr	r0, [pc, #48]	; (800394c <HAL_RCC_GetHCLKFreq+0x78>)
 800391a:	e7e6      	b.n	80038ea <HAL_RCC_GetHCLKFreq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800391c:	6813      	ldr	r3, [r2, #0]
 800391e:	069b      	lsls	r3, r3, #26
 8003920:	d508      	bpl.n	8003934 <HAL_RCC_GetHCLKFreq+0x60>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003922:	6813      	ldr	r3, [r2, #0]
 8003924:	480a      	ldr	r0, [pc, #40]	; (8003950 <HAL_RCC_GetHCLKFreq+0x7c>)
 8003926:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 800392a:	40d8      	lsrs	r0, r3
 800392c:	e7dd      	b.n	80038ea <HAL_RCC_GetHCLKFreq+0x16>
 800392e:	f7ff fa8d 	bl	8002e4c <HAL_RCC_GetSysClockFreq.part.0>
 8003932:	e7da      	b.n	80038ea <HAL_RCC_GetHCLKFreq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003934:	4806      	ldr	r0, [pc, #24]	; (8003950 <HAL_RCC_GetHCLKFreq+0x7c>)
 8003936:	e7d8      	b.n	80038ea <HAL_RCC_GetHCLKFreq+0x16>
 8003938:	58024400 	.word	0x58024400
 800393c:	003d0900 	.word	0x003d0900
 8003940:	080067f8 	.word	0x080067f8
 8003944:	24000004 	.word	0x24000004
 8003948:	24000000 	.word	0x24000000
 800394c:	017d7840 	.word	0x017d7840
 8003950:	03d09000 	.word	0x03d09000

08003954 <HAL_RCC_GetPCLK1Freq>:
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003954:	4a1c      	ldr	r2, [pc, #112]	; (80039c8 <HAL_RCC_GetPCLK1Freq+0x74>)
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003956:	b538      	push	{r3, r4, r5, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003958:	6913      	ldr	r3, [r2, #16]
 800395a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800395e:	2b10      	cmp	r3, #16
 8003960:	d021      	beq.n	80039a6 <HAL_RCC_GetPCLK1Freq+0x52>
 8003962:	2b18      	cmp	r3, #24
 8003964:	d02a      	beq.n	80039bc <HAL_RCC_GetPCLK1Freq+0x68>
 8003966:	b303      	cbz	r3, 80039aa <HAL_RCC_GetPCLK1Freq+0x56>
      sysclockfreq = CSI_VALUE;
 8003968:	4818      	ldr	r0, [pc, #96]	; (80039cc <HAL_RCC_GetPCLK1Freq+0x78>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800396a:	4a17      	ldr	r2, [pc, #92]	; (80039c8 <HAL_RCC_GetPCLK1Freq+0x74>)
 800396c:	4918      	ldr	r1, [pc, #96]	; (80039d0 <HAL_RCC_GetPCLK1Freq+0x7c>)
 800396e:	6993      	ldr	r3, [r2, #24]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003970:	4c18      	ldr	r4, [pc, #96]	; (80039d4 <HAL_RCC_GetPCLK1Freq+0x80>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003972:	f3c3 2303 	ubfx	r3, r3, #8, #4
  SystemCoreClock = common_system_clock;
 8003976:	4d18      	ldr	r5, [pc, #96]	; (80039d8 <HAL_RCC_GetPCLK1Freq+0x84>)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003978:	5ccb      	ldrb	r3, [r1, r3]
 800397a:	f003 031f 	and.w	r3, r3, #31
 800397e:	40d8      	lsrs	r0, r3
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003980:	6993      	ldr	r3, [r2, #24]
 8003982:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = common_system_clock;
 8003986:	6028      	str	r0, [r5, #0]
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003988:	5ccb      	ldrb	r3, [r1, r3]
 800398a:	f003 031f 	and.w	r3, r3, #31
 800398e:	fa20 f303 	lsr.w	r3, r0, r3
 8003992:	6023      	str	r3, [r4, #0]
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003994:	69d2      	ldr	r2, [r2, #28]
 8003996:	f3c2 1202 	ubfx	r2, r2, #4, #3
 800399a:	5c88      	ldrb	r0, [r1, r2]
 800399c:	f000 001f 	and.w	r0, r0, #31
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80039a0:	fa23 f000 	lsr.w	r0, r3, r0
 80039a4:	bd38      	pop	{r3, r4, r5, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039a6:	480d      	ldr	r0, [pc, #52]	; (80039dc <HAL_RCC_GetPCLK1Freq+0x88>)
 80039a8:	e7df      	b.n	800396a <HAL_RCC_GetPCLK1Freq+0x16>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80039aa:	6813      	ldr	r3, [r2, #0]
 80039ac:	069b      	lsls	r3, r3, #26
 80039ae:	d508      	bpl.n	80039c2 <HAL_RCC_GetPCLK1Freq+0x6e>
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80039b0:	6813      	ldr	r3, [r2, #0]
 80039b2:	480b      	ldr	r0, [pc, #44]	; (80039e0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80039b4:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80039b8:	40d8      	lsrs	r0, r3
 80039ba:	e7d6      	b.n	800396a <HAL_RCC_GetPCLK1Freq+0x16>
 80039bc:	f7ff fa46 	bl	8002e4c <HAL_RCC_GetSysClockFreq.part.0>
 80039c0:	e7d3      	b.n	800396a <HAL_RCC_GetPCLK1Freq+0x16>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80039c2:	4807      	ldr	r0, [pc, #28]	; (80039e0 <HAL_RCC_GetPCLK1Freq+0x8c>)
 80039c4:	e7d1      	b.n	800396a <HAL_RCC_GetPCLK1Freq+0x16>
 80039c6:	bf00      	nop
 80039c8:	58024400 	.word	0x58024400
 80039cc:	003d0900 	.word	0x003d0900
 80039d0:	080067f8 	.word	0x080067f8
 80039d4:	24000004 	.word	0x24000004
 80039d8:	24000000 	.word	0x24000000
 80039dc:	017d7840 	.word	0x017d7840
 80039e0:	03d09000 	.word	0x03d09000

080039e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80039e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80039e6:	4c3a      	ldr	r4, [pc, #232]	; (8003ad0 <RCCEx_PLL2_Config+0xec>)
 80039e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80039ea:	f003 0303 	and.w	r3, r3, #3
 80039ee:	2b03      	cmp	r3, #3
 80039f0:	d067      	beq.n	8003ac2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80039f2:	6823      	ldr	r3, [r4, #0]
 80039f4:	4606      	mov	r6, r0
 80039f6:	460f      	mov	r7, r1
 80039f8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80039fc:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039fe:	f7fd fddb 	bl	80015b8 <HAL_GetTick>
 8003a02:	4605      	mov	r5, r0

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a04:	e004      	b.n	8003a10 <RCCEx_PLL2_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003a06:	f7fd fdd7 	bl	80015b8 <HAL_GetTick>
 8003a0a:	1b43      	subs	r3, r0, r5
 8003a0c:	2b02      	cmp	r3, #2
 8003a0e:	d856      	bhi.n	8003abe <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8003a10:	6823      	ldr	r3, [r4, #0]
 8003a12:	011a      	lsls	r2, r3, #4
 8003a14:	d4f7      	bmi.n	8003a06 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8003a16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003a18:	6832      	ldr	r2, [r6, #0]
 8003a1a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8003a1e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8003a22:	62a3      	str	r3, [r4, #40]	; 0x28
 8003a24:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8003a28:	3b01      	subs	r3, #1
 8003a2a:	3a01      	subs	r2, #1
 8003a2c:	025b      	lsls	r3, r3, #9
 8003a2e:	0412      	lsls	r2, r2, #16
 8003a30:	b29b      	uxth	r3, r3
 8003a32:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8003a36:	4313      	orrs	r3, r2
 8003a38:	6872      	ldr	r2, [r6, #4]
 8003a3a:	3a01      	subs	r2, #1
 8003a3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a40:	4313      	orrs	r3, r2
 8003a42:	6932      	ldr	r2, [r6, #16]
 8003a44:	3a01      	subs	r2, #1
 8003a46:	0612      	lsls	r2, r2, #24
 8003a48:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8003a50:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003a52:	6972      	ldr	r2, [r6, #20]
 8003a54:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003a58:	4313      	orrs	r3, r2
 8003a5a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003a5c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a5e:	69b3      	ldr	r3, [r6, #24]
 8003a60:	f022 0220 	bic.w	r2, r2, #32
 8003a64:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003a66:	4b1b      	ldr	r3, [pc, #108]	; (8003ad4 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8003a68:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8003a6a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003a6c:	f022 0210 	bic.w	r2, r2, #16
 8003a70:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8003a72:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003a74:	69f2      	ldr	r2, [r6, #28]
 8003a76:	400b      	ands	r3, r1
 8003a78:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003a7c:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8003a7e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003a80:	f043 0310 	orr.w	r3, r3, #16
 8003a84:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003a86:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003a88:	b1ef      	cbz	r7, 8003ac6 <RCCEx_PLL2_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003a8a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8003a8c:	bf0c      	ite	eq
 8003a8e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8003a92:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8003a96:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8003a98:	4c0d      	ldr	r4, [pc, #52]	; (8003ad0 <RCCEx_PLL2_Config+0xec>)
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003aa0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003aa2:	f7fd fd89 	bl	80015b8 <HAL_GetTick>
 8003aa6:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003aa8:	e004      	b.n	8003ab4 <RCCEx_PLL2_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8003aaa:	f7fd fd85 	bl	80015b8 <HAL_GetTick>
 8003aae:	1b40      	subs	r0, r0, r5
 8003ab0:	2802      	cmp	r0, #2
 8003ab2:	d804      	bhi.n	8003abe <RCCEx_PLL2_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8003ab4:	6823      	ldr	r3, [r4, #0]
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	d5f7      	bpl.n	8003aaa <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 8003aba:	2000      	movs	r0, #0
}
 8003abc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003abe:	2003      	movs	r0, #3
}
 8003ac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003ac2:	2001      	movs	r0, #1
}
 8003ac4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8003ac6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003aca:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003acc:	e7e4      	b.n	8003a98 <RCCEx_PLL2_Config+0xb4>
 8003ace:	bf00      	nop
 8003ad0:	58024400 	.word	0x58024400
 8003ad4:	ffff0007 	.word	0xffff0007

08003ad8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8003ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8003ada:	4c3a      	ldr	r4, [pc, #232]	; (8003bc4 <RCCEx_PLL3_Config+0xec>)
 8003adc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003ade:	f003 0303 	and.w	r3, r3, #3
 8003ae2:	2b03      	cmp	r3, #3
 8003ae4:	d067      	beq.n	8003bb6 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8003ae6:	6823      	ldr	r3, [r4, #0]
 8003ae8:	4606      	mov	r6, r0
 8003aea:	460f      	mov	r7, r1
 8003aec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003af0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af2:	f7fd fd61 	bl	80015b8 <HAL_GetTick>
 8003af6:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003af8:	e004      	b.n	8003b04 <RCCEx_PLL3_Config+0x2c>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003afa:	f7fd fd5d 	bl	80015b8 <HAL_GetTick>
 8003afe:	1b43      	subs	r3, r0, r5
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d856      	bhi.n	8003bb2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8003b04:	6823      	ldr	r3, [r4, #0]
 8003b06:	009a      	lsls	r2, r3, #2
 8003b08:	d4f7      	bmi.n	8003afa <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8003b0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003b0c:	6832      	ldr	r2, [r6, #0]
 8003b0e:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8003b12:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8003b16:	62a3      	str	r3, [r4, #40]	; 0x28
 8003b18:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8003b1c:	3b01      	subs	r3, #1
 8003b1e:	3a01      	subs	r2, #1
 8003b20:	025b      	lsls	r3, r3, #9
 8003b22:	0412      	lsls	r2, r2, #16
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	6872      	ldr	r2, [r6, #4]
 8003b2e:	3a01      	subs	r2, #1
 8003b30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b34:	4313      	orrs	r3, r2
 8003b36:	6932      	ldr	r2, [r6, #16]
 8003b38:	3a01      	subs	r2, #1
 8003b3a:	0612      	lsls	r2, r2, #24
 8003b3c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8003b40:	4313      	orrs	r3, r2
 8003b42:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8003b44:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b46:	6972      	ldr	r2, [r6, #20]
 8003b48:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003b50:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003b52:	69b3      	ldr	r3, [r6, #24]
 8003b54:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003b58:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003b5a:	4b1b      	ldr	r3, [pc, #108]	; (8003bc8 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8003b5c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 8003b5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003b60:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003b64:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8003b66:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8003b68:	69f2      	ldr	r2, [r6, #28]
 8003b6a:	400b      	ands	r3, r1
 8003b6c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003b70:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8003b72:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003b74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b78:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003b7a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if (Divider == DIVIDER_P_UPDATE)
 8003b7c:	b1ef      	cbz	r7, 8003bba <RCCEx_PLL3_Config+0xe2>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8003b7e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8003b80:	bf0c      	ite	eq
 8003b82:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8003b86:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 8003b8a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8003b8c:	4c0d      	ldr	r4, [pc, #52]	; (8003bc4 <RCCEx_PLL3_Config+0xec>)
 8003b8e:	6823      	ldr	r3, [r4, #0]
 8003b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b94:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b96:	f7fd fd0f 	bl	80015b8 <HAL_GetTick>
 8003b9a:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003b9c:	e004      	b.n	8003ba8 <RCCEx_PLL3_Config+0xd0>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8003b9e:	f7fd fd0b 	bl	80015b8 <HAL_GetTick>
 8003ba2:	1b40      	subs	r0, r0, r5
 8003ba4:	2802      	cmp	r0, #2
 8003ba6:	d804      	bhi.n	8003bb2 <RCCEx_PLL3_Config+0xda>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	d5f7      	bpl.n	8003b9e <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 8003bae:	2000      	movs	r0, #0
}
 8003bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003bb2:	2003      	movs	r0, #3
}
 8003bb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003bb6:	2001      	movs	r0, #1
}
 8003bb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8003bba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003bbe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003bc0:	e7e4      	b.n	8003b8c <RCCEx_PLL3_Config+0xb4>
 8003bc2:	bf00      	nop
 8003bc4:	58024400 	.word	0x58024400
 8003bc8:	ffff0007 	.word	0xffff0007

08003bcc <HAL_RCCEx_PeriphCLKConfig>:
{
 8003bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bd0:	e9d0 3200 	ldrd	r3, r2, [r0]
{
 8003bd4:	4604      	mov	r4, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bd6:	011f      	lsls	r7, r3, #4
 8003bd8:	f003 6600 	and.w	r6, r3, #134217728	; 0x8000000
 8003bdc:	d51d      	bpl.n	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003bde:	6ec1      	ldr	r1, [r0, #108]	; 0x6c
 8003be0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003be4:	f000 8560 	beq.w	80046a8 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 8003be8:	d824      	bhi.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8003bea:	2900      	cmp	r1, #0
 8003bec:	f000 8479 	beq.w	80044e2 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003bf0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8003bf4:	d121      	bne.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x6e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003bf6:	2102      	movs	r1, #2
 8003bf8:	3008      	adds	r0, #8
 8003bfa:	f7ff fef3 	bl	80039e4 <RCCEx_PLL2_Config>
 8003bfe:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 8003c00:	2e00      	cmp	r6, #0
 8003c02:	f040 854d 	bne.w	80046a0 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c06:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c08:	e9d4 3200 	ldrd	r3, r2, [r4]
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c0c:	4dad      	ldr	r5, [pc, #692]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003c0e:	2600      	movs	r6, #0
 8003c10:	6d28      	ldr	r0, [r5, #80]	; 0x50
 8003c12:	f420 1040 	bic.w	r0, r0, #3145728	; 0x300000
 8003c16:	4301      	orrs	r1, r0
 8003c18:	6529      	str	r1, [r5, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c1a:	05dd      	lsls	r5, r3, #23
 8003c1c:	d511      	bpl.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x76>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003c1e:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8003c20:	2904      	cmp	r1, #4
 8003c22:	f200 85ef 	bhi.w	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc38>
 8003c26:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003c2a:	0570      	.short	0x0570
 8003c2c:	05800577 	.word	0x05800577
 8003c30:	03380338 	.word	0x03380338
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c34:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8003c38:	d0e8      	beq.n	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x40>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c3a:	05dd      	lsls	r5, r3, #23
    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c3c:	f04f 0601 	mov.w	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c40:	d4ed      	bmi.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch (PeriphClkInit->Sai1ClockSelection)
 8003c42:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003c44:	0598      	lsls	r0, r3, #22
 8003c46:	d51d      	bpl.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai23ClockSelection)
 8003c48:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8003c4a:	2980      	cmp	r1, #128	; 0x80
 8003c4c:	f000 8549 	beq.w	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xb16>
 8003c50:	f200 8107 	bhi.w	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x296>
 8003c54:	2900      	cmp	r1, #0
 8003c56:	f000 8451 	beq.w	80044fc <HAL_RCCEx_PeriphCLKConfig+0x930>
 8003c5a:	2940      	cmp	r1, #64	; 0x40
 8003c5c:	f040 8108 	bne.w	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003c60:	2100      	movs	r1, #0
 8003c62:	f104 0008 	add.w	r0, r4, #8
 8003c66:	f7ff febd 	bl	80039e4 <RCCEx_PLL2_Config>
 8003c6a:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003c6c:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003c70:	2d00      	cmp	r5, #0
 8003c72:	f040 8418 	bne.w	80044a6 <HAL_RCCEx_PeriphCLKConfig+0x8da>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003c76:	4f93      	ldr	r7, [pc, #588]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003c78:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8003c7a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003c7c:	f421 71e0 	bic.w	r1, r1, #448	; 0x1c0
 8003c80:	4301      	orrs	r1, r0
 8003c82:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003c84:	0559      	lsls	r1, r3, #21
 8003c86:	d521      	bpl.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x100>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003c88:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8003c8c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8003c90:	f000 8513 	beq.w	80046ba <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8003c94:	f200 80ef 	bhi.w	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
 8003c98:	2900      	cmp	r1, #0
 8003c9a:	f000 8436 	beq.w	800450a <HAL_RCCEx_PeriphCLKConfig+0x93e>
 8003c9e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8003ca2:	f040 80f0 	bne.w	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ca6:	2100      	movs	r1, #0
 8003ca8:	f104 0008 	add.w	r0, r4, #8
 8003cac:	f7ff fe9a 	bl	80039e4 <RCCEx_PLL2_Config>
 8003cb0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003cb2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003cb6:	2d00      	cmp	r5, #0
 8003cb8:	f040 83f8 	bne.w	80044ac <HAL_RCCEx_PeriphCLKConfig+0x8e0>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003cbc:	4f81      	ldr	r7, [pc, #516]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003cbe:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 8003cc2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003cc4:	f421 0160 	bic.w	r1, r1, #14680064	; 0xe00000
 8003cc8:	4301      	orrs	r1, r0
 8003cca:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003ccc:	051f      	lsls	r7, r3, #20
 8003cce:	d521      	bpl.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003cd0:	f8d4 10b0 	ldr.w	r1, [r4, #176]	; 0xb0
 8003cd4:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8003cd8:	f000 84f9 	beq.w	80046ce <HAL_RCCEx_PeriphCLKConfig+0xb02>
 8003cdc:	f200 80d6 	bhi.w	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x2c0>
 8003ce0:	2900      	cmp	r1, #0
 8003ce2:	f000 8419 	beq.w	8004518 <HAL_RCCEx_PeriphCLKConfig+0x94c>
 8003ce6:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8003cea:	f040 80d7 	bne.w	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cee:	2100      	movs	r1, #0
 8003cf0:	f104 0008 	add.w	r0, r4, #8
 8003cf4:	f7ff fe76 	bl	80039e4 <RCCEx_PLL2_Config>
 8003cf8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003cfa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003cfe:	2d00      	cmp	r5, #0
 8003d00:	f040 83db 	bne.w	80044ba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003d04:	4f6f      	ldr	r7, [pc, #444]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003d06:	f8d4 00b0 	ldr.w	r0, [r4, #176]	; 0xb0
 8003d0a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003d0c:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 8003d10:	4301      	orrs	r1, r0
 8003d12:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003d14:	0198      	lsls	r0, r3, #6
 8003d16:	d518      	bpl.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    switch (PeriphClkInit->QspiClockSelection)
 8003d18:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8003d1a:	2920      	cmp	r1, #32
 8003d1c:	f000 8499 	beq.w	8004652 <HAL_RCCEx_PeriphCLKConfig+0xa86>
 8003d20:	f200 80bf 	bhi.w	8003ea2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
 8003d24:	b139      	cbz	r1, 8003d36 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8003d26:	2910      	cmp	r1, #16
 8003d28:	f040 80be 	bne.w	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d2c:	4865      	ldr	r0, [pc, #404]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003d2e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003d30:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003d34:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8003d36:	2d00      	cmp	r5, #0
 8003d38:	f040 8405 	bne.w	8004546 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003d3c:	4f61      	ldr	r7, [pc, #388]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003d3e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003d40:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003d42:	f021 0130 	bic.w	r1, r1, #48	; 0x30
 8003d46:	4301      	orrs	r1, r0
 8003d48:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003d4a:	04d9      	lsls	r1, r3, #19
 8003d4c:	d51f      	bpl.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003d4e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8003d50:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8003d54:	f000 84cf 	beq.w	80046f6 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 8003d58:	f200 80a9 	bhi.w	8003eae <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003d5c:	2900      	cmp	r1, #0
 8003d5e:	f000 83c7 	beq.w	80044f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003d62:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003d66:	f040 80aa 	bne.w	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	f104 0008 	add.w	r0, r4, #8
 8003d70:	f7ff fe38 	bl	80039e4 <RCCEx_PLL2_Config>
 8003d74:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003d76:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003d7a:	2d00      	cmp	r5, #0
 8003d7c:	f040 839b 	bne.w	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x8ea>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003d80:	4f50      	ldr	r7, [pc, #320]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003d82:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8003d84:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003d86:	f421 41e0 	bic.w	r1, r1, #28672	; 0x7000
 8003d8a:	4301      	orrs	r1, r0
 8003d8c:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003d8e:	049f      	lsls	r7, r3, #18
 8003d90:	d51d      	bpl.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x202>
    switch (PeriphClkInit->Spi45ClockSelection)
 8003d92:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8003d94:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8003d98:	f000 840e 	beq.w	80045b8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>
 8003d9c:	f200 8094 	bhi.w	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 8003da0:	b159      	cbz	r1, 8003dba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003da2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003da6:	f040 8099 	bne.w	8003edc <HAL_RCCEx_PeriphCLKConfig+0x310>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003daa:	2101      	movs	r1, #1
 8003dac:	f104 0008 	add.w	r0, r4, #8
 8003db0:	f7ff fe18 	bl	80039e4 <RCCEx_PLL2_Config>
 8003db4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003db6:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003dba:	2d00      	cmp	r5, #0
 8003dbc:	f040 83bf 	bne.w	800453e <HAL_RCCEx_PeriphCLKConfig+0x972>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003dc0:	4f40      	ldr	r7, [pc, #256]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003dc2:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8003dc4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003dc6:	f421 21e0 	bic.w	r1, r1, #458752	; 0x70000
 8003dca:	4301      	orrs	r1, r0
 8003dcc:	6539      	str	r1, [r7, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003dce:	0458      	lsls	r0, r3, #17
 8003dd0:	d51f      	bpl.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x246>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003dd2:	f8d4 10b4 	ldr.w	r1, [r4, #180]	; 0xb4
 8003dd6:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003dda:	f000 83f9 	beq.w	80045d0 <HAL_RCCEx_PeriphCLKConfig+0xa04>
 8003dde:	f200 8080 	bhi.w	8003ee2 <HAL_RCCEx_PeriphCLKConfig+0x316>
 8003de2:	b159      	cbz	r1, 8003dfc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003de4:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8003de8:	f040 8083 	bne.w	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x326>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003dec:	2101      	movs	r1, #1
 8003dee:	f104 0008 	add.w	r0, r4, #8
 8003df2:	f7ff fdf7 	bl	80039e4 <RCCEx_PLL2_Config>
 8003df6:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003df8:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003dfc:	2d00      	cmp	r5, #0
 8003dfe:	f040 8396 	bne.w	800452e <HAL_RCCEx_PeriphCLKConfig+0x962>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003e02:	4f30      	ldr	r7, [pc, #192]	; (8003ec4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8003e04:	f8d4 00b4 	ldr.w	r0, [r4, #180]	; 0xb4
 8003e08:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003e0a:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 8003e0e:	4301      	orrs	r1, r0
 8003e10:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8003e12:	0159      	lsls	r1, r3, #5
 8003e14:	d509      	bpl.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    switch (PeriphClkInit->DsiClockSelection)
 8003e16:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8003e18:	2900      	cmp	r1, #0
 8003e1a:	f000 8290 	beq.w	800433e <HAL_RCCEx_PeriphCLKConfig+0x772>
 8003e1e:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003e22:	f000 8284 	beq.w	800432e <HAL_RCCEx_PeriphCLKConfig+0x762>
 8003e26:	2601      	movs	r6, #1
 8003e28:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003e2a:	041f      	lsls	r7, r3, #16
 8003e2c:	d50d      	bpl.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    switch (PeriphClkInit->FdcanClockSelection)
 8003e2e:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8003e30:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8003e34:	f000 83e2 	beq.w	80045fc <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003e38:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8003e3c:	f000 823c 	beq.w	80042b8 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
 8003e40:	2900      	cmp	r1, #0
 8003e42:	f000 8241 	beq.w	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x6fc>
 8003e46:	2601      	movs	r6, #1
 8003e48:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e4a:	01d8      	lsls	r0, r3, #7
 8003e4c:	d563      	bpl.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    switch (PeriphClkInit->FmcClockSelection)
 8003e4e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8003e50:	2903      	cmp	r1, #3
 8003e52:	f200 84d0 	bhi.w	80047f6 <HAL_RCCEx_PeriphCLKConfig+0xc2a>
 8003e56:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003e5a:	0054      	.short	0x0054
 8003e5c:	03d9004f 	.word	0x03d9004f
 8003e60:	0054      	.short	0x0054
    switch (PeriphClkInit->Sai23ClockSelection)
 8003e62:	29c0      	cmp	r1, #192	; 0xc0
 8003e64:	f43f af04 	beq.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003e68:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003e6c:	f43f af00 	beq.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003e70:	2601      	movs	r6, #1
 8003e72:	4635      	mov	r5, r6
 8003e74:	e706      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    switch (PeriphClkInit->Sai4AClockSelection)
 8003e76:	f5b1 0fc0 	cmp.w	r1, #6291456	; 0x600000
 8003e7a:	f43f af1c 	beq.w	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003e7e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8003e82:	f43f af18 	beq.w	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xea>
 8003e86:	2601      	movs	r6, #1
 8003e88:	4635      	mov	r5, r6
 8003e8a:	e71f      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x100>
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e8c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8003e90:	f43f af35 	beq.w	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x132>
 8003e94:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8003e98:	f43f af31 	beq.w	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x132>
 8003e9c:	2601      	movs	r6, #1
 8003e9e:	4635      	mov	r5, r6
 8003ea0:	e738      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x148>
    switch (PeriphClkInit->QspiClockSelection)
 8003ea2:	2930      	cmp	r1, #48	; 0x30
 8003ea4:	f43f af47 	beq.w	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 8003ea8:	2601      	movs	r6, #1
 8003eaa:	4635      	mov	r5, r6
 8003eac:	e74d      	b.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    switch (PeriphClkInit->Spi123ClockSelection)
 8003eae:	f5b1 5f40 	cmp.w	r1, #12288	; 0x3000
 8003eb2:	f43f af62 	beq.w	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003eb6:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 8003eba:	f43f af5e 	beq.w	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
 8003ebe:	2601      	movs	r6, #1
 8003ec0:	4635      	mov	r5, r6
 8003ec2:	e764      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8003ec4:	58024400 	.word	0x58024400
    switch (PeriphClkInit->Spi45ClockSelection)
 8003ec8:	f421 3080 	bic.w	r0, r1, #65536	; 0x10000
 8003ecc:	f5b0 2f80 	cmp.w	r0, #262144	; 0x40000
 8003ed0:	f43f af73 	beq.w	8003dba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003ed4:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 8003ed8:	f43f af6f 	beq.w	8003dba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003edc:	2601      	movs	r6, #1
 8003ede:	4635      	mov	r5, r6
 8003ee0:	e775      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x202>
    switch (PeriphClkInit->Spi6ClockSelection)
 8003ee2:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8003ee6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003eea:	d087      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003eec:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8003ef0:	d084      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x230>
 8003ef2:	2601      	movs	r6, #1
 8003ef4:	4635      	mov	r5, r6
 8003ef6:	e78c      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x246>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ef8:	4839      	ldr	r0, [pc, #228]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x414>)
 8003efa:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8003efc:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003f00:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8003f02:	2d00      	cmp	r5, #0
 8003f04:	f040 8315 	bne.w	8004532 <HAL_RCCEx_PeriphCLKConfig+0x966>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003f08:	4f35      	ldr	r7, [pc, #212]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x414>)
 8003f0a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003f0c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8003f0e:	f021 0103 	bic.w	r1, r1, #3
 8003f12:	4301      	orrs	r1, r0
 8003f14:	64f9      	str	r1, [r7, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f16:	0259      	lsls	r1, r3, #9
 8003f18:	f100 823f 	bmi.w	800439a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003f1c:	07d8      	lsls	r0, r3, #31
 8003f1e:	d530      	bpl.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    switch (PeriphClkInit->Usart16ClockSelection)
 8003f20:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8003f24:	2928      	cmp	r1, #40	; 0x28
 8003f26:	d82a      	bhi.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
 8003f28:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003f2c:	0029021c 	.word	0x0029021c
 8003f30:	00290029 	.word	0x00290029
 8003f34:	00290029 	.word	0x00290029
 8003f38:	00290029 	.word	0x00290029
 8003f3c:	00290214 	.word	0x00290214
 8003f40:	00290029 	.word	0x00290029
 8003f44:	00290029 	.word	0x00290029
 8003f48:	00290029 	.word	0x00290029
 8003f4c:	00290420 	.word	0x00290420
 8003f50:	00290029 	.word	0x00290029
 8003f54:	00290029 	.word	0x00290029
 8003f58:	00290029 	.word	0x00290029
 8003f5c:	0029021c 	.word	0x0029021c
 8003f60:	00290029 	.word	0x00290029
 8003f64:	00290029 	.word	0x00290029
 8003f68:	00290029 	.word	0x00290029
 8003f6c:	0029021c 	.word	0x0029021c
 8003f70:	00290029 	.word	0x00290029
 8003f74:	00290029 	.word	0x00290029
 8003f78:	00290029 	.word	0x00290029
 8003f7c:	021c      	.short	0x021c
 8003f7e:	2601      	movs	r6, #1
 8003f80:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003f82:	0799      	lsls	r1, r3, #30
 8003f84:	d51d      	bpl.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003f86:	6fe1      	ldr	r1, [r4, #124]	; 0x7c
 8003f88:	2905      	cmp	r1, #5
 8003f8a:	f200 8430 	bhi.w	80047ee <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003f8e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003f92:	000e      	.short	0x000e
 8003f94:	03d50006 	.word	0x03d50006
 8003f98:	000e000e 	.word	0x000e000e
 8003f9c:	000e      	.short	0x000e
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	f104 0008 	add.w	r0, r4, #8
 8003fa4:	f7ff fd1e 	bl	80039e4 <RCCEx_PLL2_Config>
 8003fa8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003faa:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003fae:	2d00      	cmp	r5, #0
 8003fb0:	f040 82c1 	bne.w	8004536 <HAL_RCCEx_PeriphCLKConfig+0x96a>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003fb4:	4f0a      	ldr	r7, [pc, #40]	; (8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x414>)
 8003fb6:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8003fb8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fba:	f021 0107 	bic.w	r1, r1, #7
 8003fbe:	4301      	orrs	r1, r0
 8003fc0:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003fc2:	075f      	lsls	r7, r3, #29
 8003fc4:	d521      	bpl.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x43e>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003fc6:	f8d4 1098 	ldr.w	r1, [r4, #152]	; 0x98
 8003fca:	2905      	cmp	r1, #5
 8003fcc:	f200 8417 	bhi.w	80047fe <HAL_RCCEx_PeriphCLKConfig+0xc32>
 8003fd0:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003fd4:	00080010 	.word	0x00080010
 8003fd8:	001003c0 	.word	0x001003c0
 8003fdc:	00100010 	.word	0x00100010
 8003fe0:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003fe4:	2101      	movs	r1, #1
 8003fe6:	f104 0008 	add.w	r0, r4, #8
 8003fea:	f7ff fcfb 	bl	80039e4 <RCCEx_PLL2_Config>
 8003fee:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003ff0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8003ff4:	2d00      	cmp	r5, #0
 8003ff6:	f040 82a0 	bne.w	800453a <HAL_RCCEx_PeriphCLKConfig+0x96e>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ffa:	4fae      	ldr	r7, [pc, #696]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8003ffc:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8004000:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004002:	f021 0107 	bic.w	r1, r1, #7
 8004006:	4301      	orrs	r1, r0
 8004008:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800400a:	0698      	lsls	r0, r3, #26
 800400c:	d51f      	bpl.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim1ClockSelection)
 800400e:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8004012:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004016:	f000 82e6 	beq.w	80045e6 <HAL_RCCEx_PeriphCLKConfig+0xa1a>
 800401a:	f200 810b 	bhi.w	8004234 <HAL_RCCEx_PeriphCLKConfig+0x668>
 800401e:	b159      	cbz	r1, 8004038 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8004020:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
 8004024:	f040 8110 	bne.w	8004248 <HAL_RCCEx_PeriphCLKConfig+0x67c>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004028:	2100      	movs	r1, #0
 800402a:	f104 0008 	add.w	r0, r4, #8
 800402e:	f7ff fcd9 	bl	80039e4 <RCCEx_PLL2_Config>
 8004032:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004034:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004038:	2d00      	cmp	r5, #0
 800403a:	f040 8287 	bne.w	800454c <HAL_RCCEx_PeriphCLKConfig+0x980>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800403e:	4f9d      	ldr	r7, [pc, #628]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8004040:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 8004044:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004046:	f021 41e0 	bic.w	r1, r1, #1879048192	; 0x70000000
 800404a:	4301      	orrs	r1, r0
 800404c:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800404e:	0659      	lsls	r1, r3, #25
 8004050:	d51f      	bpl.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004052:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 8004056:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800405a:	f000 82e2 	beq.w	8004622 <HAL_RCCEx_PeriphCLKConfig+0xa56>
 800405e:	f200 80f6 	bhi.w	800424e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8004062:	b159      	cbz	r1, 800407c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004064:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004068:	f040 80fb 	bne.w	8004262 <HAL_RCCEx_PeriphCLKConfig+0x696>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800406c:	2100      	movs	r1, #0
 800406e:	f104 0008 	add.w	r0, r4, #8
 8004072:	f7ff fcb7 	bl	80039e4 <RCCEx_PLL2_Config>
 8004076:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004078:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800407c:	2d00      	cmp	r5, #0
 800407e:	f040 8254 	bne.w	800452a <HAL_RCCEx_PeriphCLKConfig+0x95e>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004082:	4f8c      	ldr	r7, [pc, #560]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8004084:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8004088:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800408a:	f421 51e0 	bic.w	r1, r1, #7168	; 0x1c00
 800408e:	4301      	orrs	r1, r0
 8004090:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004092:	061f      	lsls	r7, r3, #24
 8004094:	d51f      	bpl.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004096:	f8d4 10a4 	ldr.w	r1, [r4, #164]	; 0xa4
 800409a:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
 800409e:	f000 82cc 	beq.w	800463a <HAL_RCCEx_PeriphCLKConfig+0xa6e>
 80040a2:	f200 80e1 	bhi.w	8004268 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 80040a6:	b159      	cbz	r1, 80040c0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 80040a8:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 80040ac:	f040 80e6 	bne.w	800427c <HAL_RCCEx_PeriphCLKConfig+0x6b0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80040b0:	2100      	movs	r1, #0
 80040b2:	f104 0008 	add.w	r0, r4, #8
 80040b6:	f7ff fc95 	bl	80039e4 <RCCEx_PLL2_Config>
 80040ba:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80040bc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80040c0:	2d00      	cmp	r5, #0
 80040c2:	f040 823e 	bne.w	8004542 <HAL_RCCEx_PeriphCLKConfig+0x976>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80040c6:	4f7b      	ldr	r7, [pc, #492]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80040c8:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80040cc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80040ce:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80040d2:	4301      	orrs	r1, r0
 80040d4:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80040d6:	0718      	lsls	r0, r3, #28
 80040d8:	d50b      	bpl.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80040da:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80040de:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 80040e2:	f000 82c3 	beq.w	800466c <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80040e6:	4f73      	ldr	r7, [pc, #460]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80040e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80040ea:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 80040ee:	4301      	orrs	r1, r0
 80040f0:	6579      	str	r1, [r7, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80040f2:	06d9      	lsls	r1, r3, #27
 80040f4:	d50b      	bpl.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x542>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80040f6:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80040fa:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 80040fe:	f000 82c2 	beq.w	8004686 <HAL_RCCEx_PeriphCLKConfig+0xaba>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004102:	4f6c      	ldr	r7, [pc, #432]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8004104:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004106:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 800410a:	4301      	orrs	r1, r0
 800410c:	65b9      	str	r1, [r7, #88]	; 0x58
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800410e:	031f      	lsls	r7, r3, #12
 8004110:	d50e      	bpl.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x564>
    switch (PeriphClkInit->AdcClockSelection)
 8004112:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8004116:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 800411a:	f000 80e0 	beq.w	80042de <HAL_RCCEx_PeriphCLKConfig+0x712>
 800411e:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8004122:	f000 80e4 	beq.w	80042ee <HAL_RCCEx_PeriphCLKConfig+0x722>
 8004126:	2900      	cmp	r1, #0
 8004128:	f000 8235 	beq.w	8004596 <HAL_RCCEx_PeriphCLKConfig+0x9ca>
 800412c:	2601      	movs	r6, #1
 800412e:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004130:	0358      	lsls	r0, r3, #13
 8004132:	d50f      	bpl.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x588>
    switch (PeriphClkInit->UsbClockSelection)
 8004134:	f8d4 108c 	ldr.w	r1, [r4, #140]	; 0x8c
 8004138:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800413c:	f000 80e3 	beq.w	8004306 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8004140:	f5b1 1f40 	cmp.w	r1, #3145728	; 0x300000
 8004144:	f000 80e7 	beq.w	8004316 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 8004148:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800414c:	f000 821b 	beq.w	8004586 <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8004150:	2601      	movs	r6, #1
 8004152:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004154:	03d9      	lsls	r1, r3, #15
 8004156:	d509      	bpl.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    switch (PeriphClkInit->SdmmcClockSelection)
 8004158:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800415a:	2900      	cmp	r1, #0
 800415c:	f000 820a 	beq.w	8004574 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
 8004160:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8004164:	f000 81ab 	beq.w	80044be <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 8004168:	2601      	movs	r6, #1
 800416a:	4635      	mov	r5, r6
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800416c:	009f      	lsls	r7, r3, #2
 800416e:	f100 8156 	bmi.w	800441e <HAL_RCCEx_PeriphCLKConfig+0x852>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004172:	0398      	lsls	r0, r3, #14
 8004174:	d50c      	bpl.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->RngClockSelection)
 8004176:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
 800417a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800417e:	f000 81ef 	beq.w	8004560 <HAL_RCCEx_PeriphCLKConfig+0x994>
 8004182:	d97e      	bls.n	8004282 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8004184:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8004188:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800418c:	d07b      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x6ba>
 800418e:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004190:	02d9      	lsls	r1, r3, #11
 8004192:	d506      	bpl.n	80041a2 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004194:	4847      	ldr	r0, [pc, #284]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 8004196:	6fa5      	ldr	r5, [r4, #120]	; 0x78
 8004198:	6d01      	ldr	r1, [r0, #80]	; 0x50
 800419a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800419e:	4329      	orrs	r1, r5
 80041a0:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80041a2:	00df      	lsls	r7, r3, #3
 80041a4:	d507      	bpl.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80041a6:	4843      	ldr	r0, [pc, #268]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80041a8:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 80041ac:	6901      	ldr	r1, [r0, #16]
 80041ae:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 80041b2:	4329      	orrs	r1, r5
 80041b4:	6101      	str	r1, [r0, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80041b6:	029d      	lsls	r5, r3, #10
 80041b8:	d506      	bpl.n	80041c8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80041ba:	483e      	ldr	r0, [pc, #248]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80041bc:	6f25      	ldr	r5, [r4, #112]	; 0x70
 80041be:	6d01      	ldr	r1, [r0, #80]	; 0x50
 80041c0:	f021 7180 	bic.w	r1, r1, #16777216	; 0x1000000
 80041c4:	4329      	orrs	r1, r5
 80041c6:	6501      	str	r1, [r0, #80]	; 0x50
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80041c8:	0058      	lsls	r0, r3, #1
 80041ca:	d509      	bpl.n	80041e0 <HAL_RCCEx_PeriphCLKConfig+0x614>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80041cc:	4939      	ldr	r1, [pc, #228]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80041ce:	6908      	ldr	r0, [r1, #16]
 80041d0:	f420 4000 	bic.w	r0, r0, #32768	; 0x8000
 80041d4:	6108      	str	r0, [r1, #16]
 80041d6:	6908      	ldr	r0, [r1, #16]
 80041d8:	f8d4 50c0 	ldr.w	r5, [r4, #192]	; 0xc0
 80041dc:	4328      	orrs	r0, r5
 80041de:	6108      	str	r0, [r1, #16]
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	da06      	bge.n	80041f2 <HAL_RCCEx_PeriphCLKConfig+0x626>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80041e4:	4833      	ldr	r0, [pc, #204]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80041e6:	6da5      	ldr	r5, [r4, #88]	; 0x58
 80041e8:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80041ea:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80041ee:	4329      	orrs	r1, r5
 80041f0:	64c1      	str	r1, [r0, #76]	; 0x4c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80041f2:	0219      	lsls	r1, r3, #8
 80041f4:	d507      	bpl.n	8004206 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80041f6:	492f      	ldr	r1, [pc, #188]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80041f8:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80041fc:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 80041fe:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8004202:	4303      	orrs	r3, r0
 8004204:	654b      	str	r3, [r1, #84]	; 0x54
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004206:	07d3      	lsls	r3, r2, #31
 8004208:	f100 8136 	bmi.w	8004478 <HAL_RCCEx_PeriphCLKConfig+0x8ac>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800420c:	0797      	lsls	r7, r2, #30
 800420e:	f100 8128 	bmi.w	8004462 <HAL_RCCEx_PeriphCLKConfig+0x896>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004212:	0755      	lsls	r5, r2, #29
 8004214:	f100 811a 	bmi.w	800444c <HAL_RCCEx_PeriphCLKConfig+0x880>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004218:	0710      	lsls	r0, r2, #28
 800421a:	f100 810c 	bmi.w	8004436 <HAL_RCCEx_PeriphCLKConfig+0x86a>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800421e:	06d1      	lsls	r1, r2, #27
 8004220:	f100 80ac 	bmi.w	800437c <HAL_RCCEx_PeriphCLKConfig+0x7b0>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004224:	0692      	lsls	r2, r2, #26
 8004226:	f100 8132 	bmi.w	800448e <HAL_RCCEx_PeriphCLKConfig+0x8c2>
    return HAL_OK;
 800422a:	1e30      	subs	r0, r6, #0
 800422c:	bf18      	it	ne
 800422e:	2001      	movne	r0, #1
}
 8004230:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004234:	f021 5080 	bic.w	r0, r1, #268435456	; 0x10000000
 8004238:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800423c:	f43f aefc 	beq.w	8004038 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8004240:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
 8004244:	f43f aef8 	beq.w	8004038 <HAL_RCCEx_PeriphCLKConfig+0x46c>
 8004248:	2601      	movs	r6, #1
 800424a:	4635      	mov	r5, r6
 800424c:	e6ff      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x482>
    switch (PeriphClkInit->Lptim2ClockSelection)
 800424e:	f421 6080 	bic.w	r0, r1, #1024	; 0x400
 8004252:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8004256:	f43f af11 	beq.w	800407c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800425a:	f5b1 6f40 	cmp.w	r1, #3072	; 0xc00
 800425e:	f43f af0d 	beq.w	800407c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8004262:	2601      	movs	r6, #1
 8004264:	4635      	mov	r5, r6
 8004266:	e714      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004268:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
 800426c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004270:	f43f af26 	beq.w	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8004274:	f5b1 4fc0 	cmp.w	r1, #24576	; 0x6000
 8004278:	f43f af22 	beq.w	80040c0 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 800427c:	2601      	movs	r6, #1
 800427e:	4635      	mov	r5, r6
 8004280:	e729      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    switch (PeriphClkInit->RngClockSelection)
 8004282:	2900      	cmp	r1, #0
 8004284:	d183      	bne.n	800418e <HAL_RCCEx_PeriphCLKConfig+0x5c2>
    if (ret == HAL_OK)
 8004286:	2d00      	cmp	r5, #0
 8004288:	f040 8168 	bne.w	800455c <HAL_RCCEx_PeriphCLKConfig+0x990>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800428c:	4d09      	ldr	r5, [pc, #36]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 800428e:	6d68      	ldr	r0, [r5, #84]	; 0x54
 8004290:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8004294:	4301      	orrs	r1, r0
 8004296:	6569      	str	r1, [r5, #84]	; 0x54
 8004298:	e77a      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
    switch (PeriphClkInit->Sai1ClockSelection)
 800429a:	4635      	mov	r5, r6
    if (ret == HAL_OK)
 800429c:	2d00      	cmp	r5, #0
 800429e:	f040 8107 	bne.w	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x8e4>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042a2:	4f04      	ldr	r7, [pc, #16]	; (80042b4 <HAL_RCCEx_PeriphCLKConfig+0x6e8>)
 80042a4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80042a6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80042a8:	f021 0107 	bic.w	r1, r1, #7
 80042ac:	4301      	orrs	r1, r0
 80042ae:	6539      	str	r1, [r7, #80]	; 0x50
 80042b0:	e4c8      	b.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80042b2:	bf00      	nop
 80042b4:	58024400 	.word	0x58024400
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042b8:	2101      	movs	r1, #1
 80042ba:	f104 0008 	add.w	r0, r4, #8
 80042be:	f7ff fb91 	bl	80039e4 <RCCEx_PLL2_Config>
 80042c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80042c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80042c8:	2d00      	cmp	r5, #0
 80042ca:	f040 8145 	bne.w	8004558 <HAL_RCCEx_PeriphCLKConfig+0x98c>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042ce:	4fb8      	ldr	r7, [pc, #736]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80042d0:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80042d2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80042d4:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 80042d8:	4301      	orrs	r1, r0
 80042da:	6539      	str	r1, [r7, #80]	; 0x50
 80042dc:	e5b5      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x27e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80042de:	2102      	movs	r1, #2
 80042e0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80042e4:	f7ff fbf8 	bl	8003ad8 <RCCEx_PLL3_Config>
 80042e8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80042ea:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80042ee:	2d00      	cmp	r5, #0
 80042f0:	f040 8130 	bne.w	8004554 <HAL_RCCEx_PeriphCLKConfig+0x988>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80042f4:	4fae      	ldr	r7, [pc, #696]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80042f6:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 80042fa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80042fc:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8004300:	4301      	orrs	r1, r0
 8004302:	65b9      	str	r1, [r7, #88]	; 0x58
 8004304:	e714      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x564>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004306:	2101      	movs	r1, #1
 8004308:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800430c:	f7ff fbe4 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004310:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004312:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004316:	2d00      	cmp	r5, #0
 8004318:	f040 811a 	bne.w	8004550 <HAL_RCCEx_PeriphCLKConfig+0x984>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800431c:	4fa4      	ldr	r7, [pc, #656]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800431e:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8004322:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004324:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 8004328:	4301      	orrs	r1, r0
 800432a:	6579      	str	r1, [r7, #84]	; 0x54
 800432c:	e712      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x588>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800432e:	2101      	movs	r1, #1
 8004330:	f104 0008 	add.w	r0, r4, #8
 8004334:	f7ff fb56 	bl	80039e4 <RCCEx_PLL2_Config>
 8004338:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800433a:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800433e:	2d00      	cmp	r5, #0
 8004340:	f040 8116 	bne.w	8004570 <HAL_RCCEx_PeriphCLKConfig+0x9a4>
      __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8004344:	4f9a      	ldr	r7, [pc, #616]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004346:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004348:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800434a:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 800434e:	4301      	orrs	r1, r0
 8004350:	64f9      	str	r1, [r7, #76]	; 0x4c
 8004352:	e56a      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004354:	2101      	movs	r1, #1
 8004356:	f104 0008 	add.w	r0, r4, #8
 800435a:	f7ff fb43 	bl	80039e4 <RCCEx_PLL2_Config>
 800435e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004360:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004364:	2d00      	cmp	r5, #0
 8004366:	f040 80de 	bne.w	8004526 <HAL_RCCEx_PeriphCLKConfig+0x95a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800436a:	4f91      	ldr	r7, [pc, #580]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800436c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004370:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004372:	f021 0138 	bic.w	r1, r1, #56	; 0x38
 8004376:	4301      	orrs	r1, r0
 8004378:	6579      	str	r1, [r7, #84]	; 0x54
 800437a:	e602      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800437c:	f104 0528 	add.w	r5, r4, #40	; 0x28
 8004380:	2101      	movs	r1, #1
 8004382:	4628      	mov	r0, r5
 8004384:	f7ff fba8 	bl	8003ad8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 8004388:	2800      	cmp	r0, #0
 800438a:	f000 810e 	beq.w	80045aa <HAL_RCCEx_PeriphCLKConfig+0x9de>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800438e:	6863      	ldr	r3, [r4, #4]
 8004390:	069b      	lsls	r3, r3, #26
 8004392:	f140 8085 	bpl.w	80044a0 <HAL_RCCEx_PeriphCLKConfig+0x8d4>
 8004396:	4606      	mov	r6, r0
 8004398:	e07b      	b.n	8004492 <HAL_RCCEx_PeriphCLKConfig+0x8c6>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800439a:	4f86      	ldr	r7, [pc, #536]	; (80045b4 <HAL_RCCEx_PeriphCLKConfig+0x9e8>)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043a2:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80043a4:	f7fd f908 	bl	80015b8 <HAL_GetTick>
 80043a8:	4680      	mov	r8, r0
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043aa:	e006      	b.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0x7ee>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ac:	f7fd f904 	bl	80015b8 <HAL_GetTick>
 80043b0:	eba0 0008 	sub.w	r0, r0, r8
 80043b4:	2864      	cmp	r0, #100	; 0x64
 80043b6:	f200 81e5 	bhi.w	8004784 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	05da      	lsls	r2, r3, #23
 80043be:	d5f5      	bpl.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x7e0>
    if (ret == HAL_OK)
 80043c0:	2d00      	cmp	r5, #0
 80043c2:	f040 820f 	bne.w	80047e4 <HAL_RCCEx_PeriphCLKConfig+0xc18>
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80043c6:	4a7a      	ldr	r2, [pc, #488]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80043c8:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 80043cc:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80043ce:	4059      	eors	r1, r3
 80043d0:	f411 7f40 	tst.w	r1, #768	; 0x300
 80043d4:	d00b      	beq.n	80043ee <HAL_RCCEx_PeriphCLKConfig+0x822>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043d6:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80043d8:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043da:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80043de:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80043e2:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80043e4:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80043e6:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80043ea:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80043ec:	6711      	str	r1, [r2, #112]	; 0x70
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80043ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f2:	f000 81d9 	beq.w	80047a8 <HAL_RCCEx_PeriphCLKConfig+0xbdc>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043f6:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80043fa:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80043fe:	f000 81e7 	beq.w	80047d0 <HAL_RCCEx_PeriphCLKConfig+0xc04>
 8004402:	496b      	ldr	r1, [pc, #428]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004404:	690a      	ldr	r2, [r1, #16]
 8004406:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800440a:	610a      	str	r2, [r1, #16]
 800440c:	4868      	ldr	r0, [pc, #416]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800440e:	f3c3 010b 	ubfx	r1, r3, #0, #12
 8004412:	6f07      	ldr	r7, [r0, #112]	; 0x70
 8004414:	4339      	orrs	r1, r7
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004416:	e9d4 3200 	ldrd	r3, r2, [r4]
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800441a:	6701      	str	r1, [r0, #112]	; 0x70
 800441c:	e57e      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x350>
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800441e:	2102      	movs	r1, #2
 8004420:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004424:	f7ff fb58 	bl	8003ad8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004428:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800442c:	2800      	cmp	r0, #0
 800442e:	f43f aea0 	beq.w	8004172 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
      status = HAL_ERROR;
 8004432:	2601      	movs	r6, #1
 8004434:	e69d      	b.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004436:	2100      	movs	r1, #0
 8004438:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800443c:	f7ff fb4c 	bl	8003ad8 <RCCEx_PLL3_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004440:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8004442:	2800      	cmp	r0, #0
 8004444:	f43f aeeb 	beq.w	800421e <HAL_RCCEx_PeriphCLKConfig+0x652>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004448:	4606      	mov	r6, r0
 800444a:	e6e8      	b.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x652>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800444c:	2102      	movs	r1, #2
 800444e:	f104 0008 	add.w	r0, r4, #8
 8004452:	f7ff fac7 	bl	80039e4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004456:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8004458:	2800      	cmp	r0, #0
 800445a:	f43f aedd 	beq.w	8004218 <HAL_RCCEx_PeriphCLKConfig+0x64c>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800445e:	4606      	mov	r6, r0
 8004460:	e6da      	b.n	8004218 <HAL_RCCEx_PeriphCLKConfig+0x64c>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004462:	2101      	movs	r1, #1
 8004464:	f104 0008 	add.w	r0, r4, #8
 8004468:	f7ff fabc 	bl	80039e4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800446c:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 800446e:	2800      	cmp	r0, #0
 8004470:	f43f aecf 	beq.w	8004212 <HAL_RCCEx_PeriphCLKConfig+0x646>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004474:	4606      	mov	r6, r0
 8004476:	e6cc      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x646>
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004478:	2100      	movs	r1, #0
 800447a:	f104 0008 	add.w	r0, r4, #8
 800447e:	f7ff fab1 	bl	80039e4 <RCCEx_PLL2_Config>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004482:	6862      	ldr	r2, [r4, #4]
    if (ret == HAL_OK)
 8004484:	2800      	cmp	r0, #0
 8004486:	f43f aec1 	beq.w	800420c <HAL_RCCEx_PeriphCLKConfig+0x640>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800448a:	4606      	mov	r6, r0
 800448c:	e6be      	b.n	800420c <HAL_RCCEx_PeriphCLKConfig+0x640>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800448e:	f104 0528 	add.w	r5, r4, #40	; 0x28
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004492:	2102      	movs	r1, #2
 8004494:	4628      	mov	r0, r5
 8004496:	f7ff fb1f 	bl	8003ad8 <RCCEx_PLL3_Config>
    if (ret == HAL_OK)
 800449a:	2800      	cmp	r0, #0
 800449c:	f43f aec5 	beq.w	800422a <HAL_RCCEx_PeriphCLKConfig+0x65e>
  return HAL_ERROR;
 80044a0:	2001      	movs	r0, #1
}
 80044a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80044a6:	462e      	mov	r6, r5
 80044a8:	f7ff bbec 	b.w	8003c84 <HAL_RCCEx_PeriphCLKConfig+0xb8>
 80044ac:	462e      	mov	r6, r5
 80044ae:	e40d      	b.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x100>
 80044b0:	462e      	mov	r6, r5
 80044b2:	f7ff bbc7 	b.w	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x78>
 80044b6:	462e      	mov	r6, r5
 80044b8:	e469      	b.n	8003d8e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 80044ba:	462e      	mov	r6, r5
 80044bc:	e42a      	b.n	8003d14 <HAL_RCCEx_PeriphCLKConfig+0x148>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044be:	2102      	movs	r1, #2
 80044c0:	f104 0008 	add.w	r0, r4, #8
 80044c4:	f7ff fa8e 	bl	80039e4 <RCCEx_PLL2_Config>
 80044c8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80044ca:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80044ce:	2d00      	cmp	r5, #0
 80044d0:	d157      	bne.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x9b6>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80044d2:	4f37      	ldr	r7, [pc, #220]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80044d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80044d6:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80044d8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80044dc:	4301      	orrs	r1, r0
 80044de:	64f9      	str	r1, [r7, #76]	; 0x4c
 80044e0:	e644      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044e2:	4d33      	ldr	r5, [pc, #204]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80044e4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80044e6:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80044ea:	62e8      	str	r0, [r5, #44]	; 0x2c
    if (ret == HAL_OK)
 80044ec:	f7ff bb8e 	b.w	8003c0c <HAL_RCCEx_PeriphCLKConfig+0x40>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044f0:	482f      	ldr	r0, [pc, #188]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80044f2:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80044f4:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80044f8:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 80044fa:	e43e      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044fc:	482c      	ldr	r0, [pc, #176]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 80044fe:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004500:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004504:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 8004506:	f7ff bbb3 	b.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xa4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800450a:	4829      	ldr	r0, [pc, #164]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800450c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800450e:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004512:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 8004514:	f7ff bbcf 	b.w	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xea>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004518:	4825      	ldr	r0, [pc, #148]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 800451a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800451c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004520:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 8004522:	f7ff bbec 	b.w	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x132>
 8004526:	462e      	mov	r6, r5
 8004528:	e52b      	b.n	8003f82 <HAL_RCCEx_PeriphCLKConfig+0x3b6>
 800452a:	462e      	mov	r6, r5
 800452c:	e5b1      	b.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800452e:	462e      	mov	r6, r5
 8004530:	e46f      	b.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x246>
 8004532:	462e      	mov	r6, r5
 8004534:	e4ef      	b.n	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004536:	462e      	mov	r6, r5
 8004538:	e543      	b.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
 800453a:	462e      	mov	r6, r5
 800453c:	e565      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800453e:	462e      	mov	r6, r5
 8004540:	e445      	b.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x202>
 8004542:	462e      	mov	r6, r5
 8004544:	e5c7      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004546:	462e      	mov	r6, r5
 8004548:	f7ff bbff 	b.w	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x17e>
 800454c:	462e      	mov	r6, r5
 800454e:	e57e      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x482>
 8004550:	462e      	mov	r6, r5
 8004552:	e5ff      	b.n	8004154 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004554:	462e      	mov	r6, r5
 8004556:	e5eb      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x564>
 8004558:	462e      	mov	r6, r5
 800455a:	e476      	b.n	8003e4a <HAL_RCCEx_PeriphCLKConfig+0x27e>
 800455c:	462e      	mov	r6, r5
 800455e:	e617      	b.n	8004190 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004560:	4f13      	ldr	r7, [pc, #76]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004562:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004564:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8004568:	62f8      	str	r0, [r7, #44]	; 0x2c
    if (ret == HAL_OK)
 800456a:	2d00      	cmp	r5, #0
 800456c:	d1f6      	bne.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x990>
 800456e:	e68d      	b.n	800428c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
 8004570:	462e      	mov	r6, r5
 8004572:	e45a      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x25e>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004574:	480e      	ldr	r0, [pc, #56]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004576:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004578:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800457c:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 800457e:	2d00      	cmp	r5, #0
 8004580:	d0a7      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x906>
 8004582:	462e      	mov	r6, r5
 8004584:	e5f2      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x5a0>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004586:	480a      	ldr	r0, [pc, #40]	; (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x9e4>)
 8004588:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800458a:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 800458e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8004590:	2d00      	cmp	r5, #0
 8004592:	d1dd      	bne.n	8004550 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8004594:	e6c2      	b.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x750>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004596:	f104 0008 	add.w	r0, r4, #8
 800459a:	f7ff fa23 	bl	80039e4 <RCCEx_PLL2_Config>
 800459e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80045a0:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80045a4:	2d00      	cmp	r5, #0
 80045a6:	d1d5      	bne.n	8004554 <HAL_RCCEx_PeriphCLKConfig+0x988>
 80045a8:	e6a4      	b.n	80042f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 80045aa:	6862      	ldr	r2, [r4, #4]
 80045ac:	e63a      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x658>
 80045ae:	bf00      	nop
 80045b0:	58024400 	.word	0x58024400
 80045b4:	58024800 	.word	0x58024800
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045b8:	2101      	movs	r1, #1
 80045ba:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80045be:	f7ff fa8b 	bl	8003ad8 <RCCEx_PLL3_Config>
 80045c2:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80045c4:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80045c8:	2d00      	cmp	r5, #0
 80045ca:	d1b8      	bne.n	800453e <HAL_RCCEx_PeriphCLKConfig+0x972>
 80045cc:	f7ff bbf8 	b.w	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045d0:	2101      	movs	r1, #1
 80045d2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80045d6:	f7ff fa7f 	bl	8003ad8 <RCCEx_PLL3_Config>
 80045da:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 80045dc:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80045e0:	2d00      	cmp	r5, #0
 80045e2:	d1a4      	bne.n	800452e <HAL_RCCEx_PeriphCLKConfig+0x962>
 80045e4:	e40d      	b.n	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x236>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80045e6:	2102      	movs	r1, #2
 80045e8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80045ec:	f7ff fa74 	bl	8003ad8 <RCCEx_PLL3_Config>
 80045f0:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80045f2:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 80045f6:	2d00      	cmp	r5, #0
 80045f8:	d1a8      	bne.n	800454c <HAL_RCCEx_PeriphCLKConfig+0x980>
 80045fa:	e520      	b.n	800403e <HAL_RCCEx_PeriphCLKConfig+0x472>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045fc:	4883      	ldr	r0, [pc, #524]	; (800480c <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 80045fe:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004600:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004604:	62c1      	str	r1, [r0, #44]	; 0x2c
    if (ret == HAL_OK)
 8004606:	2d00      	cmp	r5, #0
 8004608:	d1a6      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800460a:	e660      	b.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x702>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800460c:	2102      	movs	r1, #2
 800460e:	f104 0008 	add.w	r0, r4, #8
 8004612:	f7ff f9e7 	bl	80039e4 <RCCEx_PLL2_Config>
 8004616:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004618:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800461c:	2d00      	cmp	r5, #0
 800461e:	d188      	bne.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0x966>
 8004620:	e472      	b.n	8003f08 <HAL_RCCEx_PeriphCLKConfig+0x33c>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004622:	2102      	movs	r1, #2
 8004624:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004628:	f7ff fa56 	bl	8003ad8 <RCCEx_PLL3_Config>
 800462c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800462e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004632:	2d00      	cmp	r5, #0
 8004634:	f47f af79 	bne.w	800452a <HAL_RCCEx_PeriphCLKConfig+0x95e>
 8004638:	e523      	b.n	8004082 <HAL_RCCEx_PeriphCLKConfig+0x4b6>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800463a:	2102      	movs	r1, #2
 800463c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004640:	f7ff fa4a 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004644:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004646:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800464a:	2d00      	cmp	r5, #0
 800464c:	f47f af79 	bne.w	8004542 <HAL_RCCEx_PeriphCLKConfig+0x976>
 8004650:	e539      	b.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004652:	2102      	movs	r1, #2
 8004654:	f104 0008 	add.w	r0, r4, #8
 8004658:	f7ff f9c4 	bl	80039e4 <RCCEx_PLL2_Config>
 800465c:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800465e:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004662:	2d00      	cmp	r5, #0
 8004664:	f47f af6f 	bne.w	8004546 <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8004668:	f7ff bb68 	b.w	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x170>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800466c:	2102      	movs	r1, #2
 800466e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004672:	f7ff fa31 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004676:	2800      	cmp	r0, #0
 8004678:	f040 808a 	bne.w	8004790 <HAL_RCCEx_PeriphCLKConfig+0xbc4>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800467c:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004680:	e9d4 3200 	ldrd	r3, r2, [r4]
 8004684:	e52f      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004686:	2102      	movs	r1, #2
 8004688:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800468c:	f7ff fa24 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004690:	2800      	cmp	r0, #0
 8004692:	f040 8083 	bne.w	800479c <HAL_RCCEx_PeriphCLKConfig+0xbd0>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004696:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800469a:	e9d4 3200 	ldrd	r3, r2, [r4]
 800469e:	e530      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x536>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80046a0:	e9d4 3200 	ldrd	r3, r2, [r4]
 80046a4:	f7ff bab9 	b.w	8003c1a <HAL_RCCEx_PeriphCLKConfig+0x4e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80046a8:	2102      	movs	r1, #2
 80046aa:	3028      	adds	r0, #40	; 0x28
 80046ac:	f7ff fa14 	bl	8003ad8 <RCCEx_PLL3_Config>
 80046b0:	4606      	mov	r6, r0
    if (ret == HAL_OK)
 80046b2:	2e00      	cmp	r6, #0
 80046b4:	f43f aaa7 	beq.w	8003c06 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 80046b8:	e7f2      	b.n	80046a0 <HAL_RCCEx_PeriphCLKConfig+0xad4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ba:	2100      	movs	r1, #0
 80046bc:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80046c0:	f7ff fa0a 	bl	8003ad8 <RCCEx_PLL3_Config>
 80046c4:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80046c6:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80046ca:	f7ff baf4 	b.w	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0xea>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046ce:	2100      	movs	r1, #0
 80046d0:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80046d4:	f7ff fa00 	bl	8003ad8 <RCCEx_PLL3_Config>
 80046d8:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80046da:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80046de:	f7ff bb0e 	b.w	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x132>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046e2:	2100      	movs	r1, #0
 80046e4:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80046e8:	f7ff f9f6 	bl	8003ad8 <RCCEx_PLL3_Config>
 80046ec:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80046ee:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 80046f2:	f7ff babd 	b.w	8003c70 <HAL_RCCEx_PeriphCLKConfig+0xa4>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046f6:	2100      	movs	r1, #0
 80046f8:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80046fc:	f7ff f9ec 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004700:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004702:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8004706:	f7ff bb38 	b.w	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470a:	4840      	ldr	r0, [pc, #256]	; (800480c <HAL_RCCEx_PeriphCLKConfig+0xc40>)
        break;
 800470c:	4635      	mov	r5, r6
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800470e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004710:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8004714:	62c1      	str	r1, [r0, #44]	; 0x2c
        break;
 8004716:	e5c1      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004718:	2100      	movs	r1, #0
 800471a:	f104 0008 	add.w	r0, r4, #8
 800471e:	f7ff f961 	bl	80039e4 <RCCEx_PLL2_Config>
 8004722:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004724:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 8004728:	e5b8      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800472a:	2100      	movs	r1, #0
 800472c:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004730:	f7ff f9d2 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004734:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8004736:	e9d4 3200 	ldrd	r3, r2, [r4]
        break;
 800473a:	e5af      	b.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800473c:	2101      	movs	r1, #1
 800473e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004742:	f7ff f9c9 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004746:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004748:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800474c:	2d00      	cmp	r5, #0
 800474e:	f47f aef2 	bne.w	8004536 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8004752:	e42f      	b.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004754:	2101      	movs	r1, #1
 8004756:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800475a:	f7ff f9bd 	bl	8003ad8 <RCCEx_PLL3_Config>
 800475e:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004760:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 8004764:	2d00      	cmp	r5, #0
 8004766:	f47f aee8 	bne.w	800453a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 800476a:	e446      	b.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x42e>
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800476c:	2101      	movs	r1, #1
 800476e:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8004772:	f7ff f9b1 	bl	8003ad8 <RCCEx_PLL3_Config>
 8004776:	4605      	mov	r5, r0
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004778:	e9d4 3200 	ldrd	r3, r2, [r4]
    if (ret == HAL_OK)
 800477c:	2d00      	cmp	r5, #0
 800477e:	f47f aed2 	bne.w	8004526 <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8004782:	e5f2      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        status = ret;
 8004784:	2603      	movs	r6, #3
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004786:	e9d4 3200 	ldrd	r3, r2, [r4]
 800478a:	4635      	mov	r5, r6
 800478c:	f7ff bbc6 	b.w	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x350>
    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004790:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
        status = HAL_ERROR;
 8004794:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004796:	e9d4 3200 	ldrd	r3, r2, [r4]
 800479a:	e4a4      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x51a>
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800479c:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
        status = HAL_ERROR;
 80047a0:	2601      	movs	r6, #1
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047a2:	e9d4 3200 	ldrd	r3, r2, [r4]
 80047a6:	e4ac      	b.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x536>
        tickstart = HAL_GetTick();
 80047a8:	f7fc ff06 	bl	80015b8 <HAL_GetTick>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047ac:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800480c <HAL_RCCEx_PeriphCLKConfig+0xc40>
        tickstart = HAL_GetTick();
 80047b0:	4607      	mov	r7, r0
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b2:	f241 3988 	movw	r9, #5000	; 0x1388
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047b6:	e004      	b.n	80047c2 <HAL_RCCEx_PeriphCLKConfig+0xbf6>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80047b8:	f7fc fefe 	bl	80015b8 <HAL_GetTick>
 80047bc:	1bc0      	subs	r0, r0, r7
 80047be:	4548      	cmp	r0, r9
 80047c0:	d8e0      	bhi.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xbb8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80047c2:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 80047c6:	079b      	lsls	r3, r3, #30
 80047c8:	d5f6      	bpl.n	80047b8 <HAL_RCCEx_PeriphCLKConfig+0xbec>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80047ca:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 80047ce:	e612      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x82a>
 80047d0:	480e      	ldr	r0, [pc, #56]	; (800480c <HAL_RCCEx_PeriphCLKConfig+0xc40>)
 80047d2:	4a0f      	ldr	r2, [pc, #60]	; (8004810 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80047d4:	6901      	ldr	r1, [r0, #16]
 80047d6:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 80047da:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 80047de:	430a      	orrs	r2, r1
 80047e0:	6102      	str	r2, [r0, #16]
 80047e2:	e613      	b.n	800440c <HAL_RCCEx_PeriphCLKConfig+0x840>
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80047e4:	e9d4 3200 	ldrd	r3, r2, [r4]
 80047e8:	462e      	mov	r6, r5
 80047ea:	f7ff bb97 	b.w	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x350>
    switch (PeriphClkInit->Usart234578ClockSelection)
 80047ee:	2601      	movs	r6, #1
 80047f0:	4635      	mov	r5, r6
 80047f2:	f7ff bbe6 	b.w	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    switch (PeriphClkInit->FmcClockSelection)
 80047f6:	2601      	movs	r6, #1
 80047f8:	4635      	mov	r5, r6
 80047fa:	f7ff bb8c 	b.w	8003f16 <HAL_RCCEx_PeriphCLKConfig+0x34a>
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80047fe:	2601      	movs	r6, #1
 8004800:	4635      	mov	r5, r6
 8004802:	e402      	b.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x43e>
    switch (PeriphClkInit->Sai1ClockSelection)
 8004804:	2601      	movs	r6, #1
 8004806:	f7ff ba1c 	b.w	8003c42 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800480a:	bf00      	nop
 800480c:	58024400 	.word	0x58024400
 8004810:	00ffffcf 	.word	0x00ffffcf

08004814 <HAL_RCCEx_GetPLL2ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004814:	4a50      	ldr	r2, [pc, #320]	; (8004958 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
{
 8004816:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004818:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800481a:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800481c:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll2m != 0U)
 800481e:	f415 3f7c 	tst.w	r5, #258048	; 0x3f000
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004822:	f3c5 3305 	ubfx	r3, r5, #12, #6
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004826:	6bd4      	ldr	r4, [r2, #60]	; 0x3c
  if (pll2m != 0U)
 8004828:	d05d      	beq.n	80048e6 <HAL_RCCEx_GetPLL2ClockFreq+0xd2>
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800482a:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800482e:	f3c6 1600 	ubfx	r6, r6, #4, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004832:	f001 0103 	and.w	r1, r1, #3
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8004836:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 800483a:	2901      	cmp	r1, #1
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800483c:	ee07 4a90 	vmov	s15, r4
 8004840:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8004844:	d003      	beq.n	800484e <HAL_RCCEx_GetPLL2ClockFreq+0x3a>
 8004846:	2902      	cmp	r1, #2
 8004848:	d078      	beq.n	800493c <HAL_RCCEx_GetPLL2ClockFreq+0x128>
 800484a:	2900      	cmp	r1, #0
 800484c:	d050      	beq.n	80048f0 <HAL_RCCEx_GetPLL2ClockFreq+0xdc>
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800484e:	ee07 3a90 	vmov	s15, r3
 8004852:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800495c <HAL_RCCEx_GetPLL2ClockFreq+0x148>
 8004856:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800485a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800485c:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8004860:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 8004960 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8004864:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004868:	ee07 3a90 	vmov	s15, r3
 800486c:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004870:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004874:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004878:	eee7 7a06 	vfma.f32	s15, s14, s12
 800487c:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004880:	4a35      	ldr	r2, [pc, #212]	; (8004958 <HAL_RCCEx_GetPLL2ClockFreq+0x144>)
 8004882:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004886:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004888:	f3c3 2346 	ubfx	r3, r3, #9, #7
 800488c:	ee07 3a90 	vmov	s15, r3
 8004890:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8004894:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004896:	ee77 7a86 	vadd.f32	s15, s15, s12
 800489a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800489e:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80048a2:	ed80 7a00 	vstr	s14, [r0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80048a6:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80048a8:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80048ac:	ee07 3a90 	vmov	s15, r3
 80048b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048b4:	ee77 7a86 	vadd.f32	s15, s15, s12
 80048b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048bc:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80048c0:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80048c4:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80048c6:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80048ca:	ee07 3a10 	vmov	s14, r3
 80048ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80048d2:	ee37 7a06 	vadd.f32	s14, s14, s12
 80048d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80048da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80048de:	ee17 3a90 	vmov	r3, s15
 80048e2:	6083      	str	r3, [r0, #8]
}
 80048e4:	4770      	bx	lr
 80048e6:	bc70      	pop	{r4, r5, r6}
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 80048e8:	e9c0 3300 	strd	r3, r3, [r0]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80048ec:	6083      	str	r3, [r0, #8]
}
 80048ee:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80048f0:	6811      	ldr	r1, [r2, #0]
 80048f2:	0689      	lsls	r1, r1, #26
 80048f4:	d529      	bpl.n	800494a <HAL_RCCEx_GetPLL2ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048f6:	6814      	ldr	r4, [r2, #0]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048f8:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80048fc:	4919      	ldr	r1, [pc, #100]	; (8004964 <HAL_RCCEx_GetPLL2ClockFreq+0x150>)
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80048fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004902:	6b93      	ldr	r3, [r2, #56]	; 0x38
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004904:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004908:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800490c:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8004960 <HAL_RCCEx_GetPLL2ClockFreq+0x14c>
 8004910:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004914:	40d1      	lsrs	r1, r2
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004916:	ee06 3a10 	vmov	s12, r3
 800491a:	ee05 1a90 	vmov	s11, r1
 800491e:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004922:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004926:	ee36 6a26 	vadd.f32	s12, s12, s13
 800492a:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 800492e:	eef0 7a46 	vmov.f32	s15, s12
 8004932:	eee7 7a05 	vfma.f32	s15, s14, s10
 8004936:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800493a:	e7a1      	b.n	8004880 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800493c:	ee07 3a90 	vmov	s15, r3
 8004940:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8004968 <HAL_RCCEx_GetPLL2ClockFreq+0x154>
 8004944:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004948:	e787      	b.n	800485a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800494a:	ee07 3a90 	vmov	s15, r3
 800494e:	ed9f 5a07 	vldr	s10, [pc, #28]	; 800496c <HAL_RCCEx_GetPLL2ClockFreq+0x158>
 8004952:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004956:	e780      	b.n	800485a <HAL_RCCEx_GetPLL2ClockFreq+0x46>
 8004958:	58024400 	.word	0x58024400
 800495c:	4a742400 	.word	0x4a742400
 8004960:	39000000 	.word	0x39000000
 8004964:	03d09000 	.word	0x03d09000
 8004968:	4bbebc20 	.word	0x4bbebc20
 800496c:	4c742400 	.word	0x4c742400

08004970 <HAL_RCCEx_GetPLL3ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004970:	4a50      	ldr	r2, [pc, #320]	; (8004ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
{
 8004972:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004974:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004976:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004978:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll3m != 0U)
 800497a:	f015 7f7c 	tst.w	r5, #66060288	; 0x3f00000
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800497e:	f3c5 5305 	ubfx	r3, r5, #20, #6
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004982:	6c54      	ldr	r4, [r2, #68]	; 0x44
  if (pll3m != 0U)
 8004984:	d05d      	beq.n	8004a42 <HAL_RCCEx_GetPLL3ClockFreq+0xd2>
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004986:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800498a:	f3c6 2600 	ubfx	r6, r6, #8, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800498e:	f001 0103 	and.w	r1, r1, #3
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004992:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8004996:	2901      	cmp	r1, #1
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004998:	ee07 4a90 	vmov	s15, r4
 800499c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 80049a0:	d003      	beq.n	80049aa <HAL_RCCEx_GetPLL3ClockFreq+0x3a>
 80049a2:	2902      	cmp	r1, #2
 80049a4:	d078      	beq.n	8004a98 <HAL_RCCEx_GetPLL3ClockFreq+0x128>
 80049a6:	2900      	cmp	r1, #0
 80049a8:	d050      	beq.n	8004a4c <HAL_RCCEx_GetPLL3ClockFreq+0xdc>
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80049aa:	ee07 3a90 	vmov	s15, r3
 80049ae:	ed9f 5a42 	vldr	s10, [pc, #264]	; 8004ab8 <HAL_RCCEx_GetPLL3ClockFreq+0x148>
 80049b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049b6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049b8:	eec5 6a27 	vdiv.f32	s13, s10, s15
 80049bc:	ed9f 6a3f 	vldr	s12, [pc, #252]	; 8004abc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 80049c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049c4:	ee07 3a90 	vmov	s15, r3
 80049c8:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80049cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049d0:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80049d4:	eee7 7a06 	vfma.f32	s15, s14, s12
 80049d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80049dc:	4a35      	ldr	r2, [pc, #212]	; (8004ab4 <HAL_RCCEx_GetPLL3ClockFreq+0x144>)
 80049de:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80049e2:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80049e4:	f3c3 2346 	ubfx	r3, r3, #9, #7
 80049e8:	ee07 3a90 	vmov	s15, r3
 80049ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80049f0:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 80049f2:	ee77 7a86 	vadd.f32	s15, s15, s12
 80049f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049fa:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 80049fe:	ed80 7a00 	vstr	s14, [r0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004a02:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004a04:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004a08:	ee07 3a90 	vmov	s15, r3
 8004a0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a10:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004a14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a18:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004a1c:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004a20:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004a22:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004a26:	ee07 3a10 	vmov	s14, r3
 8004a2a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004a2e:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004a32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004a36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a3a:	ee17 3a90 	vmov	r3, s15
 8004a3e:	6083      	str	r3, [r0, #8]
}
 8004a40:	4770      	bx	lr
 8004a42:	bc70      	pop	{r4, r5, r6}
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004a44:	e9c0 3300 	strd	r3, r3, [r0]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004a48:	6083      	str	r3, [r0, #8]
}
 8004a4a:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a4c:	6811      	ldr	r1, [r2, #0]
 8004a4e:	0689      	lsls	r1, r1, #26
 8004a50:	d529      	bpl.n	8004aa6 <HAL_RCCEx_GetPLL3ClockFreq+0x136>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a52:	6814      	ldr	r4, [r2, #0]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a54:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a58:	4919      	ldr	r1, [pc, #100]	; (8004ac0 <HAL_RCCEx_GetPLL3ClockFreq+0x150>)
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a5a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004a5e:	6c13      	ldr	r3, [r2, #64]	; 0x40
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a60:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a68:	ed9f 5a14 	vldr	s10, [pc, #80]	; 8004abc <HAL_RCCEx_GetPLL3ClockFreq+0x14c>
 8004a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a70:	40d1      	lsrs	r1, r2
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a72:	ee06 3a10 	vmov	s12, r3
 8004a76:	ee05 1a90 	vmov	s11, r1
 8004a7a:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004a7e:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004a82:	ee36 6a26 	vadd.f32	s12, s12, s13
 8004a86:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8004a8a:	eef0 7a46 	vmov.f32	s15, s12
 8004a8e:	eee7 7a05 	vfma.f32	s15, s14, s10
 8004a92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004a96:	e7a1      	b.n	80049dc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004a98:	ee07 3a90 	vmov	s15, r3
 8004a9c:	ed9f 5a09 	vldr	s10, [pc, #36]	; 8004ac4 <HAL_RCCEx_GetPLL3ClockFreq+0x154>
 8004aa0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004aa4:	e787      	b.n	80049b6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	ed9f 5a07 	vldr	s10, [pc, #28]	; 8004ac8 <HAL_RCCEx_GetPLL3ClockFreq+0x158>
 8004aae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004ab2:	e780      	b.n	80049b6 <HAL_RCCEx_GetPLL3ClockFreq+0x46>
 8004ab4:	58024400 	.word	0x58024400
 8004ab8:	4a742400 	.word	0x4a742400
 8004abc:	39000000 	.word	0x39000000
 8004ac0:	03d09000 	.word	0x03d09000
 8004ac4:	4bbebc20 	.word	0x4bbebc20
 8004ac8:	4c742400 	.word	0x4c742400

08004acc <HAL_RCCEx_GetPLL1ClockFreq>:
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004acc:	4a51      	ldr	r2, [pc, #324]	; (8004c14 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
{
 8004ace:	b470      	push	{r4, r5, r6}
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ad0:	6a91      	ldr	r1, [r2, #40]	; 0x28
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004ad2:	6a95      	ldr	r5, [r2, #40]	; 0x28
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004ad4:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
  if (pll1m != 0U)
 8004ad6:	f415 7f7c 	tst.w	r5, #1008	; 0x3f0
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8004ada:	f3c5 1305 	ubfx	r3, r5, #4, #6
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004ade:	6b54      	ldr	r4, [r2, #52]	; 0x34
  if (pll1m != 0U)
 8004ae0:	d05e      	beq.n	8004ba0 <HAL_RCCEx_GetPLL1ClockFreq+0xd4>
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004ae2:	f3c4 04cc 	ubfx	r4, r4, #3, #13
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8004ae6:	f006 0601 	and.w	r6, r6, #1
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004aea:	f001 0103 	and.w	r1, r1, #3
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004aee:	fb06 f404 	mul.w	r4, r6, r4
    switch (pllsource)
 8004af2:	2901      	cmp	r1, #1
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004af4:	ee07 4a90 	vmov	s15, r4
 8004af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    switch (pllsource)
 8004afc:	f000 8082 	beq.w	8004c04 <HAL_RCCEx_GetPLL1ClockFreq+0x138>
 8004b00:	2902      	cmp	r1, #2
 8004b02:	d078      	beq.n	8004bf6 <HAL_RCCEx_GetPLL1ClockFreq+0x12a>
 8004b04:	2900      	cmp	r1, #0
 8004b06:	d050      	beq.n	8004baa <HAL_RCCEx_GetPLL1ClockFreq+0xde>
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004b08:	ee07 3a90 	vmov	s15, r3
 8004b0c:	ed9f 5a42 	vldr	s10, [pc, #264]	; 8004c18 <HAL_RCCEx_GetPLL1ClockFreq+0x14c>
 8004b10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b14:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b16:	eec5 6a27 	vdiv.f32	s13, s10, s15
 8004b1a:	ed9f 6a40 	vldr	s12, [pc, #256]	; 8004c1c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8004b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b22:	ee07 3a90 	vmov	s15, r3
 8004b26:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8004b2a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b2e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 8004b32:	eee7 7a06 	vfma.f32	s15, s14, s12
 8004b36:	ee66 6aa7 	vmul.f32	s13, s13, s15
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004b3a:	4a36      	ldr	r2, [pc, #216]	; (8004c14 <HAL_RCCEx_GetPLL1ClockFreq+0x148>)
 8004b3c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004b40:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b42:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004b46:	ee07 3a90 	vmov	s15, r3
 8004b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8004b4e:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8004b50:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004b54:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b58:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004b5c:	ed80 7a00 	vstr	s14, [r0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8004b60:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b62:	f3c3 4306 	ubfx	r3, r3, #16, #7
 8004b66:	ee07 3a90 	vmov	s15, r3
 8004b6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004b6e:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004b72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b76:	eebc 7ac7 	vcvt.u32.f32	s14, s14
 8004b7a:	ed80 7a01 	vstr	s14, [r0, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004b7e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004b80:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8004b84:	ee07 3a10 	vmov	s14, r3
 8004b88:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8004b8c:	ee37 7a06 	vadd.f32	s14, s14, s12
 8004b90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b98:	ee17 3a90 	vmov	r3, s15
 8004b9c:	6083      	str	r3, [r0, #8]
}
 8004b9e:	4770      	bx	lr
 8004ba0:	bc70      	pop	{r4, r5, r6}
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004ba2:	e9c0 3300 	strd	r3, r3, [r0]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8004ba6:	6083      	str	r3, [r0, #8]
}
 8004ba8:	4770      	bx	lr
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004baa:	6811      	ldr	r1, [r2, #0]
 8004bac:	0689      	lsls	r1, r1, #26
 8004bae:	d5ab      	bpl.n	8004b08 <HAL_RCCEx_GetPLL1ClockFreq+0x3c>
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bb0:	6814      	ldr	r4, [r2, #0]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bb2:	ee07 3a90 	vmov	s15, r3
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bb6:	491a      	ldr	r1, [pc, #104]	; (8004c20 <HAL_RCCEx_GetPLL1ClockFreq+0x154>)
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bb8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8004bbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bbe:	f3c4 02c1 	ubfx	r2, r4, #3, #2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bc6:	ed9f 5a15 	vldr	s10, [pc, #84]	; 8004c1c <HAL_RCCEx_GetPLL1ClockFreq+0x150>
 8004bca:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004bce:	40d1      	lsrs	r1, r2
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bd0:	ee06 3a10 	vmov	s12, r3
 8004bd4:	ee05 1a90 	vmov	s11, r1
 8004bd8:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8004bdc:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004be0:	ee36 6a26 	vadd.f32	s12, s12, s13
 8004be4:	eec5 6aa7 	vdiv.f32	s13, s11, s15
 8004be8:	eef0 7a46 	vmov.f32	s15, s12
 8004bec:	eee7 7a05 	vfma.f32	s15, s14, s10
 8004bf0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004bf4:	e7a1      	b.n	8004b3a <HAL_RCCEx_GetPLL1ClockFreq+0x6e>
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004bf6:	ee07 3a90 	vmov	s15, r3
 8004bfa:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 8004c24 <HAL_RCCEx_GetPLL1ClockFreq+0x158>
 8004bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c02:	e787      	b.n	8004b14 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004c04:	ee07 3a90 	vmov	s15, r3
 8004c08:	ed9f 5a07 	vldr	s10, [pc, #28]	; 8004c28 <HAL_RCCEx_GetPLL1ClockFreq+0x15c>
 8004c0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c10:	e780      	b.n	8004b14 <HAL_RCCEx_GetPLL1ClockFreq+0x48>
 8004c12:	bf00      	nop
 8004c14:	58024400 	.word	0x58024400
 8004c18:	4c742400 	.word	0x4c742400
 8004c1c:	39000000 	.word	0x39000000
 8004c20:	03d09000 	.word	0x03d09000
 8004c24:	4bbebc20 	.word	0x4bbebc20
 8004c28:	4a742400 	.word	0x4a742400

08004c2c <HAL_RCCEx_GetPeriphCLKFreq>:
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004c2c:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
 8004c30:	430b      	orrs	r3, r1
{
 8004c32:	b500      	push	{lr}
 8004c34:	b085      	sub	sp, #20
  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8004c36:	f000 8083 	beq.w	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x114>
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8004c3a:	f5a0 7300 	sub.w	r3, r0, #512	; 0x200
 8004c3e:	430b      	orrs	r3, r1
 8004c40:	d038      	beq.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x88>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8004c42:	f5a0 6380 	sub.w	r3, r0, #1024	; 0x400
 8004c46:	430b      	orrs	r3, r1
 8004c48:	f000 80e6 	beq.w	8004e18 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8004c4c:	f5a0 6300 	sub.w	r3, r0, #2048	; 0x800
 8004c50:	430b      	orrs	r3, r1
 8004c52:	f000 8089 	beq.w	8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8004c56:	f5a0 5380 	sub.w	r3, r0, #4096	; 0x1000
 8004c5a:	430b      	orrs	r3, r1
 8004c5c:	d060      	beq.n	8004d20 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8004c5e:	f5a0 5300 	sub.w	r3, r0, #8192	; 0x2000
 8004c62:	430b      	orrs	r3, r1
 8004c64:	f000 8112 	beq.w	8004e8c <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8004c68:	f5a0 2300 	sub.w	r3, r0, #524288	; 0x80000
 8004c6c:	430b      	orrs	r3, r1
 8004c6e:	f000 80a3 	beq.w	8004db8 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8004c72:	f5a0 3380 	sub.w	r3, r0, #65536	; 0x10000
 8004c76:	430b      	orrs	r3, r1
 8004c78:	f000 80fa 	beq.w	8004e70 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8004c7c:	f5a0 4380 	sub.w	r3, r0, #16384	; 0x4000
 8004c80:	430b      	orrs	r3, r1
 8004c82:	f000 8143 	beq.w	8004f0c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8004c86:	f5a0 4000 	sub.w	r0, r0, #32768	; 0x8000
 8004c8a:	4308      	orrs	r0, r1
 8004c8c:	d137      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8004c8e:	4a9a      	ldr	r2, [pc, #616]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004c90:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004c92:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
    switch (srcclk)
 8004c96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004c9a:	f000 8084 	beq.w	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 8004c9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004ca2:	f000 8157 	beq.w	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8004ca6:	bb53      	cbnz	r3, 8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ca8:	6810      	ldr	r0, [r2, #0]
 8004caa:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8004cae:	d044      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = HSE_VALUE;
 8004cb0:	4892      	ldr	r0, [pc, #584]	; (8004efc <HAL_RCCEx_GetPeriphCLKFreq+0x2d0>)
 8004cb2:	e042      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8004cb4:	4a90      	ldr	r2, [pc, #576]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004cb6:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004cb8:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
    switch (saiclocksource)
 8004cbc:	2b80      	cmp	r3, #128	; 0x80
 8004cbe:	f000 80a6 	beq.w	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8004cc2:	d920      	bls.n	8004d06 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 8004cc4:	2bc0      	cmp	r3, #192	; 0xc0
 8004cc6:	d037      	beq.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8004cc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ccc:	d117      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004cce:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004cd0:	6811      	ldr	r1, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004cd2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004cd6:	0749      	lsls	r1, r1, #29
 8004cd8:	d502      	bpl.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80c2 	beq.w	8004e64 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004ce0:	4a85      	ldr	r2, [pc, #532]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004ce2:	6812      	ldr	r2, [r2, #0]
 8004ce4:	05d0      	lsls	r0, r2, #23
 8004ce6:	d503      	bpl.n	8004cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
 8004ce8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004cec:	f000 8102 	beq.w	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004cf0:	4a81      	ldr	r2, [pc, #516]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004cf2:	6812      	ldr	r2, [r2, #0]
 8004cf4:	0391      	lsls	r1, r2, #14
 8004cf6:	d502      	bpl.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004cf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cfc:	d0d8      	beq.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 8004cfe:	2000      	movs	r0, #0
}
 8004d00:	b005      	add	sp, #20
 8004d02:	f85d fb04 	ldr.w	pc, [sp], #4
    switch (saiclocksource)
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d04d      	beq.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 8004d0a:	2b40      	cmp	r3, #64	; 0x40
 8004d0c:	d1f7      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004d0e:	6810      	ldr	r0, [r2, #0]
 8004d10:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8004d14:	d011      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004d16:	a801      	add	r0, sp, #4
 8004d18:	f7ff fd7c 	bl	8004814 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8004d1c:	9801      	ldr	r0, [sp, #4]
 8004d1e:	e00c      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8004d20:	4a75      	ldr	r2, [pc, #468]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004d22:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004d24:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    switch (srcclk)
 8004d28:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d2c:	d06f      	beq.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8004d2e:	d938      	bls.n	8004da2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 8004d30:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004d34:	f040 8088 	bne.w	8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x21c>
        frequency = EXTERNAL_CLOCK_VALUE;
 8004d38:	4871      	ldr	r0, [pc, #452]	; (8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x2d4>)
}
 8004d3a:	b005      	add	sp, #20
 8004d3c:	f85d fb04 	ldr.w	pc, [sp], #4
    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8004d40:	4b6d      	ldr	r3, [pc, #436]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004d42:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d44:	f003 0307 	and.w	r3, r3, #7
    switch (saiclocksource)
 8004d48:	2b04      	cmp	r3, #4
 8004d4a:	d8d8      	bhi.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004d4c:	a201      	add	r2, pc, #4	; (adr r2, 8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x128>)
 8004d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d52:	bf00      	nop
 8004d54:	08004df7 	.word	0x08004df7
 8004d58:	08004dd3 	.word	0x08004dd3
 8004d5c:	08004de3 	.word	0x08004de3
 8004d60:	08004d39 	.word	0x08004d39
 8004d64:	08004ddf 	.word	0x08004ddf
    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8004d68:	4a63      	ldr	r2, [pc, #396]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004d6a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004d6c:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    switch (saiclocksource)
 8004d70:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d74:	d04b      	beq.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8004d76:	d944      	bls.n	8004e02 <HAL_RCCEx_GetPeriphCLKFreq+0x1d6>
 8004d78:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d7c:	d0dc      	beq.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8004d7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d82:	d1bc      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d84:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d86:	6812      	ldr	r2, [r2, #0]
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004d88:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004d8c:	0752      	lsls	r2, r2, #29
 8004d8e:	d5a7      	bpl.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d1a5      	bne.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004d94:	4b58      	ldr	r3, [pc, #352]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004d96:	485b      	ldr	r0, [pc, #364]	; (8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004d9e:	40d8      	lsrs	r0, r3
 8004da0:	e7cb      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d154      	bne.n	8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004da6:	6810      	ldr	r0, [r2, #0]
 8004da8:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8004dac:	d0c5      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004dae:	a801      	add	r0, sp, #4
 8004db0:	f7ff fe8c 	bl	8004acc <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004db4:	9802      	ldr	r0, [sp, #8]
 8004db6:	e7c0      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004db8:	4a4f      	ldr	r2, [pc, #316]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004dba:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004dbc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
    switch (srcclk)
 8004dc0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004dc4:	f000 80d0 	beq.w	8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
 8004dc8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004dcc:	d0da      	beq.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d195      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004dd2:	4b49      	ldr	r3, [pc, #292]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8004dda:	d0ae      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004ddc:	e79b      	b.n	8004d16 <HAL_RCCEx_GetPeriphCLKFreq+0xea>
        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004dde:	4a46      	ldr	r2, [pc, #280]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004de0:	e775      	b.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004de2:	4b45      	ldr	r3, [pc, #276]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004de4:	6818      	ldr	r0, [r3, #0]
 8004de6:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8004dea:	d0a6      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004dec:	a801      	add	r0, sp, #4
 8004dee:	f7ff fdbf 	bl	8004970 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8004df2:	9801      	ldr	r0, [sp, #4]
 8004df4:	e7a1      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8004df6:	4b40      	ldr	r3, [pc, #256]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004df8:	6818      	ldr	r0, [r3, #0]
 8004dfa:	f010 7000 	ands.w	r0, r0, #33554432	; 0x2000000
 8004dfe:	d09c      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004e00:	e7d5      	b.n	8004dae <HAL_RCCEx_GetPeriphCLKFreq+0x182>
    switch (saiclocksource)
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d0cf      	beq.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 8004e06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004e0a:	d080      	beq.n	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 8004e0c:	e777      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004e0e:	6810      	ldr	r0, [r2, #0]
 8004e10:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8004e14:	d091      	beq.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004e16:	e7e9      	b.n	8004dec <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8004e18:	4a37      	ldr	r2, [pc, #220]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004e1a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8004e1c:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
    switch (saiclocksource)
 8004e20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e24:	d0f3      	beq.n	8004e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8004e26:	d806      	bhi.n	8004e36 <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d0bc      	beq.n	8004da6 <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
 8004e2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004e30:	f43f af6d 	beq.w	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 8004e34:	e763      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004e36:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004e3a:	f43f af7d 	beq.w	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8004e3e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004e42:	f43f af44 	beq.w	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
 8004e46:	e75a      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
    switch (srcclk)
 8004e48:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e4c:	d09a      	beq.n	8004d84 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8004e4e:	e756      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004e50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e54:	f43f af5b 	beq.w	8004d0e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
 8004e58:	e751      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e5a:	6810      	ldr	r0, [r2, #0]
 8004e5c:	f010 0004 	ands.w	r0, r0, #4
 8004e60:	f43f af6b 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004e64:	6813      	ldr	r3, [r2, #0]
 8004e66:	4827      	ldr	r0, [pc, #156]	; (8004f04 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>)
 8004e68:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004e6c:	40d8      	lsrs	r0, r3
 8004e6e:	e764      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8004e70:	4b21      	ldr	r3, [pc, #132]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004e72:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    switch (srcclk)
 8004e74:	03d2      	lsls	r2, r2, #15
 8004e76:	d5bf      	bpl.n	8004df8 <HAL_RCCEx_GetPeriphCLKFreq+0x1cc>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8004e7e:	f43f af5c 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004e82:	a801      	add	r0, sp, #4
 8004e84:	f7ff fcc6 	bl	8004814 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004e88:	9803      	ldr	r0, [sp, #12]
 8004e8a:	e756      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8004e8c:	4a1a      	ldr	r2, [pc, #104]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004e8e:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8004e90:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
    switch (srcclk)
 8004e94:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e98:	d0df      	beq.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004e9a:	d810      	bhi.n	8004ebe <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 8004e9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ea0:	d058      	beq.n	8004f54 <HAL_RCCEx_GetPeriphCLKFreq+0x328>
 8004ea2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ea6:	d118      	bne.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004ea8:	4b13      	ldr	r3, [pc, #76]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004eaa:	6818      	ldr	r0, [r3, #0]
 8004eac:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8004eb0:	f43f af43 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004eb4:	a801      	add	r0, sp, #4
 8004eb6:	f7ff fd5b 	bl	8004970 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8004eba:	9802      	ldr	r0, [sp, #8]
 8004ebc:	e73d      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8004ebe:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004ec2:	d012      	beq.n	8004eea <HAL_RCCEx_GetPeriphCLKFreq+0x2be>
 8004ec4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ec8:	f47f af19 	bne.w	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004ecc:	4b0a      	ldr	r3, [pc, #40]	; (8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x2cc>)
 8004ece:	6818      	ldr	r0, [r3, #0]
 8004ed0:	f410 3000 	ands.w	r0, r0, #131072	; 0x20000
 8004ed4:	f43f af31 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004ed8:	e6ea      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
    switch (srcclk)
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	f47f af0f 	bne.w	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
}
 8004ee0:	b005      	add	sp, #20
 8004ee2:	f85d eb04 	ldr.w	lr, [sp], #4
        frequency = HAL_RCC_GetPCLK1Freq();
 8004ee6:	f7fe bd35 	b.w	8003954 <HAL_RCC_GetPCLK1Freq>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004eea:	6810      	ldr	r0, [r2, #0]
 8004eec:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8004ef0:	f43f af23 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = CSI_VALUE;
 8004ef4:	4804      	ldr	r0, [pc, #16]	; (8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>)
 8004ef6:	e720      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004ef8:	58024400 	.word	0x58024400
 8004efc:	017d7840 	.word	0x017d7840
 8004f00:	00bb8000 	.word	0x00bb8000
 8004f04:	03d09000 	.word	0x03d09000
 8004f08:	003d0900 	.word	0x003d0900
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8004f0c:	4b28      	ldr	r3, [pc, #160]	; (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8004f0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f10:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
    switch (srcclk)
 8004f14:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8004f18:	d037      	beq.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
 8004f1a:	d814      	bhi.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 8004f1c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004f20:	d03f      	beq.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
 8004f22:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004f26:	d0bf      	beq.n	8004ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	f47f aee8 	bne.w	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004f2e:	f7fe fcd1 	bl	80038d4 <HAL_RCC_GetHCLKFreq>
 8004f32:	4b1f      	ldr	r3, [pc, #124]	; (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8004f34:	4a1f      	ldr	r2, [pc, #124]	; (8004fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x388>)
 8004f36:	6a1b      	ldr	r3, [r3, #32]
 8004f38:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8004f3c:	5cd3      	ldrb	r3, [r2, r3]
 8004f3e:	f003 031f 	and.w	r3, r3, #31
 8004f42:	40d8      	lsrs	r0, r3
        break;
 8004f44:	e6f9      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
    switch (srcclk)
 8004f46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f4a:	d017      	beq.n	8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
 8004f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004f50:	d0bc      	beq.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>
 8004f52:	e6d4      	b.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004f54:	6810      	ldr	r0, [r2, #0]
 8004f56:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8004f5a:	f43f aeee 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004f5e:	a801      	add	r0, sp, #4
 8004f60:	f7ff fc58 	bl	8004814 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004f64:	9802      	ldr	r0, [sp, #8]
 8004f66:	e6e8      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8004f68:	6810      	ldr	r0, [r2, #0]
 8004f6a:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8004f6e:	f43f aee4 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004f72:	a801      	add	r0, sp, #4
 8004f74:	f7ff fcfc 	bl	8004970 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8004f78:	9803      	ldr	r0, [sp, #12]
 8004f7a:	e6de      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8004f7c:	4b0c      	ldr	r3, [pc, #48]	; (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8004f7e:	6818      	ldr	r0, [r3, #0]
 8004f80:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 8004f84:	f43f aed9 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004f88:	e7b4      	b.n	8004ef4 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f8a:	4b09      	ldr	r3, [pc, #36]	; (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	f010 0004 	ands.w	r0, r0, #4
 8004f92:	f43f aed2 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4807      	ldr	r0, [pc, #28]	; (8004fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x38c>)
 8004f9a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004f9e:	40d8      	lsrs	r0, r3
 8004fa0:	e6cb      	b.n	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8004fa2:	4b03      	ldr	r3, [pc, #12]	; (8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x384>)
 8004fa4:	6818      	ldr	r0, [r3, #0]
 8004fa6:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8004faa:	f43f aec6 	beq.w	8004d3a <HAL_RCCEx_GetPeriphCLKFreq+0x10e>
 8004fae:	e7d6      	b.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x332>
 8004fb0:	58024400 	.word	0x58024400
 8004fb4:	080067f8 	.word	0x080067f8
 8004fb8:	03d09000 	.word	0x03d09000

08004fbc <SPI_CloseTransfer>:
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
  uint32_t itflag = hspi->Instance->SR;
 8004fbc:	6803      	ldr	r3, [r0, #0]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004fbe:	492c      	ldr	r1, [pc, #176]	; (8005070 <SPI_CloseTransfer+0xb4>)
  uint32_t itflag = hspi->Instance->SR;
 8004fc0:	695a      	ldr	r2, [r3, #20]
{
 8004fc2:	b410      	push	{r4}
  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8004fc4:	699c      	ldr	r4, [r3, #24]
 8004fc6:	f044 0408 	orr.w	r4, r4, #8
 8004fca:	619c      	str	r4, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8004fcc:	699c      	ldr	r4, [r3, #24]
 8004fce:	f044 0410 	orr.w	r4, r4, #16
 8004fd2:	619c      	str	r4, [r3, #24]
  __HAL_SPI_DISABLE(hspi);
 8004fd4:	681c      	ldr	r4, [r3, #0]
 8004fd6:	f024 0401 	bic.w	r4, r4, #1
 8004fda:	601c      	str	r4, [r3, #0]
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8004fdc:	691c      	ldr	r4, [r3, #16]
 8004fde:	4021      	ands	r1, r4
 8004fe0:	6119      	str	r1, [r3, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8004fe2:	6899      	ldr	r1, [r3, #8]
 8004fe4:	f421 4140 	bic.w	r1, r1, #49152	; 0xc000
 8004fe8:	6099      	str	r1, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004fea:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 8004fee:	2904      	cmp	r1, #4
 8004ff0:	d001      	beq.n	8004ff6 <SPI_CloseTransfer+0x3a>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8004ff2:	0691      	lsls	r1, r2, #26
 8004ff4:	d430      	bmi.n	8005058 <SPI_CloseTransfer+0x9c>
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8004ff6:	f890 1081 	ldrb.w	r1, [r0, #129]	; 0x81
 8004ffa:	2903      	cmp	r1, #3
 8004ffc:	d001      	beq.n	8005002 <SPI_CloseTransfer+0x46>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8004ffe:	0654      	lsls	r4, r2, #25
 8005000:	d41f      	bmi.n	8005042 <SPI_CloseTransfer+0x86>
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8005002:	0591      	lsls	r1, r2, #22
 8005004:	d509      	bpl.n	800501a <SPI_CloseTransfer+0x5e>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005006:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800500a:	f041 0101 	orr.w	r1, r1, #1
 800500e:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005012:	6999      	ldr	r1, [r3, #24]
 8005014:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8005018:	6199      	str	r1, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800501a:	05d2      	lsls	r2, r2, #23
 800501c:	d509      	bpl.n	8005032 <SPI_CloseTransfer+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800501e:	f8d0 2084 	ldr.w	r2, [r0, #132]	; 0x84
 8005022:	f042 0208 	orr.w	r2, r2, #8
 8005026:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800502a:	699a      	ldr	r2, [r3, #24]
 800502c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005030:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005032:	2300      	movs	r3, #0
  hspi->RxXferCount = (uint16_t)0UL;
}
 8005034:	f85d 4b04 	ldr.w	r4, [sp], #4
  hspi->TxXferCount = (uint16_t)0UL;
 8005038:	f8a0 3062 	strh.w	r3, [r0, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800503c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
}
 8005040:	4770      	bx	lr
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005042:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 8005046:	f041 0104 	orr.w	r1, r1, #4
 800504a:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800504e:	6999      	ldr	r1, [r3, #24]
 8005050:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8005054:	6199      	str	r1, [r3, #24]
 8005056:	e7d4      	b.n	8005002 <SPI_CloseTransfer+0x46>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8005058:	f8d0 1084 	ldr.w	r1, [r0, #132]	; 0x84
 800505c:	f041 0180 	orr.w	r1, r1, #128	; 0x80
 8005060:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8005064:	6999      	ldr	r1, [r3, #24]
 8005066:	f041 0120 	orr.w	r1, r1, #32
 800506a:	6199      	str	r1, [r3, #24]
 800506c:	e7c3      	b.n	8004ff6 <SPI_CloseTransfer+0x3a>
 800506e:	bf00      	nop
 8005070:	fffffc90 	.word	0xfffffc90

08005074 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005074:	2800      	cmp	r0, #0
 8005076:	f000 80c9 	beq.w	800520c <HAL_SPI_Init+0x198>
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800507a:	4a66      	ldr	r2, [pc, #408]	; (8005214 <HAL_SPI_Init+0x1a0>)
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800507c:	2100      	movs	r1, #0
{
 800507e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005082:	6803      	ldr	r3, [r0, #0]
 8005084:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005086:	6281      	str	r1, [r0, #40]	; 0x28
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8005088:	4293      	cmp	r3, r2
 800508a:	d017      	beq.n	80050bc <HAL_SPI_Init+0x48>
 800508c:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8005090:	4293      	cmp	r3, r2
 8005092:	d013      	beq.n	80050bc <HAL_SPI_Init+0x48>
 8005094:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005098:	4293      	cmp	r3, r2
 800509a:	68c2      	ldr	r2, [r0, #12]
 800509c:	f000 80ae 	beq.w	80051fc <HAL_SPI_Init+0x188>
 80050a0:	2a0f      	cmp	r2, #15
 80050a2:	d808      	bhi.n	80050b6 <HAL_SPI_Init+0x42>
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80050a4:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80050a6:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80050aa:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 80050ac:	08c9      	lsrs	r1, r1, #3

  return data_size * fifo_threashold;
 80050ae:	fb05 1101 	mla	r1, r5, r1, r1
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 80050b2:	2908      	cmp	r1, #8
 80050b4:	d916      	bls.n	80050e4 <HAL_SPI_Init+0x70>
    return HAL_ERROR;
 80050b6:	2001      	movs	r0, #1
}
 80050b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80050bc:	68e2      	ldr	r2, [r4, #12]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80050be:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80050c0:	f102 0108 	add.w	r1, r2, #8
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80050c4:	4e53      	ldr	r6, [pc, #332]	; (8005214 <HAL_SPI_Init+0x1a0>)
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80050c6:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 80050c8:	08c9      	lsrs	r1, r1, #3
  return data_size * fifo_threashold;
 80050ca:	fb05 1101 	mla	r1, r5, r1, r1
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 80050ce:	4d52      	ldr	r5, [pc, #328]	; (8005218 <HAL_SPI_Init+0x1a4>)
 80050d0:	42ab      	cmp	r3, r5
 80050d2:	bf18      	it	ne
 80050d4:	42b3      	cmpne	r3, r6
 80050d6:	d003      	beq.n	80050e0 <HAL_SPI_Init+0x6c>
 80050d8:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80050dc:	42ab      	cmp	r3, r5
 80050de:	d101      	bne.n	80050e4 <HAL_SPI_Init+0x70>
 80050e0:	2910      	cmp	r1, #16
 80050e2:	d8e8      	bhi.n	80050b6 <HAL_SPI_Init+0x42>
  if (hspi->State == HAL_SPI_STATE_RESET)
 80050e4:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
 80050e8:	f001 05ff 	and.w	r5, r1, #255	; 0xff
 80050ec:	2900      	cmp	r1, #0
 80050ee:	d07a      	beq.n	80051e6 <HAL_SPI_Init+0x172>
 80050f0:	f04f 0800 	mov.w	r8, #0
  hspi->State = HAL_SPI_STATE_BUSY;
 80050f4:	2102      	movs	r1, #2
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80050f6:	69a7      	ldr	r7, [r4, #24]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80050f8:	6ba5      	ldr	r5, [r4, #56]	; 0x38
  hspi->State = HAL_SPI_STATE_BUSY;
 80050fa:	f884 1081 	strb.w	r1, [r4, #129]	; 0x81
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80050fe:	f1b7 6f80 	cmp.w	r7, #67108864	; 0x4000000
  __HAL_SPI_DISABLE(hspi);
 8005102:	6819      	ldr	r1, [r3, #0]
 8005104:	f021 0101 	bic.w	r1, r1, #1
 8005108:	6019      	str	r1, [r3, #0]
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800510a:	6899      	ldr	r1, [r3, #8]
 800510c:	f401 1cf8 	and.w	ip, r1, #2031616	; 0x1f0000
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8005110:	6861      	ldr	r1, [r4, #4]
 8005112:	d058      	beq.n	80051c6 <HAL_SPI_Init+0x152>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005114:	f411 0980 	ands.w	r9, r1, #4194304	; 0x400000
 8005118:	d001      	beq.n	800511e <HAL_SPI_Init+0xaa>
 800511a:	2a06      	cmp	r2, #6
 800511c:	d849      	bhi.n	80051b2 <HAL_SPI_Init+0x13e>
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800511e:	f8d3 e000 	ldr.w	lr, [r3]
 8005122:	f42e 7e80 	bic.w	lr, lr, #256	; 0x100
 8005126:	f8c3 e000 	str.w	lr, [r3]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800512a:	6b66      	ldr	r6, [r4, #52]	; 0x34
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800512c:	ea42 0208 	orr.w	r2, r2, r8
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005130:	4337      	orrs	r7, r6
 8005132:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005134:	4337      	orrs	r7, r6
 8005136:	6926      	ldr	r6, [r4, #16]
 8005138:	4337      	orrs	r7, r6
 800513a:	6966      	ldr	r6, [r4, #20]
 800513c:	4337      	orrs	r7, r6
 800513e:	6a26      	ldr	r6, [r4, #32]
 8005140:	4337      	orrs	r7, r6
 8005142:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 8005144:	4337      	orrs	r7, r6
 8005146:	68a6      	ldr	r6, [r4, #8]
 8005148:	4337      	orrs	r7, r6
 800514a:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 800514c:	4337      	orrs	r7, r6
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800514e:	69e6      	ldr	r6, [r4, #28]
 8005150:	4332      	orrs	r2, r6
 8005152:	4302      	orrs	r2, r0
 8005154:	ea42 020c 	orr.w	r2, r2, ip
 8005158:	609a      	str	r2, [r3, #8]
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800515a:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800515c:	433a      	orrs	r2, r7
 800515e:	430a      	orrs	r2, r1
 8005160:	432a      	orrs	r2, r5
 8005162:	60da      	str	r2, [r3, #12]
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8005164:	b9b9      	cbnz	r1, 8005196 <HAL_SPI_Init+0x122>
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8005166:	689a      	ldr	r2, [r3, #8]
 8005168:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
 800516c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005170:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8005172:	689a      	ldr	r2, [r3, #8]
 8005174:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8005178:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800517c:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800517e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005180:	f022 0201 	bic.w	r2, r2, #1
 8005184:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005186:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8005188:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800518a:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800518e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
}
 8005192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005196:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005198:	f022 0201 	bic.w	r2, r2, #1
 800519c:	651a      	str	r2, [r3, #80]	; 0x50
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800519e:	f1b9 0f00 	cmp.w	r9, #0
 80051a2:	d0f0      	beq.n	8005186 <HAL_SPI_Init+0x112>
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80051a4:	68da      	ldr	r2, [r3, #12]
 80051a6:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80051a8:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80051ac:	430a      	orrs	r2, r1
 80051ae:	60da      	str	r2, [r3, #12]
 80051b0:	e7e9      	b.n	8005186 <HAL_SPI_Init+0x112>
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 80051b2:	f8d3 e000 	ldr.w	lr, [r3]
 80051b6:	6d26      	ldr	r6, [r4, #80]	; 0x50
 80051b8:	f42e 7e80 	bic.w	lr, lr, #256	; 0x100
 80051bc:	ea4e 0e06 	orr.w	lr, lr, r6
 80051c0:	f8c3 e000 	str.w	lr, [r3]
 80051c4:	e7b1      	b.n	800512a <HAL_SPI_Init+0xb6>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80051c6:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80051ca:	d006      	beq.n	80051da <HAL_SPI_Init+0x166>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80051cc:	2900      	cmp	r1, #0
 80051ce:	d1a1      	bne.n	8005114 <HAL_SPI_Init+0xa0>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80051d0:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
 80051d4:	d002      	beq.n	80051dc <HAL_SPI_Init+0x168>
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80051d6:	4689      	mov	r9, r1
 80051d8:	e7a1      	b.n	800511e <HAL_SPI_Init+0xaa>
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80051da:	b9cd      	cbnz	r5, 8005210 <HAL_SPI_Init+0x19c>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80051dc:	681e      	ldr	r6, [r3, #0]
 80051de:	f446 5680 	orr.w	r6, r6, #4096	; 0x1000
 80051e2:	601e      	str	r6, [r3, #0]
 80051e4:	e796      	b.n	8005114 <HAL_SPI_Init+0xa0>
    HAL_SPI_MspInit(hspi);
 80051e6:	4620      	mov	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80051e8:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    HAL_SPI_MspInit(hspi);
 80051ec:	f7fc f8c2 	bl	8001374 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80051f0:	6823      	ldr	r3, [r4, #0]
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80051f2:	68e2      	ldr	r2, [r4, #12]
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 80051f4:	f8d4 8028 	ldr.w	r8, [r4, #40]	; 0x28
 80051f8:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80051fa:	e77b      	b.n	80050f4 <HAL_SPI_Init+0x80>
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80051fc:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
  data_size = (data_size + 7UL) / 8UL;
 80051fe:	f102 0108 	add.w	r1, r2, #8
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005202:	0945      	lsrs	r5, r0, #5
  data_size = (data_size + 7UL) / 8UL;
 8005204:	08c9      	lsrs	r1, r1, #3
  return data_size * fifo_threashold;
 8005206:	fb05 1101 	mla	r1, r5, r1, r1
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800520a:	e769      	b.n	80050e0 <HAL_SPI_Init+0x6c>
    return HAL_ERROR;
 800520c:	2001      	movs	r0, #1
}
 800520e:	4770      	bx	lr
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8005210:	4689      	mov	r9, r1
 8005212:	e782      	b.n	800511a <HAL_SPI_Init+0xa6>
 8005214:	40013000 	.word	0x40013000
 8005218:	40003800 	.word	0x40003800

0800521c <HAL_SPI_TransmitReceive>:
{
 800521c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005220:	461d      	mov	r5, r3
  __HAL_LOCK(hspi);
 8005222:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
{
 8005226:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 8005228:	2b01      	cmp	r3, #1
 800522a:	f000 80b9 	beq.w	80053a0 <HAL_SPI_TransmitReceive+0x184>
 800522e:	2301      	movs	r3, #1
 8005230:	4604      	mov	r4, r0
 8005232:	4688      	mov	r8, r1
 8005234:	4691      	mov	r9, r2
 8005236:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800523a:	f8d0 a000 	ldr.w	sl, [r0]
  tickstart = HAL_GetTick();
 800523e:	f7fc f9bb 	bl	80015b8 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8005242:	f894 1081 	ldrb.w	r1, [r4, #129]	; 0x81
  tickstart = HAL_GetTick();
 8005246:	4606      	mov	r6, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8005248:	2901      	cmp	r1, #1
 800524a:	b2cb      	uxtb	r3, r1
 800524c:	f040 80a1 	bne.w	8005392 <HAL_SPI_TransmitReceive+0x176>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 8005250:	f1b9 0f00 	cmp.w	r9, #0
 8005254:	bf18      	it	ne
 8005256:	f1b8 0f00 	cmpne.w	r8, #0
 800525a:	f000 8094 	beq.w	8005386 <HAL_SPI_TransmitReceive+0x16a>
 800525e:	fab5 f285 	clz	r2, r5
 8005262:	0952      	lsrs	r2, r2, #5
 8005264:	2d00      	cmp	r5, #0
 8005266:	f000 808e 	beq.w	8005386 <HAL_SPI_TransmitReceive+0x16a>
  SPI_2LINES(hspi);
 800526a:	6823      	ldr	r3, [r4, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 800526c:	2105      	movs	r1, #5
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800526e:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
  hspi->State       = HAL_SPI_STATE_BUSY_TX_RX;
 8005272:	f884 1081 	strb.w	r1, [r4, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005276:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
  hspi->RxXferCount = Size;
 800527a:	f8a4 506a 	strh.w	r5, [r4, #106]	; 0x6a
  hspi->TxXferCount = Size;
 800527e:	f8a4 5062 	strh.w	r5, [r4, #98]	; 0x62
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8005282:	f8c4 805c 	str.w	r8, [r4, #92]	; 0x5c
  hspi->RxXferSize  = Size;
 8005286:	f8a4 5068 	strh.w	r5, [r4, #104]	; 0x68
  hspi->TxXferSize  = Size;
 800528a:	f8a4 5060 	strh.w	r5, [r4, #96]	; 0x60
  hspi->TxISR       = NULL;
 800528e:	e9c4 221c 	strd	r2, r2, [r4, #112]	; 0x70
  SPI_2LINES(hspi);
 8005292:	68da      	ldr	r2, [r3, #12]
 8005294:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8005298:	60da      	str	r2, [r3, #12]
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800529a:	4a89      	ldr	r2, [pc, #548]	; (80054c0 <HAL_SPI_TransmitReceive+0x2a4>)
 800529c:	6859      	ldr	r1, [r3, #4]
 800529e:	400a      	ands	r2, r1
 80052a0:	432a      	orrs	r2, r5
 80052a2:	605a      	str	r2, [r3, #4]
  __HAL_SPI_ENABLE(hspi);
 80052a4:	681a      	ldr	r2, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052ac:	6862      	ldr	r2, [r4, #4]
 80052ae:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 80052b2:	f000 80ee 	beq.w	8005492 <HAL_SPI_TransmitReceive+0x276>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052b6:	f117 0901 	adds.w	r9, r7, #1
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80052ba:	68e2      	ldr	r2, [r4, #12]
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80052bc:	46a8      	mov	r8, r5
 80052be:	bf18      	it	ne
 80052c0:	f04f 0901 	movne.w	r9, #1
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 80052c4:	2a0f      	cmp	r2, #15
 80052c6:	f200 80aa 	bhi.w	800541e <HAL_SPI_TransmitReceive+0x202>
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80052ca:	2a07      	cmp	r2, #7
 80052cc:	d96d      	bls.n	80053aa <HAL_SPI_TransmitReceive+0x18e>
 80052ce:	e000      	b.n	80052d2 <HAL_SPI_TransmitReceive+0xb6>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80052d0:	6823      	ldr	r3, [r4, #0]
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 80052d2:	695a      	ldr	r2, [r3, #20]
 80052d4:	0792      	lsls	r2, r2, #30
 80052d6:	d50f      	bpl.n	80052f8 <HAL_SPI_TransmitReceive+0xdc>
 80052d8:	b175      	cbz	r5, 80052f8 <HAL_SPI_TransmitReceive+0xdc>
        *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 80052da:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80052dc:	f832 1b02 	ldrh.w	r1, [r2], #2
 80052e0:	f8aa 1020 	strh.w	r1, [sl, #32]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e4:	65e2      	str	r2, [r4, #92]	; 0x5c
        hspi->TxXferCount--;
 80052e6:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 80052ea:	3a01      	subs	r2, #1
 80052ec:	b292      	uxth	r2, r2
 80052ee:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 80052f2:	f8b4 5062 	ldrh.w	r5, [r4, #98]	; 0x62
 80052f6:	b2ad      	uxth	r5, r5
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 80052f8:	695b      	ldr	r3, [r3, #20]
 80052fa:	07d8      	lsls	r0, r3, #31
 80052fc:	d512      	bpl.n	8005324 <HAL_SPI_TransmitReceive+0x108>
 80052fe:	f1b8 0f00 	cmp.w	r8, #0
 8005302:	d00f      	beq.n	8005324 <HAL_SPI_TransmitReceive+0x108>
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8005304:	f8ba 2030 	ldrh.w	r2, [sl, #48]	; 0x30
 8005308:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800530a:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800530e:	6663      	str	r3, [r4, #100]	; 0x64
        hspi->RxXferCount--;
 8005310:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 8005314:	3b01      	subs	r3, #1
 8005316:	b29b      	uxth	r3, r3
 8005318:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800531c:	f8b4 806a 	ldrh.w	r8, [r4, #106]	; 0x6a
 8005320:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005324:	f7fc f948 	bl	80015b8 <HAL_GetTick>
 8005328:	1b80      	subs	r0, r0, r6
 800532a:	42b8      	cmp	r0, r7
 800532c:	d303      	bcc.n	8005336 <HAL_SPI_TransmitReceive+0x11a>
 800532e:	f1b9 0f00 	cmp.w	r9, #0
 8005332:	f040 80b3 	bne.w	800549c <HAL_SPI_TransmitReceive+0x280>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005336:	ea45 0308 	orr.w	r3, r5, r8
 800533a:	b29b      	uxth	r3, r3
 800533c:	2b00      	cmp	r3, #0
 800533e:	d1c7      	bne.n	80052d0 <HAL_SPI_TransmitReceive+0xb4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	695b      	ldr	r3, [r3, #20]
 8005344:	071b      	lsls	r3, r3, #28
 8005346:	d40d      	bmi.n	8005364 <HAL_SPI_TransmitReceive+0x148>
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005348:	f7fc f936 	bl	80015b8 <HAL_GetTick>
 800534c:	1b80      	subs	r0, r0, r6
 800534e:	4287      	cmp	r7, r0
 8005350:	d8f6      	bhi.n	8005340 <HAL_SPI_TransmitReceive+0x124>
 8005352:	f1b9 0f00 	cmp.w	r9, #0
 8005356:	d0f3      	beq.n	8005340 <HAL_SPI_TransmitReceive+0x124>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005358:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 800535c:	f043 0320 	orr.w	r3, r3, #32
 8005360:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  SPI_CloseTransfer(hspi);
 8005364:	4620      	mov	r0, r4
 8005366:	f7ff fe29 	bl	8004fbc <SPI_CloseTransfer>
  hspi->State = HAL_SPI_STATE_READY;
 800536a:	2301      	movs	r3, #1
  __HAL_UNLOCK(hspi);
 800536c:	2200      	movs	r2, #0
  hspi->State = HAL_SPI_STATE_READY;
 800536e:	f884 3081 	strb.w	r3, [r4, #129]	; 0x81
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005372:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(hspi);
 8005376:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
  __HAL_LOCK(hspi);
 800537a:	1a9b      	subs	r3, r3, r2
 800537c:	bf18      	it	ne
 800537e:	2301      	movne	r3, #1
}
 8005380:	4618      	mov	r0, r3
 8005382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8005386:	2200      	movs	r2, #0
 8005388:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 800538c:	4618      	mov	r0, r3
 800538e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_UNLOCK(hspi);
 8005392:	2200      	movs	r2, #0
    return errorcode;
 8005394:	2302      	movs	r3, #2
    __HAL_UNLOCK(hspi);
 8005396:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
}
 800539a:	4618      	mov	r0, r3
 800539c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 80053a0:	2302      	movs	r3, #2
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 80053a8:	6823      	ldr	r3, [r4, #0]
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 80053aa:	695a      	ldr	r2, [r3, #20]
 80053ac:	0791      	lsls	r1, r2, #30
 80053ae:	d511      	bpl.n	80053d4 <HAL_SPI_TransmitReceive+0x1b8>
 80053b0:	b185      	cbz	r5, 80053d4 <HAL_SPI_TransmitReceive+0x1b8>
        *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053b2:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 80053b4:	7812      	ldrb	r2, [r2, #0]
 80053b6:	f883 2020 	strb.w	r2, [r3, #32]
        hspi->TxXferCount--;
 80053ba:	f8b4 3062 	ldrh.w	r3, [r4, #98]	; 0x62
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29b      	uxth	r3, r3
 80053c2:	f8a4 3062 	strh.w	r3, [r4, #98]	; 0x62
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053c6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        initial_TxXferCount = hspi->TxXferCount;
 80053c8:	f8b4 5062 	ldrh.w	r5, [r4, #98]	; 0x62
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053cc:	3301      	adds	r3, #1
        initial_TxXferCount = hspi->TxXferCount;
 80053ce:	b2ad      	uxth	r5, r5
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053d0:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP)) && (initial_RxXferCount > 0UL))
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	695a      	ldr	r2, [r3, #20]
 80053d6:	07d2      	lsls	r2, r2, #31
 80053d8:	d513      	bpl.n	8005402 <HAL_SPI_TransmitReceive+0x1e6>
 80053da:	f1b8 0f00 	cmp.w	r8, #0
 80053de:	d010      	beq.n	8005402 <HAL_SPI_TransmitReceive+0x1e6>
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 80053e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80053e4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80053e6:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 80053e8:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
 80053ec:	3b01      	subs	r3, #1
 80053ee:	b29b      	uxth	r3, r3
 80053f0:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
        initial_RxXferCount = hspi->RxXferCount;
 80053f6:	f8b4 806a 	ldrh.w	r8, [r4, #106]	; 0x6a
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80053fa:	3301      	adds	r3, #1
        initial_RxXferCount = hspi->RxXferCount;
 80053fc:	fa1f f888 	uxth.w	r8, r8
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005400:	6663      	str	r3, [r4, #100]	; 0x64
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005402:	f7fc f8d9 	bl	80015b8 <HAL_GetTick>
 8005406:	1b80      	subs	r0, r0, r6
 8005408:	42b8      	cmp	r0, r7
 800540a:	d302      	bcc.n	8005412 <HAL_SPI_TransmitReceive+0x1f6>
 800540c:	f1b9 0f00 	cmp.w	r9, #0
 8005410:	d144      	bne.n	800549c <HAL_SPI_TransmitReceive+0x280>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005412:	ea45 0308 	orr.w	r3, r5, r8
 8005416:	b29b      	uxth	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	d1c5      	bne.n	80053a8 <HAL_SPI_TransmitReceive+0x18c>
 800541c:	e790      	b.n	8005340 <HAL_SPI_TransmitReceive+0x124>
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800541e:	f248 0a08 	movw	sl, #32776	; 0x8008
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 8005422:	695a      	ldr	r2, [r3, #20]
 8005424:	0791      	lsls	r1, r2, #30
 8005426:	d50e      	bpl.n	8005446 <HAL_SPI_TransmitReceive+0x22a>
 8005428:	b16d      	cbz	r5, 8005446 <HAL_SPI_TransmitReceive+0x22a>
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800542a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800542c:	f852 1b04 	ldr.w	r1, [r2], #4
 8005430:	6219      	str	r1, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005432:	65e2      	str	r2, [r4, #92]	; 0x5c
        hspi->TxXferCount --;
 8005434:	f8b4 2062 	ldrh.w	r2, [r4, #98]	; 0x62
 8005438:	3a01      	subs	r2, #1
 800543a:	b292      	uxth	r2, r2
 800543c:	f8a4 2062 	strh.w	r2, [r4, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 8005440:	f8b4 5062 	ldrh.w	r5, [r4, #98]	; 0x62
 8005444:	b2ad      	uxth	r5, r5
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 8005446:	695a      	ldr	r2, [r3, #20]
 8005448:	ea12 0f0a 	tst.w	r2, sl
 800544c:	d011      	beq.n	8005472 <HAL_SPI_TransmitReceive+0x256>
 800544e:	f1b8 0f00 	cmp.w	r8, #0
 8005452:	d00e      	beq.n	8005472 <HAL_SPI_TransmitReceive+0x256>
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8005454:	6b19      	ldr	r1, [r3, #48]	; 0x30
        hspi->RxXferCount --;
 8005456:	f8b4 306a 	ldrh.w	r3, [r4, #106]	; 0x6a
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800545a:	6e62      	ldr	r2, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 800545c:	3b01      	subs	r3, #1
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800545e:	f842 1b04 	str.w	r1, [r2], #4
        hspi->RxXferCount --;
 8005462:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr += sizeof(uint32_t);
 8005464:	6662      	str	r2, [r4, #100]	; 0x64
        hspi->RxXferCount --;
 8005466:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800546a:	f8b4 806a 	ldrh.w	r8, [r4, #106]	; 0x6a
 800546e:	fa1f f888 	uxth.w	r8, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005472:	f7fc f8a1 	bl	80015b8 <HAL_GetTick>
 8005476:	1b80      	subs	r0, r0, r6
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005478:	ea45 0308 	orr.w	r3, r5, r8
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800547c:	42b8      	cmp	r0, r7
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800547e:	b29b      	uxth	r3, r3
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005480:	d302      	bcc.n	8005488 <HAL_SPI_TransmitReceive+0x26c>
 8005482:	f1b9 0f00 	cmp.w	r9, #0
 8005486:	d109      	bne.n	800549c <HAL_SPI_TransmitReceive+0x280>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 8005488:	2b00      	cmp	r3, #0
 800548a:	f43f af59 	beq.w	8005340 <HAL_SPI_TransmitReceive+0x124>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800548e:	6823      	ldr	r3, [r4, #0]
 8005490:	e7c7      	b.n	8005422 <HAL_SPI_TransmitReceive+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005498:	601a      	str	r2, [r3, #0]
 800549a:	e70c      	b.n	80052b6 <HAL_SPI_TransmitReceive+0x9a>
        SPI_CloseTransfer(hspi);
 800549c:	4620      	mov	r0, r4
 800549e:	f7ff fd8d 	bl	8004fbc <SPI_CloseTransfer>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80054a2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 80054a6:	2101      	movs	r1, #1
        __HAL_UNLOCK(hspi);
 80054a8:	2400      	movs	r4, #0
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80054aa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
        return HAL_TIMEOUT;
 80054ae:	2303      	movs	r3, #3
        __HAL_UNLOCK(hspi);
 80054b0:	f880 4080 	strb.w	r4, [r0, #128]	; 0x80
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80054b4:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 80054b8:	f880 1081 	strb.w	r1, [r0, #129]	; 0x81
        return HAL_TIMEOUT;
 80054bc:	e766      	b.n	800538c <HAL_SPI_TransmitReceive+0x170>
 80054be:	bf00      	nop
 80054c0:	ffff0000 	.word	0xffff0000

080054c4 <arm_biquad_cascade_df2T_f32>:
 80054c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054c8:	7807      	ldrb	r7, [r0, #0]
 80054ca:	ea4f 1e13 	mov.w	lr, r3, lsr #4
 80054ce:	6885      	ldr	r5, [r0, #8]
 80054d0:	3514      	adds	r5, #20
 80054d2:	6846      	ldr	r6, [r0, #4]
 80054d4:	3608      	adds	r6, #8
 80054d6:	ea4f 198e 	mov.w	r9, lr, lsl #6
 80054da:	eb02 0b09 	add.w	fp, r2, r9
 80054de:	f003 080f 	and.w	r8, r3, #15
 80054e2:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 80054e6:	ed55 7a05 	vldr	s15, [r5, #-20]	; 0xffffffec
 80054ea:	ed15 7a04 	vldr	s14, [r5, #-16]
 80054ee:	ed55 6a03 	vldr	s13, [r5, #-12]
 80054f2:	ed15 6a02 	vldr	s12, [r5, #-8]
 80054f6:	ed55 5a01 	vldr	s11, [r5, #-4]
 80054fa:	46b4      	mov	ip, r6
 80054fc:	ed56 3a02 	vldr	s7, [r6, #-8]
 8005500:	ed16 4a01 	vldr	s8, [r6, #-4]
 8005504:	f1be 0f00 	cmp.w	lr, #0
 8005508:	f000 8195 	beq.w	8005836 <arm_biquad_cascade_df2T_f32+0x372>
 800550c:	f101 0040 	add.w	r0, r1, #64	; 0x40
 8005510:	f102 0340 	add.w	r3, r2, #64	; 0x40
 8005514:	4674      	mov	r4, lr
 8005516:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 800551a:	ee27 5a83 	vmul.f32	s10, s15, s6
 800551e:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005522:	ee67 4a03 	vmul.f32	s9, s14, s6
 8005526:	ee34 4a84 	vadd.f32	s8, s9, s8
 800552a:	ee66 4a05 	vmul.f32	s9, s12, s10
 800552e:	ee34 4a84 	vadd.f32	s8, s9, s8
 8005532:	ee26 3a83 	vmul.f32	s6, s13, s6
 8005536:	ed03 5a10 	vstr	s10, [r3, #-64]	; 0xffffffc0
 800553a:	ed50 3a0f 	vldr	s7, [r0, #-60]	; 0xffffffc4
 800553e:	ee67 4aa3 	vmul.f32	s9, s15, s7
 8005542:	ee74 4a84 	vadd.f32	s9, s9, s8
 8005546:	ee25 5a85 	vmul.f32	s10, s11, s10
 800554a:	ee35 5a03 	vadd.f32	s10, s10, s6
 800554e:	ee27 4a23 	vmul.f32	s8, s14, s7
 8005552:	ee35 5a04 	vadd.f32	s10, s10, s8
 8005556:	ee26 3a24 	vmul.f32	s6, s12, s9
 800555a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800555e:	ee66 3aa3 	vmul.f32	s7, s13, s7
 8005562:	ed43 4a0f 	vstr	s9, [r3, #-60]	; 0xffffffc4
 8005566:	ed10 4a0e 	vldr	s8, [r0, #-56]	; 0xffffffc8
 800556a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800556e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005572:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8005576:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800557a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800557e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005582:	ee26 3a05 	vmul.f32	s6, s12, s10
 8005586:	ee33 3a24 	vadd.f32	s6, s6, s9
 800558a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800558e:	ed03 5a0e 	vstr	s10, [r3, #-56]	; 0xffffffc8
 8005592:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8005596:	ee67 4a84 	vmul.f32	s9, s15, s8
 800559a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800559e:	ee25 5a85 	vmul.f32	s10, s11, s10
 80055a2:	ee35 5a23 	vadd.f32	s10, s10, s7
 80055a6:	ee67 3a04 	vmul.f32	s7, s14, s8
 80055aa:	ee35 5a23 	vadd.f32	s10, s10, s7
 80055ae:	ee26 3a24 	vmul.f32	s6, s12, s9
 80055b2:	ee33 3a05 	vadd.f32	s6, s6, s10
 80055b6:	ee66 3a84 	vmul.f32	s7, s13, s8
 80055ba:	ed43 4a0d 	vstr	s9, [r3, #-52]	; 0xffffffcc
 80055be:	ed10 4a0c 	vldr	s8, [r0, #-48]	; 0xffffffd0
 80055c2:	ee27 5a84 	vmul.f32	s10, s15, s8
 80055c6:	ee35 5a03 	vadd.f32	s10, s10, s6
 80055ca:	ee65 4aa4 	vmul.f32	s9, s11, s9
 80055ce:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80055d2:	ee67 3a04 	vmul.f32	s7, s14, s8
 80055d6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80055da:	ee26 3a05 	vmul.f32	s6, s12, s10
 80055de:	ee33 3a24 	vadd.f32	s6, s6, s9
 80055e2:	ee66 3a84 	vmul.f32	s7, s13, s8
 80055e6:	ed03 5a0c 	vstr	s10, [r3, #-48]	; 0xffffffd0
 80055ea:	ed10 4a0b 	vldr	s8, [r0, #-44]	; 0xffffffd4
 80055ee:	ee67 4a84 	vmul.f32	s9, s15, s8
 80055f2:	ee74 4a83 	vadd.f32	s9, s9, s6
 80055f6:	ee25 5a85 	vmul.f32	s10, s11, s10
 80055fa:	ee35 5a23 	vadd.f32	s10, s10, s7
 80055fe:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005602:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005606:	ee26 3a24 	vmul.f32	s6, s12, s9
 800560a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800560e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005612:	ed43 4a0b 	vstr	s9, [r3, #-44]	; 0xffffffd4
 8005616:	ed10 4a0a 	vldr	s8, [r0, #-40]	; 0xffffffd8
 800561a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800561e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005622:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8005626:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800562a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800562e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005632:	ee26 3a05 	vmul.f32	s6, s12, s10
 8005636:	ee33 3a24 	vadd.f32	s6, s6, s9
 800563a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800563e:	ed03 5a0a 	vstr	s10, [r3, #-40]	; 0xffffffd8
 8005642:	ed10 4a09 	vldr	s8, [r0, #-36]	; 0xffffffdc
 8005646:	ee67 4a84 	vmul.f32	s9, s15, s8
 800564a:	ee74 4a83 	vadd.f32	s9, s9, s6
 800564e:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005652:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005656:	ee67 3a04 	vmul.f32	s7, s14, s8
 800565a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800565e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8005662:	ee33 3a05 	vadd.f32	s6, s6, s10
 8005666:	ee66 3a84 	vmul.f32	s7, s13, s8
 800566a:	ed43 4a09 	vstr	s9, [r3, #-36]	; 0xffffffdc
 800566e:	ed10 4a08 	vldr	s8, [r0, #-32]	; 0xffffffe0
 8005672:	ee27 5a84 	vmul.f32	s10, s15, s8
 8005676:	ee35 5a03 	vadd.f32	s10, s10, s6
 800567a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800567e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005682:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005686:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800568a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800568e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8005692:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005696:	ed03 5a08 	vstr	s10, [r3, #-32]	; 0xffffffe0
 800569a:	ed10 4a07 	vldr	s8, [r0, #-28]	; 0xffffffe4
 800569e:	ee67 4a84 	vmul.f32	s9, s15, s8
 80056a2:	ee74 4a83 	vadd.f32	s9, s9, s6
 80056a6:	ee25 5a85 	vmul.f32	s10, s11, s10
 80056aa:	ee35 5a23 	vadd.f32	s10, s10, s7
 80056ae:	ee67 3a04 	vmul.f32	s7, s14, s8
 80056b2:	ee35 5a23 	vadd.f32	s10, s10, s7
 80056b6:	ee26 3a24 	vmul.f32	s6, s12, s9
 80056ba:	ee33 3a05 	vadd.f32	s6, s6, s10
 80056be:	ee66 3a84 	vmul.f32	s7, s13, s8
 80056c2:	ed43 4a07 	vstr	s9, [r3, #-28]	; 0xffffffe4
 80056c6:	ed10 4a06 	vldr	s8, [r0, #-24]	; 0xffffffe8
 80056ca:	ee27 5a84 	vmul.f32	s10, s15, s8
 80056ce:	ee35 5a03 	vadd.f32	s10, s10, s6
 80056d2:	ee65 4aa4 	vmul.f32	s9, s11, s9
 80056d6:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80056da:	ee67 3a04 	vmul.f32	s7, s14, s8
 80056de:	ee74 4aa3 	vadd.f32	s9, s9, s7
 80056e2:	ee26 3a05 	vmul.f32	s6, s12, s10
 80056e6:	ee33 3a24 	vadd.f32	s6, s6, s9
 80056ea:	ee66 3a84 	vmul.f32	s7, s13, s8
 80056ee:	ed03 5a06 	vstr	s10, [r3, #-24]	; 0xffffffe8
 80056f2:	ed10 4a05 	vldr	s8, [r0, #-20]	; 0xffffffec
 80056f6:	ee67 4a84 	vmul.f32	s9, s15, s8
 80056fa:	ee74 4a83 	vadd.f32	s9, s9, s6
 80056fe:	ee25 5a85 	vmul.f32	s10, s11, s10
 8005702:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005706:	ee67 3a04 	vmul.f32	s7, s14, s8
 800570a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800570e:	ee26 3a24 	vmul.f32	s6, s12, s9
 8005712:	ee33 3a05 	vadd.f32	s6, s6, s10
 8005716:	ee66 3a84 	vmul.f32	s7, s13, s8
 800571a:	ed43 4a05 	vstr	s9, [r3, #-20]	; 0xffffffec
 800571e:	ed10 4a04 	vldr	s8, [r0, #-16]
 8005722:	ee27 5a84 	vmul.f32	s10, s15, s8
 8005726:	ee35 5a03 	vadd.f32	s10, s10, s6
 800572a:	ee65 4aa4 	vmul.f32	s9, s11, s9
 800572e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005732:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005736:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800573a:	ee26 3a05 	vmul.f32	s6, s12, s10
 800573e:	ee33 3a24 	vadd.f32	s6, s6, s9
 8005742:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005746:	ed03 5a04 	vstr	s10, [r3, #-16]
 800574a:	ed10 4a03 	vldr	s8, [r0, #-12]
 800574e:	ee67 4a84 	vmul.f32	s9, s15, s8
 8005752:	ee74 4a83 	vadd.f32	s9, s9, s6
 8005756:	ee25 5a85 	vmul.f32	s10, s11, s10
 800575a:	ee35 5a23 	vadd.f32	s10, s10, s7
 800575e:	ee67 3a04 	vmul.f32	s7, s14, s8
 8005762:	ee35 5a23 	vadd.f32	s10, s10, s7
 8005766:	ee26 3a24 	vmul.f32	s6, s12, s9
 800576a:	ee33 3a05 	vadd.f32	s6, s6, s10
 800576e:	ee66 3a84 	vmul.f32	s7, s13, s8
 8005772:	ed43 4a03 	vstr	s9, [r3, #-12]
 8005776:	ed10 4a02 	vldr	s8, [r0, #-8]
 800577a:	ee27 5a84 	vmul.f32	s10, s15, s8
 800577e:	ee35 5a03 	vadd.f32	s10, s10, s6
 8005782:	ee65 4aa4 	vmul.f32	s9, s11, s9
 8005786:	ee74 4aa3 	vadd.f32	s9, s9, s7
 800578a:	ee67 3a04 	vmul.f32	s7, s14, s8
 800578e:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005792:	ee26 3a05 	vmul.f32	s6, s12, s10
 8005796:	ee33 3a24 	vadd.f32	s6, s6, s9
 800579a:	ee66 3a84 	vmul.f32	s7, s13, s8
 800579e:	ed03 5a02 	vstr	s10, [r3, #-8]
 80057a2:	ed10 4a01 	vldr	s8, [r0, #-4]
 80057a6:	ee67 4a84 	vmul.f32	s9, s15, s8
 80057aa:	ee74 4a83 	vadd.f32	s9, s9, s6
 80057ae:	ee25 5a85 	vmul.f32	s10, s11, s10
 80057b2:	ee35 5a23 	vadd.f32	s10, s10, s7
 80057b6:	ee67 3a04 	vmul.f32	s7, s14, s8
 80057ba:	ee35 5a23 	vadd.f32	s10, s10, s7
 80057be:	ee66 3a24 	vmul.f32	s7, s12, s9
 80057c2:	ee73 3a85 	vadd.f32	s7, s7, s10
 80057c6:	ee26 5a84 	vmul.f32	s10, s13, s8
 80057ca:	ee25 4aa4 	vmul.f32	s8, s11, s9
 80057ce:	ee34 4a05 	vadd.f32	s8, s8, s10
 80057d2:	ed43 4a01 	vstr	s9, [r3, #-4]
 80057d6:	3040      	adds	r0, #64	; 0x40
 80057d8:	3340      	adds	r3, #64	; 0x40
 80057da:	3c01      	subs	r4, #1
 80057dc:	f47f ae9b 	bne.w	8005516 <arm_biquad_cascade_df2T_f32+0x52>
 80057e0:	4449      	add	r1, r9
 80057e2:	465b      	mov	r3, fp
 80057e4:	f1b8 0f00 	cmp.w	r8, #0
 80057e8:	d019      	beq.n	800581e <arm_biquad_cascade_df2T_f32+0x35a>
 80057ea:	eb01 000a 	add.w	r0, r1, sl
 80057ee:	ecf1 2a01 	vldmia	r1!, {s5}
 80057f2:	ee27 3aa2 	vmul.f32	s6, s15, s5
 80057f6:	ee33 3a23 	vadd.f32	s6, s6, s7
 80057fa:	ee67 3a22 	vmul.f32	s7, s14, s5
 80057fe:	ee33 4a84 	vadd.f32	s8, s7, s8
 8005802:	ee26 5a03 	vmul.f32	s10, s12, s6
 8005806:	ee75 3a04 	vadd.f32	s7, s10, s8
 800580a:	ee66 2aa2 	vmul.f32	s5, s13, s5
 800580e:	ee25 4a83 	vmul.f32	s8, s11, s6
 8005812:	ee34 4a22 	vadd.f32	s8, s8, s5
 8005816:	eca3 3a01 	vstmia	r3!, {s6}
 800581a:	4281      	cmp	r1, r0
 800581c:	d1e7      	bne.n	80057ee <arm_biquad_cascade_df2T_f32+0x32a>
 800581e:	ed4c 3a02 	vstr	s7, [ip, #-8]
 8005822:	ed0c 4a01 	vstr	s8, [ip, #-4]
 8005826:	3514      	adds	r5, #20
 8005828:	3608      	adds	r6, #8
 800582a:	4611      	mov	r1, r2
 800582c:	3f01      	subs	r7, #1
 800582e:	f47f ae5a 	bne.w	80054e6 <arm_biquad_cascade_df2T_f32+0x22>
 8005832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005836:	4613      	mov	r3, r2
 8005838:	e7d4      	b.n	80057e4 <arm_biquad_cascade_df2T_f32+0x320>
	...

0800583c <arm_biquad_cascade_df2T_init_f32>:
 800583c:	b510      	push	{r4, lr}
 800583e:	4604      	mov	r4, r0
 8005840:	4608      	mov	r0, r1
 8005842:	2100      	movs	r1, #0
 8005844:	60a2      	str	r2, [r4, #8]
 8005846:	00c2      	lsls	r2, r0, #3
 8005848:	7020      	strb	r0, [r4, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 f9b0 	bl	8005bb0 <memset>
 8005850:	6060      	str	r0, [r4, #4]
 8005852:	bd10      	pop	{r4, pc}

08005854 <arm_sub_f32>:
 8005854:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005858:	b4f0      	push	{r4, r5, r6, r7}
 800585a:	d033      	beq.n	80058c4 <arm_sub_f32+0x70>
 800585c:	f100 0610 	add.w	r6, r0, #16
 8005860:	f101 0510 	add.w	r5, r1, #16
 8005864:	f102 0410 	add.w	r4, r2, #16
 8005868:	4667      	mov	r7, ip
 800586a:	ed15 7a04 	vldr	s14, [r5, #-16]
 800586e:	3f01      	subs	r7, #1
 8005870:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005874:	f105 0510 	add.w	r5, r5, #16
 8005878:	f106 0610 	add.w	r6, r6, #16
 800587c:	f104 0410 	add.w	r4, r4, #16
 8005880:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005884:	ed44 7a08 	vstr	s15, [r4, #-32]	; 0xffffffe0
 8005888:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 800588c:	ed56 7a07 	vldr	s15, [r6, #-28]	; 0xffffffe4
 8005890:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005894:	ed44 7a07 	vstr	s15, [r4, #-28]	; 0xffffffe4
 8005898:	ed15 7a06 	vldr	s14, [r5, #-24]	; 0xffffffe8
 800589c:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 80058a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058a4:	ed44 7a06 	vstr	s15, [r4, #-24]	; 0xffffffe8
 80058a8:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 80058ac:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 80058b0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058b4:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 80058b8:	d1d7      	bne.n	800586a <arm_sub_f32+0x16>
 80058ba:	ea4f 140c 	mov.w	r4, ip, lsl #4
 80058be:	4420      	add	r0, r4
 80058c0:	4421      	add	r1, r4
 80058c2:	4422      	add	r2, r4
 80058c4:	f013 0303 	ands.w	r3, r3, #3
 80058c8:	d01b      	beq.n	8005902 <arm_sub_f32+0xae>
 80058ca:	edd0 7a00 	vldr	s15, [r0]
 80058ce:	3b01      	subs	r3, #1
 80058d0:	ed91 7a00 	vldr	s14, [r1]
 80058d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058d8:	edc2 7a00 	vstr	s15, [r2]
 80058dc:	d011      	beq.n	8005902 <arm_sub_f32+0xae>
 80058de:	edd0 7a01 	vldr	s15, [r0, #4]
 80058e2:	2b01      	cmp	r3, #1
 80058e4:	ed91 7a01 	vldr	s14, [r1, #4]
 80058e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058ec:	edc2 7a01 	vstr	s15, [r2, #4]
 80058f0:	d007      	beq.n	8005902 <arm_sub_f32+0xae>
 80058f2:	edd0 7a02 	vldr	s15, [r0, #8]
 80058f6:	ed91 7a02 	vldr	s14, [r1, #8]
 80058fa:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80058fe:	edc2 7a02 	vstr	s15, [r2, #8]
 8005902:	bcf0      	pop	{r4, r5, r6, r7}
 8005904:	4770      	bx	lr
 8005906:	bf00      	nop

08005908 <arm_mult_f32>:
 8005908:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 800590c:	b4f0      	push	{r4, r5, r6, r7}
 800590e:	d033      	beq.n	8005978 <arm_mult_f32+0x70>
 8005910:	f100 0610 	add.w	r6, r0, #16
 8005914:	f101 0510 	add.w	r5, r1, #16
 8005918:	f102 0410 	add.w	r4, r2, #16
 800591c:	4667      	mov	r7, ip
 800591e:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005922:	3f01      	subs	r7, #1
 8005924:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005928:	f105 0510 	add.w	r5, r5, #16
 800592c:	f106 0610 	add.w	r6, r6, #16
 8005930:	f104 0410 	add.w	r4, r4, #16
 8005934:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005938:	ed44 7a08 	vstr	s15, [r4, #-32]	; 0xffffffe0
 800593c:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 8005940:	ed56 7a07 	vldr	s15, [r6, #-28]	; 0xffffffe4
 8005944:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005948:	ed44 7a07 	vstr	s15, [r4, #-28]	; 0xffffffe4
 800594c:	ed15 7a06 	vldr	s14, [r5, #-24]	; 0xffffffe8
 8005950:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005958:	ed44 7a06 	vstr	s15, [r4, #-24]	; 0xffffffe8
 800595c:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005960:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005964:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005968:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 800596c:	d1d7      	bne.n	800591e <arm_mult_f32+0x16>
 800596e:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005972:	4420      	add	r0, r4
 8005974:	4421      	add	r1, r4
 8005976:	4422      	add	r2, r4
 8005978:	f013 0303 	ands.w	r3, r3, #3
 800597c:	d01b      	beq.n	80059b6 <arm_mult_f32+0xae>
 800597e:	edd1 7a00 	vldr	s15, [r1]
 8005982:	3b01      	subs	r3, #1
 8005984:	ed90 7a00 	vldr	s14, [r0]
 8005988:	ee67 7a87 	vmul.f32	s15, s15, s14
 800598c:	edc2 7a00 	vstr	s15, [r2]
 8005990:	d011      	beq.n	80059b6 <arm_mult_f32+0xae>
 8005992:	edd0 7a01 	vldr	s15, [r0, #4]
 8005996:	2b01      	cmp	r3, #1
 8005998:	ed91 7a01 	vldr	s14, [r1, #4]
 800599c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059a0:	edc2 7a01 	vstr	s15, [r2, #4]
 80059a4:	d007      	beq.n	80059b6 <arm_mult_f32+0xae>
 80059a6:	edd0 7a02 	vldr	s15, [r0, #8]
 80059aa:	ed91 7a02 	vldr	s14, [r1, #8]
 80059ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80059b2:	edc2 7a02 	vstr	s15, [r2, #8]
 80059b6:	bcf0      	pop	{r4, r5, r6, r7}
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop

080059bc <arm_dot_prod_f32>:
 80059bc:	b4f0      	push	{r4, r5, r6, r7}
 80059be:	0897      	lsrs	r7, r2, #2
 80059c0:	d052      	beq.n	8005a68 <arm_dot_prod_f32+0xac>
 80059c2:	f100 0510 	add.w	r5, r0, #16
 80059c6:	f101 0410 	add.w	r4, r1, #16
 80059ca:	463e      	mov	r6, r7
 80059cc:	eddf 7a28 	vldr	s15, [pc, #160]	; 8005a70 <arm_dot_prod_f32+0xb4>
 80059d0:	ed14 7a04 	vldr	s14, [r4, #-16]
 80059d4:	3e01      	subs	r6, #1
 80059d6:	ed15 6a04 	vldr	s12, [r5, #-16]
 80059da:	f104 0410 	add.w	r4, r4, #16
 80059de:	ed54 5a07 	vldr	s11, [r4, #-28]	; 0xffffffe4
 80059e2:	f105 0510 	add.w	r5, r5, #16
 80059e6:	ee26 6a07 	vmul.f32	s12, s12, s14
 80059ea:	ed55 6a07 	vldr	s13, [r5, #-28]	; 0xffffffe4
 80059ee:	ed15 7a06 	vldr	s14, [r5, #-24]	; 0xffffffe8
 80059f2:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80059f6:	ed54 5a06 	vldr	s11, [r4, #-24]	; 0xffffffe8
 80059fa:	ee36 6a27 	vadd.f32	s12, s12, s15
 80059fe:	ed55 7a05 	vldr	s15, [r5, #-20]	; 0xffffffec
 8005a02:	ee27 7a25 	vmul.f32	s14, s14, s11
 8005a06:	ed54 5a05 	vldr	s11, [r4, #-20]	; 0xffffffec
 8005a0a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005a0e:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005a12:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005a16:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a1a:	d1d9      	bne.n	80059d0 <arm_dot_prod_f32+0x14>
 8005a1c:	013f      	lsls	r7, r7, #4
 8005a1e:	4438      	add	r0, r7
 8005a20:	4439      	add	r1, r7
 8005a22:	f012 0203 	ands.w	r2, r2, #3
 8005a26:	d01b      	beq.n	8005a60 <arm_dot_prod_f32+0xa4>
 8005a28:	ed91 7a00 	vldr	s14, [r1]
 8005a2c:	3a01      	subs	r2, #1
 8005a2e:	edd0 6a00 	vldr	s13, [r0]
 8005a32:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a3a:	d011      	beq.n	8005a60 <arm_dot_prod_f32+0xa4>
 8005a3c:	ed91 7a01 	vldr	s14, [r1, #4]
 8005a40:	2a01      	cmp	r2, #1
 8005a42:	edd0 6a01 	vldr	s13, [r0, #4]
 8005a46:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a4a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a4e:	d007      	beq.n	8005a60 <arm_dot_prod_f32+0xa4>
 8005a50:	ed90 7a02 	vldr	s14, [r0, #8]
 8005a54:	edd1 6a02 	vldr	s13, [r1, #8]
 8005a58:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005a5c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005a60:	edc3 7a00 	vstr	s15, [r3]
 8005a64:	bcf0      	pop	{r4, r5, r6, r7}
 8005a66:	4770      	bx	lr
 8005a68:	eddf 7a01 	vldr	s15, [pc, #4]	; 8005a70 <arm_dot_prod_f32+0xb4>
 8005a6c:	e7d9      	b.n	8005a22 <arm_dot_prod_f32+0x66>
 8005a6e:	bf00      	nop
 8005a70:	00000000 	.word	0x00000000

08005a74 <arm_add_f32>:
 8005a74:	ea5f 0c93 	movs.w	ip, r3, lsr #2
 8005a78:	b4f0      	push	{r4, r5, r6, r7}
 8005a7a:	d033      	beq.n	8005ae4 <arm_add_f32+0x70>
 8005a7c:	f100 0610 	add.w	r6, r0, #16
 8005a80:	f101 0510 	add.w	r5, r1, #16
 8005a84:	f102 0410 	add.w	r4, r2, #16
 8005a88:	4667      	mov	r7, ip
 8005a8a:	ed15 7a04 	vldr	s14, [r5, #-16]
 8005a8e:	3f01      	subs	r7, #1
 8005a90:	ed56 7a04 	vldr	s15, [r6, #-16]
 8005a94:	f105 0510 	add.w	r5, r5, #16
 8005a98:	f106 0610 	add.w	r6, r6, #16
 8005a9c:	f104 0410 	add.w	r4, r4, #16
 8005aa0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005aa4:	ed44 7a08 	vstr	s15, [r4, #-32]	; 0xffffffe0
 8005aa8:	ed15 7a07 	vldr	s14, [r5, #-28]	; 0xffffffe4
 8005aac:	ed56 7a07 	vldr	s15, [r6, #-28]	; 0xffffffe4
 8005ab0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ab4:	ed44 7a07 	vstr	s15, [r4, #-28]	; 0xffffffe4
 8005ab8:	ed15 7a06 	vldr	s14, [r5, #-24]	; 0xffffffe8
 8005abc:	ed56 7a06 	vldr	s15, [r6, #-24]	; 0xffffffe8
 8005ac0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ac4:	ed44 7a06 	vstr	s15, [r4, #-24]	; 0xffffffe8
 8005ac8:	ed56 7a05 	vldr	s15, [r6, #-20]	; 0xffffffec
 8005acc:	ed15 7a05 	vldr	s14, [r5, #-20]	; 0xffffffec
 8005ad0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ad4:	ed44 7a05 	vstr	s15, [r4, #-20]	; 0xffffffec
 8005ad8:	d1d7      	bne.n	8005a8a <arm_add_f32+0x16>
 8005ada:	ea4f 140c 	mov.w	r4, ip, lsl #4
 8005ade:	4420      	add	r0, r4
 8005ae0:	4421      	add	r1, r4
 8005ae2:	4422      	add	r2, r4
 8005ae4:	f013 0303 	ands.w	r3, r3, #3
 8005ae8:	d01b      	beq.n	8005b22 <arm_add_f32+0xae>
 8005aea:	edd1 7a00 	vldr	s15, [r1]
 8005aee:	3b01      	subs	r3, #1
 8005af0:	ed90 7a00 	vldr	s14, [r0]
 8005af4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005af8:	edc2 7a00 	vstr	s15, [r2]
 8005afc:	d011      	beq.n	8005b22 <arm_add_f32+0xae>
 8005afe:	edd0 7a01 	vldr	s15, [r0, #4]
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	ed91 7a01 	vldr	s14, [r1, #4]
 8005b08:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b0c:	edc2 7a01 	vstr	s15, [r2, #4]
 8005b10:	d007      	beq.n	8005b22 <arm_add_f32+0xae>
 8005b12:	edd0 7a02 	vldr	s15, [r0, #8]
 8005b16:	ed91 7a02 	vldr	s14, [r1, #8]
 8005b1a:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005b1e:	edc2 7a02 	vstr	s15, [r2, #8]
 8005b22:	bcf0      	pop	{r4, r5, r6, r7}
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop

08005b28 <arm_abs_f32>:
 8005b28:	b470      	push	{r4, r5, r6}
 8005b2a:	0896      	lsrs	r6, r2, #2
 8005b2c:	d025      	beq.n	8005b7a <arm_abs_f32+0x52>
 8005b2e:	f100 0410 	add.w	r4, r0, #16
 8005b32:	f101 0310 	add.w	r3, r1, #16
 8005b36:	4635      	mov	r5, r6
 8005b38:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005b3c:	3d01      	subs	r5, #1
 8005b3e:	f104 0410 	add.w	r4, r4, #16
 8005b42:	f103 0310 	add.w	r3, r3, #16
 8005b46:	eef0 7ae7 	vabs.f32	s15, s15
 8005b4a:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 8005b4e:	ed54 7a07 	vldr	s15, [r4, #-28]	; 0xffffffe4
 8005b52:	eef0 7ae7 	vabs.f32	s15, s15
 8005b56:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 8005b5a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8005b5e:	eef0 7ae7 	vabs.f32	s15, s15
 8005b62:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8005b66:	ed54 7a05 	vldr	s15, [r4, #-20]	; 0xffffffec
 8005b6a:	eef0 7ae7 	vabs.f32	s15, s15
 8005b6e:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8005b72:	d1e1      	bne.n	8005b38 <arm_abs_f32+0x10>
 8005b74:	0136      	lsls	r6, r6, #4
 8005b76:	4430      	add	r0, r6
 8005b78:	4431      	add	r1, r6
 8005b7a:	f012 0203 	ands.w	r2, r2, #3
 8005b7e:	d015      	beq.n	8005bac <arm_abs_f32+0x84>
 8005b80:	edd0 7a00 	vldr	s15, [r0]
 8005b84:	3a01      	subs	r2, #1
 8005b86:	eef0 7ae7 	vabs.f32	s15, s15
 8005b8a:	edc1 7a00 	vstr	s15, [r1]
 8005b8e:	d00d      	beq.n	8005bac <arm_abs_f32+0x84>
 8005b90:	edd0 7a01 	vldr	s15, [r0, #4]
 8005b94:	2a01      	cmp	r2, #1
 8005b96:	eef0 7ae7 	vabs.f32	s15, s15
 8005b9a:	edc1 7a01 	vstr	s15, [r1, #4]
 8005b9e:	d005      	beq.n	8005bac <arm_abs_f32+0x84>
 8005ba0:	edd0 7a02 	vldr	s15, [r0, #8]
 8005ba4:	eef0 7ae7 	vabs.f32	s15, s15
 8005ba8:	edc1 7a02 	vstr	s15, [r1, #8]
 8005bac:	bc70      	pop	{r4, r5, r6}
 8005bae:	4770      	bx	lr

08005bb0 <memset>:
 8005bb0:	4402      	add	r2, r0
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d100      	bne.n	8005bba <memset+0xa>
 8005bb8:	4770      	bx	lr
 8005bba:	f803 1b01 	strb.w	r1, [r3], #1
 8005bbe:	e7f9      	b.n	8005bb4 <memset+0x4>

08005bc0 <__libc_init_array>:
 8005bc0:	b570      	push	{r4, r5, r6, lr}
 8005bc2:	4d0d      	ldr	r5, [pc, #52]	; (8005bf8 <__libc_init_array+0x38>)
 8005bc4:	4c0d      	ldr	r4, [pc, #52]	; (8005bfc <__libc_init_array+0x3c>)
 8005bc6:	1b64      	subs	r4, r4, r5
 8005bc8:	10a4      	asrs	r4, r4, #2
 8005bca:	2600      	movs	r6, #0
 8005bcc:	42a6      	cmp	r6, r4
 8005bce:	d109      	bne.n	8005be4 <__libc_init_array+0x24>
 8005bd0:	4d0b      	ldr	r5, [pc, #44]	; (8005c00 <__libc_init_array+0x40>)
 8005bd2:	4c0c      	ldr	r4, [pc, #48]	; (8005c04 <__libc_init_array+0x44>)
 8005bd4:	f000 fe04 	bl	80067e0 <_init>
 8005bd8:	1b64      	subs	r4, r4, r5
 8005bda:	10a4      	asrs	r4, r4, #2
 8005bdc:	2600      	movs	r6, #0
 8005bde:	42a6      	cmp	r6, r4
 8005be0:	d105      	bne.n	8005bee <__libc_init_array+0x2e>
 8005be2:	bd70      	pop	{r4, r5, r6, pc}
 8005be4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005be8:	4798      	blx	r3
 8005bea:	3601      	adds	r6, #1
 8005bec:	e7ee      	b.n	8005bcc <__libc_init_array+0xc>
 8005bee:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bf2:	4798      	blx	r3
 8005bf4:	3601      	adds	r6, #1
 8005bf6:	e7f2      	b.n	8005bde <__libc_init_array+0x1e>
 8005bf8:	080069e8 	.word	0x080069e8
 8005bfc:	080069e8 	.word	0x080069e8
 8005c00:	080069e8 	.word	0x080069e8
 8005c04:	080069ec 	.word	0x080069ec

08005c08 <sin>:
 8005c08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005c0a:	eeb0 7b40 	vmov.f64	d7, d0
 8005c0e:	ee17 3a90 	vmov	r3, s15
 8005c12:	4a21      	ldr	r2, [pc, #132]	; (8005c98 <sin+0x90>)
 8005c14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	dc07      	bgt.n	8005c2c <sin+0x24>
 8005c1c:	ed9f 1b1c 	vldr	d1, [pc, #112]	; 8005c90 <sin+0x88>
 8005c20:	2000      	movs	r0, #0
 8005c22:	b005      	add	sp, #20
 8005c24:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c28:	f000 b8a6 	b.w	8005d78 <__kernel_sin>
 8005c2c:	4a1b      	ldr	r2, [pc, #108]	; (8005c9c <sin+0x94>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	dd04      	ble.n	8005c3c <sin+0x34>
 8005c32:	ee30 0b40 	vsub.f64	d0, d0, d0
 8005c36:	b005      	add	sp, #20
 8005c38:	f85d fb04 	ldr.w	pc, [sp], #4
 8005c3c:	4668      	mov	r0, sp
 8005c3e:	f000 f8f3 	bl	8005e28 <__ieee754_rem_pio2>
 8005c42:	f000 0003 	and.w	r0, r0, #3
 8005c46:	2801      	cmp	r0, #1
 8005c48:	d00a      	beq.n	8005c60 <sin+0x58>
 8005c4a:	2802      	cmp	r0, #2
 8005c4c:	d00f      	beq.n	8005c6e <sin+0x66>
 8005c4e:	b9c0      	cbnz	r0, 8005c82 <sin+0x7a>
 8005c50:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c54:	ed9d 0b00 	vldr	d0, [sp]
 8005c58:	2001      	movs	r0, #1
 8005c5a:	f000 f88d 	bl	8005d78 <__kernel_sin>
 8005c5e:	e7ea      	b.n	8005c36 <sin+0x2e>
 8005c60:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c64:	ed9d 0b00 	vldr	d0, [sp]
 8005c68:	f000 f81a 	bl	8005ca0 <__kernel_cos>
 8005c6c:	e7e3      	b.n	8005c36 <sin+0x2e>
 8005c6e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c72:	ed9d 0b00 	vldr	d0, [sp]
 8005c76:	2001      	movs	r0, #1
 8005c78:	f000 f87e 	bl	8005d78 <__kernel_sin>
 8005c7c:	eeb1 0b40 	vneg.f64	d0, d0
 8005c80:	e7d9      	b.n	8005c36 <sin+0x2e>
 8005c82:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005c86:	ed9d 0b00 	vldr	d0, [sp]
 8005c8a:	f000 f809 	bl	8005ca0 <__kernel_cos>
 8005c8e:	e7f5      	b.n	8005c7c <sin+0x74>
	...
 8005c98:	3fe921fb 	.word	0x3fe921fb
 8005c9c:	7fefffff 	.word	0x7fefffff

08005ca0 <__kernel_cos>:
 8005ca0:	ee10 1a90 	vmov	r1, s1
 8005ca4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005ca8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8005cac:	f1b1 5f79 	cmp.w	r1, #1044381696	; 0x3e400000
 8005cb0:	da05      	bge.n	8005cbe <__kernel_cos+0x1e>
 8005cb2:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8005cb6:	ee17 3a90 	vmov	r3, s15
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d03d      	beq.n	8005d3a <__kernel_cos+0x9a>
 8005cbe:	ee20 5b00 	vmul.f64	d5, d0, d0
 8005cc2:	ee21 1b40 	vnmul.f64	d1, d1, d0
 8005cc6:	ed9f 7b1e 	vldr	d7, [pc, #120]	; 8005d40 <__kernel_cos+0xa0>
 8005cca:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8005d48 <__kernel_cos+0xa8>
 8005cce:	eea5 4b07 	vfma.f64	d4, d5, d7
 8005cd2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8005d50 <__kernel_cos+0xb0>
 8005cd6:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005cda:	ed9f 4b1f 	vldr	d4, [pc, #124]	; 8005d58 <__kernel_cos+0xb8>
 8005cde:	eea7 4b05 	vfma.f64	d4, d7, d5
 8005ce2:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8005d60 <__kernel_cos+0xc0>
 8005ce6:	4b22      	ldr	r3, [pc, #136]	; (8005d70 <__kernel_cos+0xd0>)
 8005ce8:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005cec:	ed9f 4b1e 	vldr	d4, [pc, #120]	; 8005d68 <__kernel_cos+0xc8>
 8005cf0:	4299      	cmp	r1, r3
 8005cf2:	eea7 4b05 	vfma.f64	d4, d7, d5
 8005cf6:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8005cfa:	ee24 4b05 	vmul.f64	d4, d4, d5
 8005cfe:	ee25 7b07 	vmul.f64	d7, d5, d7
 8005d02:	eea5 1b04 	vfma.f64	d1, d5, d4
 8005d06:	dc04      	bgt.n	8005d12 <__kernel_cos+0x72>
 8005d08:	ee37 7b41 	vsub.f64	d7, d7, d1
 8005d0c:	ee36 0b47 	vsub.f64	d0, d6, d7
 8005d10:	4770      	bx	lr
 8005d12:	4b18      	ldr	r3, [pc, #96]	; (8005d74 <__kernel_cos+0xd4>)
 8005d14:	4299      	cmp	r1, r3
 8005d16:	dc0d      	bgt.n	8005d34 <__kernel_cos+0x94>
 8005d18:	2200      	movs	r2, #0
 8005d1a:	f5a1 1300 	sub.w	r3, r1, #2097152	; 0x200000
 8005d1e:	ec43 2b15 	vmov	d5, r2, r3
 8005d22:	ee36 0b45 	vsub.f64	d0, d6, d5
 8005d26:	ee37 7b45 	vsub.f64	d7, d7, d5
 8005d2a:	ee37 7b41 	vsub.f64	d7, d7, d1
 8005d2e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8005d32:	4770      	bx	lr
 8005d34:	eeb5 5b02 	vmov.f64	d5, #82	; 0x3e900000  0.2812500
 8005d38:	e7f3      	b.n	8005d22 <__kernel_cos+0x82>
 8005d3a:	eeb0 0b46 	vmov.f64	d0, d6
 8005d3e:	4770      	bx	lr
 8005d40:	be8838d4 	.word	0xbe8838d4
 8005d44:	bda8fae9 	.word	0xbda8fae9
 8005d48:	bdb4b1c4 	.word	0xbdb4b1c4
 8005d4c:	3e21ee9e 	.word	0x3e21ee9e
 8005d50:	809c52ad 	.word	0x809c52ad
 8005d54:	be927e4f 	.word	0xbe927e4f
 8005d58:	19cb1590 	.word	0x19cb1590
 8005d5c:	3efa01a0 	.word	0x3efa01a0
 8005d60:	16c15177 	.word	0x16c15177
 8005d64:	bf56c16c 	.word	0xbf56c16c
 8005d68:	5555554c 	.word	0x5555554c
 8005d6c:	3fa55555 	.word	0x3fa55555
 8005d70:	3fd33332 	.word	0x3fd33332
 8005d74:	3fe90000 	.word	0x3fe90000

08005d78 <__kernel_sin>:
 8005d78:	ee10 3a90 	vmov	r3, s1
 8005d7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d80:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005d84:	da04      	bge.n	8005d90 <__kernel_sin+0x18>
 8005d86:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8005d8a:	ee17 3a90 	vmov	r3, s15
 8005d8e:	b35b      	cbz	r3, 8005de8 <__kernel_sin+0x70>
 8005d90:	ee20 6b00 	vmul.f64	d6, d0, d0
 8005d94:	ee20 5b06 	vmul.f64	d5, d0, d6
 8005d98:	ed9f 7b15 	vldr	d7, [pc, #84]	; 8005df0 <__kernel_sin+0x78>
 8005d9c:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8005df8 <__kernel_sin+0x80>
 8005da0:	eea6 4b07 	vfma.f64	d4, d6, d7
 8005da4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8005e00 <__kernel_sin+0x88>
 8005da8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8005dac:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8005e08 <__kernel_sin+0x90>
 8005db0:	eea7 4b06 	vfma.f64	d4, d7, d6
 8005db4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8005e10 <__kernel_sin+0x98>
 8005db8:	eea4 7b06 	vfma.f64	d7, d4, d6
 8005dbc:	b930      	cbnz	r0, 8005dcc <__kernel_sin+0x54>
 8005dbe:	ed9f 4b16 	vldr	d4, [pc, #88]	; 8005e18 <__kernel_sin+0xa0>
 8005dc2:	eea6 4b07 	vfma.f64	d4, d6, d7
 8005dc6:	eea4 0b05 	vfma.f64	d0, d4, d5
 8005dca:	4770      	bx	lr
 8005dcc:	ee27 7b45 	vnmul.f64	d7, d7, d5
 8005dd0:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 8005dd4:	eea1 7b04 	vfma.f64	d7, d1, d4
 8005dd8:	ee97 1b06 	vfnms.f64	d1, d7, d6
 8005ddc:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8005e20 <__kernel_sin+0xa8>
 8005de0:	eea5 1b07 	vfma.f64	d1, d5, d7
 8005de4:	ee30 0b41 	vsub.f64	d0, d0, d1
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	f3af 8000 	nop.w
 8005df0:	5acfd57c 	.word	0x5acfd57c
 8005df4:	3de5d93a 	.word	0x3de5d93a
 8005df8:	8a2b9ceb 	.word	0x8a2b9ceb
 8005dfc:	be5ae5e6 	.word	0xbe5ae5e6
 8005e00:	57b1fe7d 	.word	0x57b1fe7d
 8005e04:	3ec71de3 	.word	0x3ec71de3
 8005e08:	19c161d5 	.word	0x19c161d5
 8005e0c:	bf2a01a0 	.word	0xbf2a01a0
 8005e10:	1110f8a6 	.word	0x1110f8a6
 8005e14:	3f811111 	.word	0x3f811111
 8005e18:	55555549 	.word	0x55555549
 8005e1c:	bfc55555 	.word	0xbfc55555
 8005e20:	55555549 	.word	0x55555549
 8005e24:	3fc55555 	.word	0x3fc55555

08005e28 <__ieee754_rem_pio2>:
 8005e28:	b570      	push	{r4, r5, r6, lr}
 8005e2a:	eeb0 7b40 	vmov.f64	d7, d0
 8005e2e:	ee17 5a90 	vmov	r5, s15
 8005e32:	4b99      	ldr	r3, [pc, #612]	; (8006098 <__ieee754_rem_pio2+0x270>)
 8005e34:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005e38:	429e      	cmp	r6, r3
 8005e3a:	b088      	sub	sp, #32
 8005e3c:	4604      	mov	r4, r0
 8005e3e:	dc07      	bgt.n	8005e50 <__ieee754_rem_pio2+0x28>
 8005e40:	2200      	movs	r2, #0
 8005e42:	2300      	movs	r3, #0
 8005e44:	ed84 0b00 	vstr	d0, [r4]
 8005e48:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005e4c:	2000      	movs	r0, #0
 8005e4e:	e01b      	b.n	8005e88 <__ieee754_rem_pio2+0x60>
 8005e50:	4b92      	ldr	r3, [pc, #584]	; (800609c <__ieee754_rem_pio2+0x274>)
 8005e52:	429e      	cmp	r6, r3
 8005e54:	dc3b      	bgt.n	8005ece <__ieee754_rem_pio2+0xa6>
 8005e56:	f5a3 231b 	sub.w	r3, r3, #634880	; 0x9b000
 8005e5a:	2d00      	cmp	r5, #0
 8005e5c:	ed9f 6b7e 	vldr	d6, [pc, #504]	; 8006058 <__ieee754_rem_pio2+0x230>
 8005e60:	f5a3 63f0 	sub.w	r3, r3, #1920	; 0x780
 8005e64:	dd19      	ble.n	8005e9a <__ieee754_rem_pio2+0x72>
 8005e66:	ee30 7b46 	vsub.f64	d7, d0, d6
 8005e6a:	429e      	cmp	r6, r3
 8005e6c:	d00e      	beq.n	8005e8c <__ieee754_rem_pio2+0x64>
 8005e6e:	ed9f 6b7c 	vldr	d6, [pc, #496]	; 8006060 <__ieee754_rem_pio2+0x238>
 8005e72:	ee37 5b46 	vsub.f64	d5, d7, d6
 8005e76:	ee37 7b45 	vsub.f64	d7, d7, d5
 8005e7a:	ed84 5b00 	vstr	d5, [r4]
 8005e7e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005e82:	ed84 7b02 	vstr	d7, [r4, #8]
 8005e86:	2001      	movs	r0, #1
 8005e88:	b008      	add	sp, #32
 8005e8a:	bd70      	pop	{r4, r5, r6, pc}
 8005e8c:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8006068 <__ieee754_rem_pio2+0x240>
 8005e90:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005e94:	ed9f 6b76 	vldr	d6, [pc, #472]	; 8006070 <__ieee754_rem_pio2+0x248>
 8005e98:	e7eb      	b.n	8005e72 <__ieee754_rem_pio2+0x4a>
 8005e9a:	429e      	cmp	r6, r3
 8005e9c:	ee30 7b06 	vadd.f64	d7, d0, d6
 8005ea0:	d00e      	beq.n	8005ec0 <__ieee754_rem_pio2+0x98>
 8005ea2:	ed9f 6b6f 	vldr	d6, [pc, #444]	; 8006060 <__ieee754_rem_pio2+0x238>
 8005ea6:	ee37 5b06 	vadd.f64	d5, d7, d6
 8005eaa:	ee37 7b45 	vsub.f64	d7, d7, d5
 8005eae:	ed84 5b00 	vstr	d5, [r4]
 8005eb2:	ee37 7b06 	vadd.f64	d7, d7, d6
 8005eb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005eba:	ed84 7b02 	vstr	d7, [r4, #8]
 8005ebe:	e7e3      	b.n	8005e88 <__ieee754_rem_pio2+0x60>
 8005ec0:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006068 <__ieee754_rem_pio2+0x240>
 8005ec4:	ee37 7b06 	vadd.f64	d7, d7, d6
 8005ec8:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8006070 <__ieee754_rem_pio2+0x248>
 8005ecc:	e7eb      	b.n	8005ea6 <__ieee754_rem_pio2+0x7e>
 8005ece:	4b74      	ldr	r3, [pc, #464]	; (80060a0 <__ieee754_rem_pio2+0x278>)
 8005ed0:	429e      	cmp	r6, r3
 8005ed2:	dc70      	bgt.n	8005fb6 <__ieee754_rem_pio2+0x18e>
 8005ed4:	f000 f8ec 	bl	80060b0 <fabs>
 8005ed8:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8005edc:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8006078 <__ieee754_rem_pio2+0x250>
 8005ee0:	eea0 7b06 	vfma.f64	d7, d0, d6
 8005ee4:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8005ee8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8005eec:	ee17 0a90 	vmov	r0, s15
 8005ef0:	eeb1 4b45 	vneg.f64	d4, d5
 8005ef4:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8006058 <__ieee754_rem_pio2+0x230>
 8005ef8:	eea5 0b47 	vfms.f64	d0, d5, d7
 8005efc:	ed9f 7b58 	vldr	d7, [pc, #352]	; 8006060 <__ieee754_rem_pio2+0x238>
 8005f00:	281f      	cmp	r0, #31
 8005f02:	ee25 7b07 	vmul.f64	d7, d5, d7
 8005f06:	ee30 6b47 	vsub.f64	d6, d0, d7
 8005f0a:	dc08      	bgt.n	8005f1e <__ieee754_rem_pio2+0xf6>
 8005f0c:	4b65      	ldr	r3, [pc, #404]	; (80060a4 <__ieee754_rem_pio2+0x27c>)
 8005f0e:	1e42      	subs	r2, r0, #1
 8005f10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f14:	42b3      	cmp	r3, r6
 8005f16:	d002      	beq.n	8005f1e <__ieee754_rem_pio2+0xf6>
 8005f18:	ed84 6b00 	vstr	d6, [r4]
 8005f1c:	e024      	b.n	8005f68 <__ieee754_rem_pio2+0x140>
 8005f1e:	ee16 3a90 	vmov	r3, s13
 8005f22:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8005f26:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8005f2a:	2b10      	cmp	r3, #16
 8005f2c:	ea4f 5226 	mov.w	r2, r6, asr #20
 8005f30:	ddf2      	ble.n	8005f18 <__ieee754_rem_pio2+0xf0>
 8005f32:	eeb0 6b40 	vmov.f64	d6, d0
 8005f36:	ed9f 3b4c 	vldr	d3, [pc, #304]	; 8006068 <__ieee754_rem_pio2+0x240>
 8005f3a:	eea4 6b03 	vfma.f64	d6, d4, d3
 8005f3e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8005f42:	eea4 7b03 	vfma.f64	d7, d4, d3
 8005f46:	ed9f 3b4a 	vldr	d3, [pc, #296]	; 8006070 <__ieee754_rem_pio2+0x248>
 8005f4a:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8005f4e:	ee36 3b47 	vsub.f64	d3, d6, d7
 8005f52:	ee13 3a90 	vmov	r3, s7
 8005f56:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8005f5a:	1ad3      	subs	r3, r2, r3
 8005f5c:	2b31      	cmp	r3, #49	; 0x31
 8005f5e:	dc17      	bgt.n	8005f90 <__ieee754_rem_pio2+0x168>
 8005f60:	eeb0 0b46 	vmov.f64	d0, d6
 8005f64:	ed84 3b00 	vstr	d3, [r4]
 8005f68:	ed94 6b00 	vldr	d6, [r4]
 8005f6c:	2d00      	cmp	r5, #0
 8005f6e:	ee30 0b46 	vsub.f64	d0, d0, d6
 8005f72:	ee30 0b47 	vsub.f64	d0, d0, d7
 8005f76:	ed84 0b02 	vstr	d0, [r4, #8]
 8005f7a:	da85      	bge.n	8005e88 <__ieee754_rem_pio2+0x60>
 8005f7c:	eeb1 6b46 	vneg.f64	d6, d6
 8005f80:	eeb1 0b40 	vneg.f64	d0, d0
 8005f84:	ed84 6b00 	vstr	d6, [r4]
 8005f88:	ed84 0b02 	vstr	d0, [r4, #8]
 8005f8c:	4240      	negs	r0, r0
 8005f8e:	e77b      	b.n	8005e88 <__ieee754_rem_pio2+0x60>
 8005f90:	ed9f 7b3b 	vldr	d7, [pc, #236]	; 8006080 <__ieee754_rem_pio2+0x258>
 8005f94:	eeb0 0b46 	vmov.f64	d0, d6
 8005f98:	eea4 0b07 	vfma.f64	d0, d4, d7
 8005f9c:	ee36 6b40 	vsub.f64	d6, d6, d0
 8005fa0:	eea4 6b07 	vfma.f64	d6, d4, d7
 8005fa4:	ed9f 4b38 	vldr	d4, [pc, #224]	; 8006088 <__ieee754_rem_pio2+0x260>
 8005fa8:	eeb0 7b46 	vmov.f64	d7, d6
 8005fac:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8005fb0:	ee30 6b47 	vsub.f64	d6, d0, d7
 8005fb4:	e7b0      	b.n	8005f18 <__ieee754_rem_pio2+0xf0>
 8005fb6:	4b3c      	ldr	r3, [pc, #240]	; (80060a8 <__ieee754_rem_pio2+0x280>)
 8005fb8:	429e      	cmp	r6, r3
 8005fba:	dd06      	ble.n	8005fca <__ieee754_rem_pio2+0x1a2>
 8005fbc:	ee30 7b40 	vsub.f64	d7, d0, d0
 8005fc0:	ed80 7b02 	vstr	d7, [r0, #8]
 8005fc4:	ed80 7b00 	vstr	d7, [r0]
 8005fc8:	e740      	b.n	8005e4c <__ieee754_rem_pio2+0x24>
 8005fca:	1532      	asrs	r2, r6, #20
 8005fcc:	ee10 0a10 	vmov	r0, s0
 8005fd0:	f2a2 4216 	subw	r2, r2, #1046	; 0x416
 8005fd4:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8005fd8:	ec41 0b17 	vmov	d7, r0, r1
 8005fdc:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8005fe0:	ed9f 5b2b 	vldr	d5, [pc, #172]	; 8006090 <__ieee754_rem_pio2+0x268>
 8005fe4:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8005fe8:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005fec:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005ff0:	ee27 7b05 	vmul.f64	d7, d7, d5
 8005ff4:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8005ff8:	a808      	add	r0, sp, #32
 8005ffa:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8005ffe:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006002:	ed8d 6b04 	vstr	d6, [sp, #16]
 8006006:	ee27 7b05 	vmul.f64	d7, d7, d5
 800600a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800600e:	2103      	movs	r1, #3
 8006010:	ed30 7b02 	vldmdb	r0!, {d7}
 8006014:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800601c:	460b      	mov	r3, r1
 800601e:	f101 31ff 	add.w	r1, r1, #4294967295
 8006022:	d0f5      	beq.n	8006010 <__ieee754_rem_pio2+0x1e8>
 8006024:	4921      	ldr	r1, [pc, #132]	; (80060ac <__ieee754_rem_pio2+0x284>)
 8006026:	9101      	str	r1, [sp, #4]
 8006028:	2102      	movs	r1, #2
 800602a:	9100      	str	r1, [sp, #0]
 800602c:	a802      	add	r0, sp, #8
 800602e:	4621      	mov	r1, r4
 8006030:	f000 f84a 	bl	80060c8 <__kernel_rem_pio2>
 8006034:	2d00      	cmp	r5, #0
 8006036:	f6bf af27 	bge.w	8005e88 <__ieee754_rem_pio2+0x60>
 800603a:	ed94 7b00 	vldr	d7, [r4]
 800603e:	eeb1 7b47 	vneg.f64	d7, d7
 8006042:	ed84 7b00 	vstr	d7, [r4]
 8006046:	ed94 7b02 	vldr	d7, [r4, #8]
 800604a:	eeb1 7b47 	vneg.f64	d7, d7
 800604e:	ed84 7b02 	vstr	d7, [r4, #8]
 8006052:	e79b      	b.n	8005f8c <__ieee754_rem_pio2+0x164>
 8006054:	f3af 8000 	nop.w
 8006058:	54400000 	.word	0x54400000
 800605c:	3ff921fb 	.word	0x3ff921fb
 8006060:	1a626331 	.word	0x1a626331
 8006064:	3dd0b461 	.word	0x3dd0b461
 8006068:	1a600000 	.word	0x1a600000
 800606c:	3dd0b461 	.word	0x3dd0b461
 8006070:	2e037073 	.word	0x2e037073
 8006074:	3ba3198a 	.word	0x3ba3198a
 8006078:	6dc9c883 	.word	0x6dc9c883
 800607c:	3fe45f30 	.word	0x3fe45f30
 8006080:	2e000000 	.word	0x2e000000
 8006084:	3ba3198a 	.word	0x3ba3198a
 8006088:	252049c1 	.word	0x252049c1
 800608c:	397b839a 	.word	0x397b839a
 8006090:	00000000 	.word	0x00000000
 8006094:	41700000 	.word	0x41700000
 8006098:	3fe921fb 	.word	0x3fe921fb
 800609c:	4002d97b 	.word	0x4002d97b
 80060a0:	413921fb 	.word	0x413921fb
 80060a4:	08006810 	.word	0x08006810
 80060a8:	7fefffff 	.word	0x7fefffff
 80060ac:	08006890 	.word	0x08006890

080060b0 <fabs>:
 80060b0:	ec51 0b10 	vmov	r0, r1, d0
 80060b4:	ee10 2a10 	vmov	r2, s0
 80060b8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80060bc:	ec43 2b10 	vmov	d0, r2, r3
 80060c0:	4770      	bx	lr
 80060c2:	0000      	movs	r0, r0
 80060c4:	0000      	movs	r0, r0
	...

080060c8 <__kernel_rem_pio2>:
 80060c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060cc:	ed2d 8b06 	vpush	{d8-d10}
 80060d0:	f5ad 7d13 	sub.w	sp, sp, #588	; 0x24c
 80060d4:	460f      	mov	r7, r1
 80060d6:	9002      	str	r0, [sp, #8]
 80060d8:	49c3      	ldr	r1, [pc, #780]	; (80063e8 <__kernel_rem_pio2+0x320>)
 80060da:	98a2      	ldr	r0, [sp, #648]	; 0x288
 80060dc:	9301      	str	r3, [sp, #4]
 80060de:	f851 9020 	ldr.w	r9, [r1, r0, lsl #2]
 80060e2:	9901      	ldr	r1, [sp, #4]
 80060e4:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80060e6:	f112 0f14 	cmn.w	r2, #20
 80060ea:	bfa8      	it	ge
 80060ec:	1ed0      	subge	r0, r2, #3
 80060ee:	f101 3aff 	add.w	sl, r1, #4294967295
 80060f2:	bfaa      	itet	ge
 80060f4:	2418      	movge	r4, #24
 80060f6:	2000      	movlt	r0, #0
 80060f8:	fb90 f0f4 	sdivge	r0, r0, r4
 80060fc:	ed9f 6bb4 	vldr	d6, [pc, #720]	; 80063d0 <__kernel_rem_pio2+0x308>
 8006100:	f06f 0417 	mvn.w	r4, #23
 8006104:	fb00 4404 	mla	r4, r0, r4, r4
 8006108:	eba0 060a 	sub.w	r6, r0, sl
 800610c:	4414      	add	r4, r2
 800610e:	eb09 0c0a 	add.w	ip, r9, sl
 8006112:	ad1a      	add	r5, sp, #104	; 0x68
 8006114:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
 8006118:	2200      	movs	r2, #0
 800611a:	4562      	cmp	r2, ip
 800611c:	dd10      	ble.n	8006140 <__kernel_rem_pio2+0x78>
 800611e:	9a01      	ldr	r2, [sp, #4]
 8006120:	a91a      	add	r1, sp, #104	; 0x68
 8006122:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8006126:	f50d 78d4 	add.w	r8, sp, #424	; 0x1a8
 800612a:	f04f 0c00 	mov.w	ip, #0
 800612e:	45cc      	cmp	ip, r9
 8006130:	dc26      	bgt.n	8006180 <__kernel_rem_pio2+0xb8>
 8006132:	ed9f 7ba7 	vldr	d7, [pc, #668]	; 80063d0 <__kernel_rem_pio2+0x308>
 8006136:	f8dd e008 	ldr.w	lr, [sp, #8]
 800613a:	4616      	mov	r6, r2
 800613c:	2500      	movs	r5, #0
 800613e:	e015      	b.n	800616c <__kernel_rem_pio2+0xa4>
 8006140:	42d6      	cmn	r6, r2
 8006142:	d409      	bmi.n	8006158 <__kernel_rem_pio2+0x90>
 8006144:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8006148:	ee07 1a90 	vmov	s15, r1
 800614c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006150:	eca5 7b02 	vstmia	r5!, {d7}
 8006154:	3201      	adds	r2, #1
 8006156:	e7e0      	b.n	800611a <__kernel_rem_pio2+0x52>
 8006158:	eeb0 7b46 	vmov.f64	d7, d6
 800615c:	e7f8      	b.n	8006150 <__kernel_rem_pio2+0x88>
 800615e:	ecbe 5b02 	vldmia	lr!, {d5}
 8006162:	ed96 6b00 	vldr	d6, [r6]
 8006166:	3501      	adds	r5, #1
 8006168:	eea5 7b06 	vfma.f64	d7, d5, d6
 800616c:	4555      	cmp	r5, sl
 800616e:	f1a6 0608 	sub.w	r6, r6, #8
 8006172:	ddf4      	ble.n	800615e <__kernel_rem_pio2+0x96>
 8006174:	eca8 7b02 	vstmia	r8!, {d7}
 8006178:	f10c 0c01 	add.w	ip, ip, #1
 800617c:	3208      	adds	r2, #8
 800617e:	e7d6      	b.n	800612e <__kernel_rem_pio2+0x66>
 8006180:	aa06      	add	r2, sp, #24
 8006182:	ed9f 9b95 	vldr	d9, [pc, #596]	; 80063d8 <__kernel_rem_pio2+0x310>
 8006186:	ed9f ab96 	vldr	d10, [pc, #600]	; 80063e0 <__kernel_rem_pio2+0x318>
 800618a:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 800618e:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8006192:	9204      	str	r2, [sp, #16]
 8006194:	9303      	str	r3, [sp, #12]
 8006196:	464d      	mov	r5, r9
 8006198:	00eb      	lsls	r3, r5, #3
 800619a:	9305      	str	r3, [sp, #20]
 800619c:	ab92      	add	r3, sp, #584	; 0x248
 800619e:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80061a2:	f10d 0b18 	add.w	fp, sp, #24
 80061a6:	ab6a      	add	r3, sp, #424	; 0x1a8
 80061a8:	ed12 0b28 	vldr	d0, [r2, #-160]	; 0xffffff60
 80061ac:	465e      	mov	r6, fp
 80061ae:	eb03 02c5 	add.w	r2, r3, r5, lsl #3
 80061b2:	4628      	mov	r0, r5
 80061b4:	2800      	cmp	r0, #0
 80061b6:	f1a2 0208 	sub.w	r2, r2, #8
 80061ba:	dc48      	bgt.n	800624e <__kernel_rem_pio2+0x186>
 80061bc:	4620      	mov	r0, r4
 80061be:	f000 fa17 	bl	80065f0 <scalbn>
 80061c2:	eeb0 8b40 	vmov.f64	d8, d0
 80061c6:	eeb4 0b00 	vmov.f64	d0, #64	; 0x3e000000  0.125
 80061ca:	ee28 0b00 	vmul.f64	d0, d8, d0
 80061ce:	f000 fa8f 	bl	80066f0 <floor>
 80061d2:	eeb2 7b00 	vmov.f64	d7, #32	; 0x41000000  8.0
 80061d6:	eea0 8b47 	vfms.f64	d8, d0, d7
 80061da:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 80061de:	2c00      	cmp	r4, #0
 80061e0:	ee17 8a90 	vmov	r8, s15
 80061e4:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80061e8:	ee38 8b47 	vsub.f64	d8, d8, d7
 80061ec:	dd41      	ble.n	8006272 <__kernel_rem_pio2+0x1aa>
 80061ee:	1e68      	subs	r0, r5, #1
 80061f0:	ab06      	add	r3, sp, #24
 80061f2:	f1c4 0c18 	rsb	ip, r4, #24
 80061f6:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
 80061fa:	fa46 f20c 	asr.w	r2, r6, ip
 80061fe:	4490      	add	r8, r2
 8006200:	fa02 f20c 	lsl.w	r2, r2, ip
 8006204:	1ab6      	subs	r6, r6, r2
 8006206:	f1c4 0217 	rsb	r2, r4, #23
 800620a:	f843 6020 	str.w	r6, [r3, r0, lsl #2]
 800620e:	4116      	asrs	r6, r2
 8006210:	2e00      	cmp	r6, #0
 8006212:	dd3d      	ble.n	8006290 <__kernel_rem_pio2+0x1c8>
 8006214:	f04f 0c00 	mov.w	ip, #0
 8006218:	f108 0801 	add.w	r8, r8, #1
 800621c:	4660      	mov	r0, ip
 800621e:	f06f 4e7f 	mvn.w	lr, #4278190080	; 0xff000000
 8006222:	4565      	cmp	r5, ip
 8006224:	dc6a      	bgt.n	80062fc <__kernel_rem_pio2+0x234>
 8006226:	2c00      	cmp	r4, #0
 8006228:	dd04      	ble.n	8006234 <__kernel_rem_pio2+0x16c>
 800622a:	2c01      	cmp	r4, #1
 800622c:	d07b      	beq.n	8006326 <__kernel_rem_pio2+0x25e>
 800622e:	2c02      	cmp	r4, #2
 8006230:	f000 8083 	beq.w	800633a <__kernel_rem_pio2+0x272>
 8006234:	2e02      	cmp	r6, #2
 8006236:	d12b      	bne.n	8006290 <__kernel_rem_pio2+0x1c8>
 8006238:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800623c:	ee30 8b48 	vsub.f64	d8, d0, d8
 8006240:	b330      	cbz	r0, 8006290 <__kernel_rem_pio2+0x1c8>
 8006242:	4620      	mov	r0, r4
 8006244:	f000 f9d4 	bl	80065f0 <scalbn>
 8006248:	ee38 8b40 	vsub.f64	d8, d8, d0
 800624c:	e020      	b.n	8006290 <__kernel_rem_pio2+0x1c8>
 800624e:	ee20 7b09 	vmul.f64	d7, d0, d9
 8006252:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8006256:	3801      	subs	r0, #1
 8006258:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 800625c:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8006260:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8006264:	eca6 0a01 	vstmia	r6!, {s0}
 8006268:	ed92 0b00 	vldr	d0, [r2]
 800626c:	ee37 0b00 	vadd.f64	d0, d7, d0
 8006270:	e7a0      	b.n	80061b4 <__kernel_rem_pio2+0xec>
 8006272:	d105      	bne.n	8006280 <__kernel_rem_pio2+0x1b8>
 8006274:	1e6a      	subs	r2, r5, #1
 8006276:	ab06      	add	r3, sp, #24
 8006278:	f853 6022 	ldr.w	r6, [r3, r2, lsl #2]
 800627c:	15f6      	asrs	r6, r6, #23
 800627e:	e7c7      	b.n	8006210 <__kernel_rem_pio2+0x148>
 8006280:	eeb6 7b00 	vmov.f64	d7, #96	; 0x3f000000  0.5
 8006284:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8006288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800628c:	da34      	bge.n	80062f8 <__kernel_rem_pio2+0x230>
 800628e:	2600      	movs	r6, #0
 8006290:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006294:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006298:	f040 80aa 	bne.w	80063f0 <__kernel_rem_pio2+0x328>
 800629c:	f105 3bff 	add.w	fp, r5, #4294967295
 80062a0:	4658      	mov	r0, fp
 80062a2:	2200      	movs	r2, #0
 80062a4:	4548      	cmp	r0, r9
 80062a6:	da50      	bge.n	800634a <__kernel_rem_pio2+0x282>
 80062a8:	2a00      	cmp	r2, #0
 80062aa:	d06b      	beq.n	8006384 <__kernel_rem_pio2+0x2bc>
 80062ac:	ab06      	add	r3, sp, #24
 80062ae:	3c18      	subs	r4, #24
 80062b0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	f000 8087 	beq.w	80063c8 <__kernel_rem_pio2+0x300>
 80062ba:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 80062be:	4620      	mov	r0, r4
 80062c0:	f000 f996 	bl	80065f0 <scalbn>
 80062c4:	ed9f 6b44 	vldr	d6, [pc, #272]	; 80063d8 <__kernel_rem_pio2+0x310>
 80062c8:	f10b 0201 	add.w	r2, fp, #1
 80062cc:	a96a      	add	r1, sp, #424	; 0x1a8
 80062ce:	00d3      	lsls	r3, r2, #3
 80062d0:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 80062d4:	465a      	mov	r2, fp
 80062d6:	2a00      	cmp	r2, #0
 80062d8:	f280 80b8 	bge.w	800644c <__kernel_rem_pio2+0x384>
 80062dc:	465a      	mov	r2, fp
 80062de:	2a00      	cmp	r2, #0
 80062e0:	f2c0 80d6 	blt.w	8006490 <__kernel_rem_pio2+0x3c8>
 80062e4:	a96a      	add	r1, sp, #424	; 0x1a8
 80062e6:	eb01 04c2 	add.w	r4, r1, r2, lsl #3
 80062ea:	ed9f 7b39 	vldr	d7, [pc, #228]	; 80063d0 <__kernel_rem_pio2+0x308>
 80062ee:	4d3f      	ldr	r5, [pc, #252]	; (80063ec <__kernel_rem_pio2+0x324>)
 80062f0:	2000      	movs	r0, #0
 80062f2:	ebab 0102 	sub.w	r1, fp, r2
 80062f6:	e0c0      	b.n	800647a <__kernel_rem_pio2+0x3b2>
 80062f8:	2602      	movs	r6, #2
 80062fa:	e78b      	b.n	8006214 <__kernel_rem_pio2+0x14c>
 80062fc:	f8db 2000 	ldr.w	r2, [fp]
 8006300:	b958      	cbnz	r0, 800631a <__kernel_rem_pio2+0x252>
 8006302:	b122      	cbz	r2, 800630e <__kernel_rem_pio2+0x246>
 8006304:	f1c2 7280 	rsb	r2, r2, #16777216	; 0x1000000
 8006308:	f8cb 2000 	str.w	r2, [fp]
 800630c:	2201      	movs	r2, #1
 800630e:	f10c 0c01 	add.w	ip, ip, #1
 8006312:	f10b 0b04 	add.w	fp, fp, #4
 8006316:	4610      	mov	r0, r2
 8006318:	e783      	b.n	8006222 <__kernel_rem_pio2+0x15a>
 800631a:	ebae 0202 	sub.w	r2, lr, r2
 800631e:	f8cb 2000 	str.w	r2, [fp]
 8006322:	4602      	mov	r2, r0
 8006324:	e7f3      	b.n	800630e <__kernel_rem_pio2+0x246>
 8006326:	f105 3cff 	add.w	ip, r5, #4294967295
 800632a:	ab06      	add	r3, sp, #24
 800632c:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8006330:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8006334:	f843 202c 	str.w	r2, [r3, ip, lsl #2]
 8006338:	e77c      	b.n	8006234 <__kernel_rem_pio2+0x16c>
 800633a:	f105 3cff 	add.w	ip, r5, #4294967295
 800633e:	ab06      	add	r3, sp, #24
 8006340:	f853 202c 	ldr.w	r2, [r3, ip, lsl #2]
 8006344:	f3c2 0215 	ubfx	r2, r2, #0, #22
 8006348:	e7f4      	b.n	8006334 <__kernel_rem_pio2+0x26c>
 800634a:	ab06      	add	r3, sp, #24
 800634c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8006350:	3801      	subs	r0, #1
 8006352:	431a      	orrs	r2, r3
 8006354:	e7a6      	b.n	80062a4 <__kernel_rem_pio2+0x1dc>
 8006356:	3201      	adds	r2, #1
 8006358:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800635c:	2e00      	cmp	r6, #0
 800635e:	d0fa      	beq.n	8006356 <__kernel_rem_pio2+0x28e>
 8006360:	9b05      	ldr	r3, [sp, #20]
 8006362:	f503 7312 	add.w	r3, r3, #584	; 0x248
 8006366:	eb0d 0003 	add.w	r0, sp, r3
 800636a:	9b01      	ldr	r3, [sp, #4]
 800636c:	18ee      	adds	r6, r5, r3
 800636e:	ab1a      	add	r3, sp, #104	; 0x68
 8006370:	f105 0c01 	add.w	ip, r5, #1
 8006374:	3898      	subs	r0, #152	; 0x98
 8006376:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800637a:	442a      	add	r2, r5
 800637c:	4562      	cmp	r2, ip
 800637e:	da04      	bge.n	800638a <__kernel_rem_pio2+0x2c2>
 8006380:	4615      	mov	r5, r2
 8006382:	e709      	b.n	8006198 <__kernel_rem_pio2+0xd0>
 8006384:	9804      	ldr	r0, [sp, #16]
 8006386:	2201      	movs	r2, #1
 8006388:	e7e6      	b.n	8006358 <__kernel_rem_pio2+0x290>
 800638a:	9b03      	ldr	r3, [sp, #12]
 800638c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8006390:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8006394:	9305      	str	r3, [sp, #20]
 8006396:	ee07 3a90 	vmov	s15, r3
 800639a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800639e:	2500      	movs	r5, #0
 80063a0:	eca6 7b02 	vstmia	r6!, {d7}
 80063a4:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 80063d0 <__kernel_rem_pio2+0x308>
 80063a8:	46b0      	mov	r8, r6
 80063aa:	4555      	cmp	r5, sl
 80063ac:	dd04      	ble.n	80063b8 <__kernel_rem_pio2+0x2f0>
 80063ae:	eca0 7b02 	vstmia	r0!, {d7}
 80063b2:	f10c 0c01 	add.w	ip, ip, #1
 80063b6:	e7e1      	b.n	800637c <__kernel_rem_pio2+0x2b4>
 80063b8:	ecbe 5b02 	vldmia	lr!, {d5}
 80063bc:	ed38 6b02 	vldmdb	r8!, {d6}
 80063c0:	3501      	adds	r5, #1
 80063c2:	eea5 7b06 	vfma.f64	d7, d5, d6
 80063c6:	e7f0      	b.n	80063aa <__kernel_rem_pio2+0x2e2>
 80063c8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80063cc:	e76e      	b.n	80062ac <__kernel_rem_pio2+0x1e4>
 80063ce:	bf00      	nop
	...
 80063dc:	3e700000 	.word	0x3e700000
 80063e0:	00000000 	.word	0x00000000
 80063e4:	41700000 	.word	0x41700000
 80063e8:	080069d8 	.word	0x080069d8
 80063ec:	08006998 	.word	0x08006998
 80063f0:	4260      	negs	r0, r4
 80063f2:	eeb0 0b48 	vmov.f64	d0, d8
 80063f6:	f000 f8fb 	bl	80065f0 <scalbn>
 80063fa:	ed9f 6b77 	vldr	d6, [pc, #476]	; 80065d8 <__kernel_rem_pio2+0x510>
 80063fe:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8006402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006406:	db18      	blt.n	800643a <__kernel_rem_pio2+0x372>
 8006408:	ed9f 7b75 	vldr	d7, [pc, #468]	; 80065e0 <__kernel_rem_pio2+0x518>
 800640c:	ee20 7b07 	vmul.f64	d7, d0, d7
 8006410:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8006414:	aa06      	add	r2, sp, #24
 8006416:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 800641a:	eea5 0b46 	vfms.f64	d0, d5, d6
 800641e:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8006422:	f105 0b01 	add.w	fp, r5, #1
 8006426:	ee10 3a10 	vmov	r3, s0
 800642a:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800642e:	ee17 3a10 	vmov	r3, s14
 8006432:	3418      	adds	r4, #24
 8006434:	f842 302b 	str.w	r3, [r2, fp, lsl #2]
 8006438:	e73f      	b.n	80062ba <__kernel_rem_pio2+0x1f2>
 800643a:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 800643e:	aa06      	add	r2, sp, #24
 8006440:	ee10 3a10 	vmov	r3, s0
 8006444:	46ab      	mov	fp, r5
 8006446:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800644a:	e736      	b.n	80062ba <__kernel_rem_pio2+0x1f2>
 800644c:	a806      	add	r0, sp, #24
 800644e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8006452:	9001      	str	r0, [sp, #4]
 8006454:	ee07 0a90 	vmov	s15, r0
 8006458:	3a01      	subs	r2, #1
 800645a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800645e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8006462:	ee20 0b06 	vmul.f64	d0, d0, d6
 8006466:	ed21 7b02 	vstmdb	r1!, {d7}
 800646a:	e734      	b.n	80062d6 <__kernel_rem_pio2+0x20e>
 800646c:	ecb5 5b02 	vldmia	r5!, {d5}
 8006470:	ecb4 6b02 	vldmia	r4!, {d6}
 8006474:	3001      	adds	r0, #1
 8006476:	eea5 7b06 	vfma.f64	d7, d5, d6
 800647a:	4548      	cmp	r0, r9
 800647c:	dc01      	bgt.n	8006482 <__kernel_rem_pio2+0x3ba>
 800647e:	4288      	cmp	r0, r1
 8006480:	ddf4      	ble.n	800646c <__kernel_rem_pio2+0x3a4>
 8006482:	a842      	add	r0, sp, #264	; 0x108
 8006484:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8006488:	ed81 7b00 	vstr	d7, [r1]
 800648c:	3a01      	subs	r2, #1
 800648e:	e726      	b.n	80062de <__kernel_rem_pio2+0x216>
 8006490:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 8006492:	2a02      	cmp	r2, #2
 8006494:	dc0a      	bgt.n	80064ac <__kernel_rem_pio2+0x3e4>
 8006496:	2a00      	cmp	r2, #0
 8006498:	dc2e      	bgt.n	80064f8 <__kernel_rem_pio2+0x430>
 800649a:	d047      	beq.n	800652c <__kernel_rem_pio2+0x464>
 800649c:	f008 0007 	and.w	r0, r8, #7
 80064a0:	f50d 7d13 	add.w	sp, sp, #588	; 0x24c
 80064a4:	ecbd 8b06 	vpop	{d8-d10}
 80064a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064ac:	9aa2      	ldr	r2, [sp, #648]	; 0x288
 80064ae:	2a03      	cmp	r2, #3
 80064b0:	d1f4      	bne.n	800649c <__kernel_rem_pio2+0x3d4>
 80064b2:	a942      	add	r1, sp, #264	; 0x108
 80064b4:	f1a3 0208 	sub.w	r2, r3, #8
 80064b8:	440a      	add	r2, r1
 80064ba:	4611      	mov	r1, r2
 80064bc:	4658      	mov	r0, fp
 80064be:	2800      	cmp	r0, #0
 80064c0:	f1a1 0108 	sub.w	r1, r1, #8
 80064c4:	dc55      	bgt.n	8006572 <__kernel_rem_pio2+0x4aa>
 80064c6:	4659      	mov	r1, fp
 80064c8:	2901      	cmp	r1, #1
 80064ca:	f1a2 0208 	sub.w	r2, r2, #8
 80064ce:	dc60      	bgt.n	8006592 <__kernel_rem_pio2+0x4ca>
 80064d0:	ed9f 7b45 	vldr	d7, [pc, #276]	; 80065e8 <__kernel_rem_pio2+0x520>
 80064d4:	aa42      	add	r2, sp, #264	; 0x108
 80064d6:	4413      	add	r3, r2
 80064d8:	f1bb 0f01 	cmp.w	fp, #1
 80064dc:	dc69      	bgt.n	80065b2 <__kernel_rem_pio2+0x4ea>
 80064de:	ed9d 5b42 	vldr	d5, [sp, #264]	; 0x108
 80064e2:	ed9d 6b44 	vldr	d6, [sp, #272]	; 0x110
 80064e6:	2e00      	cmp	r6, #0
 80064e8:	d16a      	bne.n	80065c0 <__kernel_rem_pio2+0x4f8>
 80064ea:	ed87 5b00 	vstr	d5, [r7]
 80064ee:	ed87 6b02 	vstr	d6, [r7, #8]
 80064f2:	ed87 7b04 	vstr	d7, [r7, #16]
 80064f6:	e7d1      	b.n	800649c <__kernel_rem_pio2+0x3d4>
 80064f8:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 80065e8 <__kernel_rem_pio2+0x520>
 80064fc:	aa42      	add	r2, sp, #264	; 0x108
 80064fe:	4413      	add	r3, r2
 8006500:	465a      	mov	r2, fp
 8006502:	2a00      	cmp	r2, #0
 8006504:	da26      	bge.n	8006554 <__kernel_rem_pio2+0x48c>
 8006506:	b35e      	cbz	r6, 8006560 <__kernel_rem_pio2+0x498>
 8006508:	eeb1 7b46 	vneg.f64	d7, d6
 800650c:	ed87 7b00 	vstr	d7, [r7]
 8006510:	ed9d 7b42 	vldr	d7, [sp, #264]	; 0x108
 8006514:	aa44      	add	r2, sp, #272	; 0x110
 8006516:	2301      	movs	r3, #1
 8006518:	ee37 7b46 	vsub.f64	d7, d7, d6
 800651c:	459b      	cmp	fp, r3
 800651e:	da22      	bge.n	8006566 <__kernel_rem_pio2+0x49e>
 8006520:	b10e      	cbz	r6, 8006526 <__kernel_rem_pio2+0x45e>
 8006522:	eeb1 7b47 	vneg.f64	d7, d7
 8006526:	ed87 7b02 	vstr	d7, [r7, #8]
 800652a:	e7b7      	b.n	800649c <__kernel_rem_pio2+0x3d4>
 800652c:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80065e8 <__kernel_rem_pio2+0x520>
 8006530:	aa42      	add	r2, sp, #264	; 0x108
 8006532:	4413      	add	r3, r2
 8006534:	f1bb 0f00 	cmp.w	fp, #0
 8006538:	da05      	bge.n	8006546 <__kernel_rem_pio2+0x47e>
 800653a:	b10e      	cbz	r6, 8006540 <__kernel_rem_pio2+0x478>
 800653c:	eeb1 7b47 	vneg.f64	d7, d7
 8006540:	ed87 7b00 	vstr	d7, [r7]
 8006544:	e7aa      	b.n	800649c <__kernel_rem_pio2+0x3d4>
 8006546:	ed33 6b02 	vldmdb	r3!, {d6}
 800654a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800654e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006552:	e7ef      	b.n	8006534 <__kernel_rem_pio2+0x46c>
 8006554:	ed33 7b02 	vldmdb	r3!, {d7}
 8006558:	3a01      	subs	r2, #1
 800655a:	ee36 6b07 	vadd.f64	d6, d6, d7
 800655e:	e7d0      	b.n	8006502 <__kernel_rem_pio2+0x43a>
 8006560:	eeb0 7b46 	vmov.f64	d7, d6
 8006564:	e7d2      	b.n	800650c <__kernel_rem_pio2+0x444>
 8006566:	ecb2 6b02 	vldmia	r2!, {d6}
 800656a:	3301      	adds	r3, #1
 800656c:	ee37 7b06 	vadd.f64	d7, d7, d6
 8006570:	e7d4      	b.n	800651c <__kernel_rem_pio2+0x454>
 8006572:	ed91 7b00 	vldr	d7, [r1]
 8006576:	ed91 5b02 	vldr	d5, [r1, #8]
 800657a:	3801      	subs	r0, #1
 800657c:	ee37 6b05 	vadd.f64	d6, d7, d5
 8006580:	ee37 7b46 	vsub.f64	d7, d7, d6
 8006584:	ed81 6b00 	vstr	d6, [r1]
 8006588:	ee37 7b05 	vadd.f64	d7, d7, d5
 800658c:	ed81 7b02 	vstr	d7, [r1, #8]
 8006590:	e795      	b.n	80064be <__kernel_rem_pio2+0x3f6>
 8006592:	ed92 7b00 	vldr	d7, [r2]
 8006596:	ed92 5b02 	vldr	d5, [r2, #8]
 800659a:	3901      	subs	r1, #1
 800659c:	ee37 6b05 	vadd.f64	d6, d7, d5
 80065a0:	ee37 7b46 	vsub.f64	d7, d7, d6
 80065a4:	ed82 6b00 	vstr	d6, [r2]
 80065a8:	ee37 7b05 	vadd.f64	d7, d7, d5
 80065ac:	ed82 7b02 	vstr	d7, [r2, #8]
 80065b0:	e78a      	b.n	80064c8 <__kernel_rem_pio2+0x400>
 80065b2:	ed33 6b02 	vldmdb	r3!, {d6}
 80065b6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80065ba:	ee37 7b06 	vadd.f64	d7, d7, d6
 80065be:	e78b      	b.n	80064d8 <__kernel_rem_pio2+0x410>
 80065c0:	eeb1 5b45 	vneg.f64	d5, d5
 80065c4:	eeb1 6b46 	vneg.f64	d6, d6
 80065c8:	ed87 5b00 	vstr	d5, [r7]
 80065cc:	eeb1 7b47 	vneg.f64	d7, d7
 80065d0:	ed87 6b02 	vstr	d6, [r7, #8]
 80065d4:	e78d      	b.n	80064f2 <__kernel_rem_pio2+0x42a>
 80065d6:	bf00      	nop
 80065d8:	00000000 	.word	0x00000000
 80065dc:	41700000 	.word	0x41700000
 80065e0:	00000000 	.word	0x00000000
 80065e4:	3e700000 	.word	0x3e700000
	...

080065f0 <scalbn>:
 80065f0:	ee10 1a90 	vmov	r1, s1
 80065f4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80065f8:	b98b      	cbnz	r3, 800661e <scalbn+0x2e>
 80065fa:	ee10 3a10 	vmov	r3, s0
 80065fe:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006602:	4319      	orrs	r1, r3
 8006604:	d00a      	beq.n	800661c <scalbn+0x2c>
 8006606:	ed9f 7b2c 	vldr	d7, [pc, #176]	; 80066b8 <scalbn+0xc8>
 800660a:	4b37      	ldr	r3, [pc, #220]	; (80066e8 <scalbn+0xf8>)
 800660c:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006610:	4298      	cmp	r0, r3
 8006612:	da0b      	bge.n	800662c <scalbn+0x3c>
 8006614:	ed9f 7b2a 	vldr	d7, [pc, #168]	; 80066c0 <scalbn+0xd0>
 8006618:	ee20 0b07 	vmul.f64	d0, d0, d7
 800661c:	4770      	bx	lr
 800661e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8006622:	4293      	cmp	r3, r2
 8006624:	d107      	bne.n	8006636 <scalbn+0x46>
 8006626:	ee30 0b00 	vadd.f64	d0, d0, d0
 800662a:	4770      	bx	lr
 800662c:	ee10 1a90 	vmov	r1, s1
 8006630:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006634:	3b36      	subs	r3, #54	; 0x36
 8006636:	f24c 3250 	movw	r2, #50000	; 0xc350
 800663a:	4290      	cmp	r0, r2
 800663c:	dd0d      	ble.n	800665a <scalbn+0x6a>
 800663e:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80066c8 <scalbn+0xd8>
 8006642:	ee10 3a90 	vmov	r3, s1
 8006646:	eeb0 6b47 	vmov.f64	d6, d7
 800664a:	ed9f 5b21 	vldr	d5, [pc, #132]	; 80066d0 <scalbn+0xe0>
 800664e:	2b00      	cmp	r3, #0
 8006650:	fe27 7b05 	vselge.f64	d7, d7, d5
 8006654:	ee27 0b06 	vmul.f64	d0, d7, d6
 8006658:	4770      	bx	lr
 800665a:	4418      	add	r0, r3
 800665c:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8006660:	4298      	cmp	r0, r3
 8006662:	dcec      	bgt.n	800663e <scalbn+0x4e>
 8006664:	2800      	cmp	r0, #0
 8006666:	dd0a      	ble.n	800667e <scalbn+0x8e>
 8006668:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800666c:	ec53 2b10 	vmov	r2, r3, d0
 8006670:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 8006674:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8006678:	ec43 2b10 	vmov	d0, r2, r3
 800667c:	4770      	bx	lr
 800667e:	f110 0f35 	cmn.w	r0, #53	; 0x35
 8006682:	da09      	bge.n	8006698 <scalbn+0xa8>
 8006684:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 80066c0 <scalbn+0xd0>
 8006688:	ee10 3a90 	vmov	r3, s1
 800668c:	eeb0 6b47 	vmov.f64	d6, d7
 8006690:	ed9f 5b11 	vldr	d5, [pc, #68]	; 80066d8 <scalbn+0xe8>
 8006694:	2b00      	cmp	r3, #0
 8006696:	e7db      	b.n	8006650 <scalbn+0x60>
 8006698:	f021 41ff 	bic.w	r1, r1, #2139095040	; 0x7f800000
 800669c:	ec53 2b10 	vmov	r2, r3, d0
 80066a0:	3036      	adds	r0, #54	; 0x36
 80066a2:	f421 01e0 	bic.w	r1, r1, #7340032	; 0x700000
 80066a6:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 80066aa:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 80066e0 <scalbn+0xf0>
 80066ae:	ec43 2b10 	vmov	d0, r2, r3
 80066b2:	e7b1      	b.n	8006618 <scalbn+0x28>
 80066b4:	f3af 8000 	nop.w
 80066b8:	00000000 	.word	0x00000000
 80066bc:	43500000 	.word	0x43500000
 80066c0:	c2f8f359 	.word	0xc2f8f359
 80066c4:	01a56e1f 	.word	0x01a56e1f
 80066c8:	8800759c 	.word	0x8800759c
 80066cc:	7e37e43c 	.word	0x7e37e43c
 80066d0:	8800759c 	.word	0x8800759c
 80066d4:	fe37e43c 	.word	0xfe37e43c
 80066d8:	c2f8f359 	.word	0xc2f8f359
 80066dc:	81a56e1f 	.word	0x81a56e1f
 80066e0:	00000000 	.word	0x00000000
 80066e4:	3c900000 	.word	0x3c900000
 80066e8:	ffff3cb0 	.word	0xffff3cb0
 80066ec:	00000000 	.word	0x00000000

080066f0 <floor>:
 80066f0:	ee10 1a90 	vmov	r1, s1
 80066f4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80066f8:	f2a2 33ff 	subw	r3, r2, #1023	; 0x3ff
 80066fc:	2b13      	cmp	r3, #19
 80066fe:	b530      	push	{r4, r5, lr}
 8006700:	ee10 0a10 	vmov	r0, s0
 8006704:	ee10 5a10 	vmov	r5, s0
 8006708:	dc31      	bgt.n	800676e <floor+0x7e>
 800670a:	2b00      	cmp	r3, #0
 800670c:	da15      	bge.n	800673a <floor+0x4a>
 800670e:	ed9f 7b30 	vldr	d7, [pc, #192]	; 80067d0 <floor+0xe0>
 8006712:	ee30 0b07 	vadd.f64	d0, d0, d7
 8006716:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800671a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800671e:	dd07      	ble.n	8006730 <floor+0x40>
 8006720:	2900      	cmp	r1, #0
 8006722:	da4e      	bge.n	80067c2 <floor+0xd2>
 8006724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006728:	4308      	orrs	r0, r1
 800672a:	d04d      	beq.n	80067c8 <floor+0xd8>
 800672c:	492a      	ldr	r1, [pc, #168]	; (80067d8 <floor+0xe8>)
 800672e:	2000      	movs	r0, #0
 8006730:	460b      	mov	r3, r1
 8006732:	4602      	mov	r2, r0
 8006734:	ec43 2b10 	vmov	d0, r2, r3
 8006738:	e020      	b.n	800677c <floor+0x8c>
 800673a:	4a28      	ldr	r2, [pc, #160]	; (80067dc <floor+0xec>)
 800673c:	411a      	asrs	r2, r3
 800673e:	ea01 0402 	and.w	r4, r1, r2
 8006742:	4304      	orrs	r4, r0
 8006744:	d01a      	beq.n	800677c <floor+0x8c>
 8006746:	ed9f 7b22 	vldr	d7, [pc, #136]	; 80067d0 <floor+0xe0>
 800674a:	ee30 0b07 	vadd.f64	d0, d0, d7
 800674e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006752:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006756:	ddeb      	ble.n	8006730 <floor+0x40>
 8006758:	2900      	cmp	r1, #0
 800675a:	bfbe      	ittt	lt
 800675c:	f44f 1080 	movlt.w	r0, #1048576	; 0x100000
 8006760:	fa40 f303 	asrlt.w	r3, r0, r3
 8006764:	18c9      	addlt	r1, r1, r3
 8006766:	ea21 0102 	bic.w	r1, r1, r2
 800676a:	2000      	movs	r0, #0
 800676c:	e7e0      	b.n	8006730 <floor+0x40>
 800676e:	2b33      	cmp	r3, #51	; 0x33
 8006770:	dd05      	ble.n	800677e <floor+0x8e>
 8006772:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006776:	d101      	bne.n	800677c <floor+0x8c>
 8006778:	ee30 0b00 	vadd.f64	d0, d0, d0
 800677c:	bd30      	pop	{r4, r5, pc}
 800677e:	f2a2 4413 	subw	r4, r2, #1043	; 0x413
 8006782:	f04f 32ff 	mov.w	r2, #4294967295
 8006786:	40e2      	lsrs	r2, r4
 8006788:	4210      	tst	r0, r2
 800678a:	d0f7      	beq.n	800677c <floor+0x8c>
 800678c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 80067d0 <floor+0xe0>
 8006790:	ee30 0b07 	vadd.f64	d0, d0, d7
 8006794:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8006798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800679c:	ddc8      	ble.n	8006730 <floor+0x40>
 800679e:	2900      	cmp	r1, #0
 80067a0:	da02      	bge.n	80067a8 <floor+0xb8>
 80067a2:	2b14      	cmp	r3, #20
 80067a4:	d103      	bne.n	80067ae <floor+0xbe>
 80067a6:	3101      	adds	r1, #1
 80067a8:	ea20 0002 	bic.w	r0, r0, r2
 80067ac:	e7c0      	b.n	8006730 <floor+0x40>
 80067ae:	2401      	movs	r4, #1
 80067b0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80067b4:	fa04 f303 	lsl.w	r3, r4, r3
 80067b8:	4418      	add	r0, r3
 80067ba:	4285      	cmp	r5, r0
 80067bc:	bf88      	it	hi
 80067be:	1909      	addhi	r1, r1, r4
 80067c0:	e7f2      	b.n	80067a8 <floor+0xb8>
 80067c2:	2000      	movs	r0, #0
 80067c4:	4601      	mov	r1, r0
 80067c6:	e7b3      	b.n	8006730 <floor+0x40>
 80067c8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80067cc:	e7b0      	b.n	8006730 <floor+0x40>
 80067ce:	bf00      	nop
 80067d0:	8800759c 	.word	0x8800759c
 80067d4:	7e37e43c 	.word	0x7e37e43c
 80067d8:	bff00000 	.word	0xbff00000
 80067dc:	000fffff 	.word	0x000fffff

080067e0 <_init>:
 80067e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e2:	bf00      	nop
 80067e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067e6:	bc08      	pop	{r3}
 80067e8:	469e      	mov	lr, r3
 80067ea:	4770      	bx	lr

080067ec <_fini>:
 80067ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ee:	bf00      	nop
 80067f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067f2:	bc08      	pop	{r3}
 80067f4:	469e      	mov	lr, r3
 80067f6:	4770      	bx	lr
