--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_EHMC_STEP_TOP.twx CNC2_EHMC_STEP_TOP.ncd -o CNC2_EHMC_STEP_TOP.twr
CNC2_EHMC_STEP_TOP.pcf -ucf CNC2_EHMC_STEP_TOP.ucf

Design file:              CNC2_EHMC_STEP_TOP.ncd
Physical constraint file: CNC2_EHMC_STEP_TOP.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 394802066 paths analyzed, 12854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.806ns.
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (SLICE_X2Y7.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.891ns (Levels of Logic = 5)
  Clock Path Skew:      1.898ns (1.425 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A6      net (fanout=19)       1.827   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y51.D5      net (fanout=12)       0.915   AddressDecoderCS0n
    SLICE_X47Y51.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X43Y63.B5      net (fanout=21)       1.486   cnc2_EHMC_STEP/dda_Select
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.891ns (1.934ns logic, 11.957ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 3)
  Clock Path Skew:      0.132ns (0.534 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.B4      net (fanout=32)       3.251   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.472ns logic, 10.980ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (0.534 - 0.439)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B5      net (fanout=213)      6.582   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (1.159ns logic, 9.043ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (SLICE_X2Y7.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.891ns (Levels of Logic = 5)
  Clock Path Skew:      1.898ns (1.425 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A6      net (fanout=19)       1.827   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y51.D5      net (fanout=12)       0.915   AddressDecoderCS0n
    SLICE_X47Y51.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X43Y63.B5      net (fanout=21)       1.486   cnc2_EHMC_STEP/dda_Select
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.891ns (1.934ns logic, 11.957ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 3)
  Clock Path Skew:      0.132ns (0.534 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.B4      net (fanout=32)       3.251   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.472ns logic, 10.980ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (0.534 - 0.439)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B5      net (fanout=213)      6.582   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (1.159ns logic, 9.043ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC (SLICE_X2Y7.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.891ns (Levels of Logic = 5)
  Clock Path Skew:      1.898ns (1.425 - -0.473)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.391   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A6      net (fanout=19)       1.827   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X50Y48.A       Tilo                  0.203   N51
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X47Y51.D5      net (fanout=12)       0.915   AddressDecoderCS0n
    SLICE_X47Y51.D       Tilo                  0.259   cnc2_EHMC_STEP/WatchDog_Partition_1/WatchDog_IBusStop_1/m_WD_Refresh
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/Mmux_m_dda_Select11
    SLICE_X43Y63.B5      net (fanout=21)       1.486   cnc2_EHMC_STEP/dda_Select
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.891ns (1.934ns logic, 11.957ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      12.452ns (Levels of Logic = 3)
  Clock Path Skew:      0.132ns (0.534 - 0.402)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y44.AQ      Tcko                  0.391   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
                                                       cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.B4      net (fanout=32)       3.251   cnc2_EHMC_STEP/LocalBusBridge_1/m_ibus_WE
    SLICE_X43Y63.BMUX    Tilo                  0.313   cnc2_EHMC_STEP/m_last_Led_Request
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit111
    SLICE_X13Y16.B3      net (fanout=9)        5.268   cnc2_EHMC_STEP/DDA_Partition_1/Mmux_m_FIFOCommit11
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     12.452ns (1.472ns logic, 10.980ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.858ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      10.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.095ns (0.534 - 0.439)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.391   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
                                                       cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B5      net (fanout=213)      6.582   cnc2_EHMC_STEP/DDA_Partition_1/Controller/SubSynGenerator/m_SubSync
    SLICE_X13Y16.B       Tilo                  0.259   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv1
    SLICE_X12Y16.D4      net (fanout=7)        0.248   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/_n0107_inv
    SLICE_X12Y16.D       Tilo                  0.205   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CE        net (fanout=6)        2.213   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl6
    SLICE_X2Y7.CLK       Tceck                 0.304   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[3].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram15_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     10.202ns (1.159ns logic, 9.043ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (SLICE_X42Y55.AX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.982ns (Levels of Logic = 2)
  Clock Path Skew:      1.336ns (1.110 - -0.226)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A6      net (fanout=3)        0.273   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y55.AX      net (fanout=91)       0.276   LbAle_Data<12>
    SLICE_X42Y55.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.982ns (0.378ns logic, 1.604ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.266ns (Levels of Logic = 1)
  Clock Path Skew:      1.387ns (1.110 - -0.277)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y40.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X44Y55.B1      net (fanout=1)        1.734   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y55.AX      net (fanout=91)       0.276   LbAle_Data<12>
    SLICE_X42Y55.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.266ns (0.256ns logic, 2.010ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.210ns (Levels of Logic = 2)
  Clock Path Skew:      1.307ns (1.110 - -0.197)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A5      net (fanout=19)       0.503   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y55.AX      net (fanout=91)       0.276   LbAle_Data<12>
    SLICE_X42Y55.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram33_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.210ns (0.376ns logic, 1.834ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (SLICE_X44Y55.A5), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.026ns (Levels of Logic = 3)
  Clock Path Skew:      1.346ns (1.120 - -0.226)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A6      net (fanout=3)        0.273   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X44Y55.A5      net (fanout=91)       0.079   LbAle_Data<12>
    SLICE_X44Y55.CLK     Tah         (-Th)    -0.121   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      2.026ns (0.619ns logic, 1.407ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.310ns (Levels of Logic = 2)
  Clock Path Skew:      1.397ns (1.120 - -0.277)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y40.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X44Y55.B1      net (fanout=1)        1.734   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X44Y55.A5      net (fanout=91)       0.079   LbAle_Data<12>
    SLICE_X44Y55.CLK     Tah         (-Th)    -0.121   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.497ns logic, 1.813ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.527ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.254ns (Levels of Logic = 3)
  Clock Path Skew:      1.317ns (1.120 - -0.197)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A5      net (fanout=19)       0.503   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X44Y55.A5      net (fanout=91)       0.079   LbAle_Data<12>
    SLICE_X44Y55.CLK     Tah         (-Th)    -0.121   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/Mmux_m_Timer_Latch_Enable[2]_iBus_Data[12]_MUX_1346_o11
                                                       cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable_2
    -------------------------------------------------  ---------------------------
    Total                                      2.254ns (0.617ns logic, 1.637ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA (SLICE_X42Y54.AX), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientWRn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.061ns (Levels of Logic = 2)
  Clock Path Skew:      1.338ns (1.112 - -0.226)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientWRn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y35.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientWRn
                                                       LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A6      net (fanout=3)        0.273   LocalBusBridgeAleDec_inst/m_ClientWRn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y54.AX      net (fanout=91)       0.355   LbAle_Data<12>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.378ns logic, 1.683ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      1.389ns (1.112 - -0.277)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12 to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y40.CQ      Tcko                  0.234   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
                                                       SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut_12
    SLICE_X44Y55.B1      net (fanout=1)        1.734   SRIPartition_1/LocalBusBridgeSRI_1/m_BusDataOut<12>
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y54.AX      net (fanout=91)       0.355   LbAle_Data<12>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.256ns logic, 2.089ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Clock Path Skew:      1.309ns (1.112 - -0.197)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.198   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A5      net (fanout=19)       0.503   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X43Y38.A       Tilo                  0.156   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv1
    SLICE_X44Y55.B3      net (fanout=16)       1.055   LocalBusBridgeAleDec_inst/m_ClientCSn_m_ClientWRn_AND_1_o_inv
    SLICE_X44Y55.B       Tilo                  0.142   cnc2_EHMC_STEP/IBit_Latch_Partition_1/m_Timer_Latch_Enable<1>
                                                       LbAle_Data<12>LogicTrst1
    SLICE_X42Y54.AX      net (fanout=91)       0.355   LbAle_Data<12>
    SLICE_X42Y54.CLK     Tdh         (-Th)     0.120   cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMD_O
                                                       cnc2_EHMC_STEP/DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram35_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.376ns logic, 1.913ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 575160 paths analyzed, 13609 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.230ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (SLICE_X51Y11.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.475ns (Levels of Logic = 1)
  Clock Path Skew:      -2.345ns (-0.240 - 2.105)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X0Y30.A5       net (fanout=733)      2.283   startup_reset
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    -------------------------------------------------  ---------------------------
    Total                                      9.475ns (0.965ns logic, 8.510ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.547ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.437 - 0.471)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1
    SLICE_X20Y15.A2      net (fanout=65)       1.293   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    -------------------------------------------------  ---------------------------
    Total                                     11.547ns (1.131ns logic, 10.416ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.473ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.437 - 0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B4      net (fanout=76)       0.841   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X20Y15.A5      net (fanout=7)        0.190   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_3
    -------------------------------------------------  ---------------------------
    Total                                     11.473ns (1.319ns logic, 10.154ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (SLICE_X51Y11.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.451ns (Levels of Logic = 1)
  Clock Path Skew:      -2.345ns (-0.240 - 2.105)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X0Y30.A5       net (fanout=733)      2.283   startup_reset
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    -------------------------------------------------  ---------------------------
    Total                                      9.451ns (0.941ns logic, 8.510ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.523ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.437 - 0.471)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1
    SLICE_X20Y15.A2      net (fanout=65)       1.293   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (1.107ns logic, 10.416ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.437 - 0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B4      net (fanout=76)       0.841   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X20Y15.A5      net (fanout=7)        0.190   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.289   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_2
    -------------------------------------------------  ---------------------------
    Total                                     11.449ns (1.295ns logic, 10.154ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1 (SLICE_X51Y11.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.431ns (Levels of Logic = 1)
  Clock Path Skew:      -2.345ns (-0.240 - 2.105)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X0Y30.A5       net (fanout=733)      2.283   startup_reset
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    -------------------------------------------------  ---------------------------
    Total                                      9.431ns (0.921ns logic, 8.510ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.034ns (0.437 - 0.471)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y17.BQ      Tcko                  0.408   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count_1
    SLICE_X20Y15.A2      net (fanout=65)       1.293   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2Count<1>
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.503ns (1.087ns logic, 10.416ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      11.429ns (Levels of Logic = 3)
  Clock Path Skew:      -0.038ns (0.437 - 0.475)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.DQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B4      net (fanout=76)       0.841   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd4
    SLICE_X20Y15.B       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X20Y15.A5      net (fanout=7)        0.190   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X20Y15.A       Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X0Y30.A1       net (fanout=13)       2.896   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X0Y30.A        Tilo                  0.205   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X51Y11.SR      net (fanout=129)      6.227   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X51Y11.CLK     Trck                  0.269   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount<3>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TimeOutCount_1
    -------------------------------------------------  ---------------------------
    Total                                     11.429ns (1.275ns logic, 10.154ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2 (SLICE_X12Y13.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<5>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode_2
    SLICE_X12Y13.A5      net (fanout=1)        0.047   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_ErrorCode<2>
    SLICE_X12Y13.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/ErrorCode<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n121531
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_ErrorCode_2
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.319ns logic, 0.047ns route)
                                                       (87.2% logic, 12.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (SLICE_X3Y35.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y35.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_6
    SLICE_X3Y35.DX       net (fanout=3)        0.142   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<6>
    SLICE_X3Y35.CLK      Tckdi       (-Th)    -0.059   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack<7>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/m_stack_7
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.257ns logic, 0.142ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_2 (SLICE_X36Y13.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_34 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_34 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.BQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_34
    SLICE_X36Y13.B5      net (fanout=2)        0.078   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<34>
    SLICE_X36Y13.CLK     Tah         (-Th)    -0.121   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag<35>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/Mmux__n1263232
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_1_5ToutFlag_2
    -------------------------------------------------  ---------------------------
    Total                                      0.399ns (0.321ns logic, 0.078ns route)
                                                       (80.5% logic, 19.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y18.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X1Y18.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.538ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.962ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X14Y28.D4      net (fanout=733)      4.137   startup_reset
    SLICE_X14Y28.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X15Y29.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X15Y29.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.538ns (0.930ns logic, 4.608ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.257ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y28.D2      net (fanout=2)        0.912   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y28.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X15Y29.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X15Y29.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.257ns (0.874ns logic, 1.383ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y29.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.108ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.392ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X14Y28.D4      net (fanout=733)      4.137   startup_reset
    SLICE_X14Y28.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X15Y29.CLK     net (fanout=2)        0.547   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      5.392ns (0.708ns logic, 4.684ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.389ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y28.D2      net (fanout=2)        0.912   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y28.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X15Y29.CLK     net (fanout=2)        0.547   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.652ns logic, 1.459ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y29.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.316ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.316ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y28.D2      net (fanout=2)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y28.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X15Y29.SR      net (fanout=2)        0.262   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X15Y29.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.316ns (0.509ns logic, 0.807ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.407ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X14Y28.D4      net (fanout=733)      2.600   startup_reset
    SLICE_X14Y28.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X15Y29.SR      net (fanout=2)        0.262   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X15Y29.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (0.545ns logic, 2.862ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y29.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.200ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.200ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X14Y28.D2      net (fanout=2)        0.545   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X14Y28.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X15Y29.CLK     net (fanout=2)        0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      1.200ns (0.389ns logic, 0.811ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X15Y29.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.291ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      3.291ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X14Y28.D4      net (fanout=733)      2.600   startup_reset
    SLICE_X14Y28.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X15Y29.CLK     net (fanout=2)        0.266   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (0.425ns logic, 2.866ns route)
                                                       (12.9% logic, 87.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.637ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X19Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X18Y25.D4      net (fanout=733)      4.239   startup_reset
    SLICE_X18Y25.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X19Y26.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X19Y26.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.637ns (0.930ns logic, 4.707ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X18Y25.D1      net (fanout=2)        1.124   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X18Y25.D       Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X19Y26.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X19Y26.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.536ns (0.944ns logic, 1.592ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X19Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.001ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X18Y25.D4      net (fanout=733)      4.239   startup_reset
    SLICE_X18Y25.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X19Y26.CLK     net (fanout=2)        0.552   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.708ns logic, 4.791ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.102ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.398ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X18Y25.D1      net (fanout=2)        1.124   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X18Y25.DMUX    Tilo                  0.261   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X19Y26.CLK     net (fanout=2)        0.552   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      2.398ns (0.722ns logic, 1.676ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X19Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X18Y25.D1      net (fanout=2)        0.704   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X18Y25.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X19Y26.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X19Y26.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.555ns logic, 0.963ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.458ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X18Y25.D4      net (fanout=733)      2.654   startup_reset
    SLICE_X18Y25.D       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X19Y26.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X19Y26.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.458ns (0.545ns logic, 2.913ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X19Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.410ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X18Y25.D1      net (fanout=2)        0.704   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X18Y25.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X19Y26.CLK     net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.435ns logic, 0.975ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X19Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.350ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.350ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X18Y25.D4      net (fanout=733)      2.654   startup_reset
    SLICE_X18Y25.DMUX    Tilo                  0.191   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X19Y26.CLK     net (fanout=2)        0.271   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.425ns logic, 2.925ns route)
                                                       (12.7% logic, 87.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.004ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      3.004ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X13Y58.A3      net (fanout=733)      1.544   startup_reset
    SLICE_X13Y58.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X13Y58.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.986ns logic, 2.018ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.068ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y58.A5      net (fanout=2)        0.647   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y58.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.474   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X13Y58.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.068ns (0.947ns logic, 1.121ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.886ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.614ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X13Y58.A3      net (fanout=733)      1.544   startup_reset
    SLICE_X13Y58.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (0.760ns logic, 1.854ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.822ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BQ       Tcko                  0.408   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y58.A5      net (fanout=2)        0.647   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y58.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.310   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.721ns logic, 0.957ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y58.A5      net (fanout=2)        0.353   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y58.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X13Y58.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.511ns logic, 0.644ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.837ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.837ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X13Y58.A3      net (fanout=733)      1.001   startup_reset
    SLICE_X13Y58.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o1
    SLICE_X13Y58.SR      net (fanout=2)        0.291   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_598_o
    SLICE_X13Y58.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (0.545ns logic, 1.292ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.923ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      0.923ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X13Y58.A5      net (fanout=2)        0.353   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X13Y58.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.403ns logic, 0.520ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X13Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.605ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.605ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X13Y58.A3      net (fanout=733)      1.001   startup_reset
    SLICE_X13Y58.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o1
    SLICE_X13Y58.CLK     net (fanout=2)        0.167   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_597_o
    -------------------------------------------------  ---------------------------
    Total                                      1.605ns (0.437ns logic, 1.168ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.297ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X24Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X25Y58.A4      net (fanout=733)      3.927   startup_reset
    SLICE_X25Y58.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X24Y57.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.297ns (0.899ns logic, 4.398ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BMUX     Tshcko                0.455   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y58.A5      net (fanout=2)        3.524   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y58.A       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.471   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X24Y57.CLK     Trck                  0.193   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (0.907ns logic, 3.995ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X24Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.343ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.157ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.447   startup_reset
                                                       startup_reset
    SLICE_X25Y58.A4      net (fanout=733)      3.927   startup_reset
    SLICE_X25Y58.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      5.157ns (0.760ns logic, 4.397ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.738ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.762ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BMUX     Tshcko                0.455   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y58.A5      net (fanout=2)        3.524   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y58.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.470   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      4.762ns (0.768ns logic, 3.994ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X24Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BMUX     Tshcko                0.238   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y58.A5      net (fanout=2)        2.123   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y58.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X24Y57.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.477ns logic, 2.385ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X25Y58.A4      net (fanout=733)      2.487   startup_reset
    SLICE_X25Y58.A       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o1
    SLICE_X24Y57.SR      net (fanout=2)        0.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_596_o
    SLICE_X24Y57.CLK     Tremck      (-Th)    -0.083   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.473ns logic, 2.749ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X24Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.827ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.827ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y60.BMUX     Tshcko                0.238   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X25Y58.A5      net (fanout=2)        2.123   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X25Y58.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      2.827ns (0.441ns logic, 2.386ns route)
                                                       (15.6% logic, 84.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X24Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.187ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.187ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y60.AQ       Tcko                  0.234   startup_reset
                                                       startup_reset
    SLICE_X25Y58.A4      net (fanout=733)      2.487   startup_reset
    SLICE_X25Y58.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_RegionDataADDR<8>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o1
    SLICE_X24Y57.CLK     net (fanout=2)        0.263   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_595_o
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.437ns logic, 2.750ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 26 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.644ns.
--------------------------------------------------------------------------------

Paths for end point G1.Channel[8].ResetFilter/m_stack_0 (SLICE_X27Y74.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.356ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<8> (PAD)
  Destination:          G1.Channel[8].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.989ns (Levels of Logic = 1)
  Clock Path Delay:     2.370ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<8> to G1.Channel[8].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C7.I                 Tiopi                 1.310   LIO_DI<8>
                                                       LIO_DI<8>
                                                       LIO_DI_8_IBUF
                                                       ProtoComp723.IMUX.37
    SLICE_X27Y74.AX      net (fanout=1)        7.616   LIO_DI_8_IBUF
    SLICE_X27Y74.CLK     Tdick                 0.063   G1.Channel[8].ResetFilter/m_stack<2>
                                                       G1.Channel[8].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.989ns (1.373ns logic, 7.616ns route)
                                                       (15.3% logic, 84.7% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[8].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X27Y74.CLK     net (fanout=558)      0.791   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.323ns logic, 1.047ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[14].ResetFilter/m_stack_0 (SLICE_X33Y77.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.519ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<14> (PAD)
  Destination:          G1.Channel[14].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.815ns (Levels of Logic = 1)
  Clock Path Delay:     2.359ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<14> to G1.Channel[14].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C5.I                 Tiopi                 1.310   LIO_DI<14>
                                                       LIO_DI<14>
                                                       LIO_DI_14_IBUF
                                                       ProtoComp723.IMUX.27
    SLICE_X33Y77.BX      net (fanout=1)        7.442   LIO_DI_14_IBUF
    SLICE_X33Y77.CLK     Tdick                 0.063   G1.Channel[14].ResetFilter/m_stack<2>
                                                       G1.Channel[14].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.815ns (1.373ns logic, 7.442ns route)
                                                       (15.6% logic, 84.4% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[14].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y77.CLK     net (fanout=558)      0.780   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.323ns logic, 1.036ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[7].ResetFilter/m_stack_0 (SLICE_X31Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.588ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               LIO_DI<7> (PAD)
  Destination:          G1.Channel[7].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      8.738ns (Levels of Logic = 1)
  Clock Path Delay:     2.351ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LIO_DI<7> to G1.Channel[7].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A7.I                 Tiopi                 1.310   LIO_DI<7>
                                                       LIO_DI<7>
                                                       LIO_DI_7_IBUF
                                                       ProtoComp723.IMUX.36
    SLICE_X31Y77.AX      net (fanout=1)        7.365   LIO_DI_7_IBUF
    SLICE_X31Y77.CLK     Tdick                 0.063   G1.Channel[7].ResetFilter/m_stack<2>
                                                       G1.Channel[7].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      8.738ns (1.373ns logic, 7.365ns route)
                                                       (15.7% logic, 84.3% route)

  Minimum Clock Path at Slow Process Corner: g_clk to G1.Channel[7].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X31Y77.CLK     net (fanout=558)      0.772   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.323ns logic, 1.028ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point G1.Channel[0].ResetFilter/m_stack_0 (SLICE_X45Y71.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<0> (PAD)
  Destination:          G1.Channel[0].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.345ns (Levels of Logic = 1)
  Clock Path Delay:     3.277ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<0> to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B14.I                Tiopi                 1.126   LIO_DI<0>
                                                       LIO_DI<0>
                                                       LIO_DI_0_IBUF
                                                       ProtoComp723.IMUX.29
    SLICE_X45Y71.AX      net (fanout=1)        2.171   LIO_DI_0_IBUF
    SLICE_X45Y71.CLK     Tckdi       (-Th)    -0.048   G1.Channel[0].ResetFilter/m_stack<2>
                                                       G1.Channel[0].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.345ns (1.174ns logic, 2.171ns route)
                                                       (35.1% logic, 64.9% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[0].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X45Y71.CLK     net (fanout=558)      1.109   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.277ns (1.519ns logic, 1.758ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[5].ResetFilter/m_stack_0 (SLICE_X37Y72.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<5> (PAD)
  Destination:          G1.Channel[5].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.371ns (Levels of Logic = 1)
  Clock Path Delay:     3.238ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<5> to G1.Channel[5].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B8.I                 Tiopi                 1.126   LIO_DI<5>
                                                       LIO_DI<5>
                                                       LIO_DI_5_IBUF
                                                       ProtoComp723.IMUX.34
    SLICE_X37Y72.AX      net (fanout=1)        2.197   LIO_DI_5_IBUF
    SLICE_X37Y72.CLK     Tckdi       (-Th)    -0.048   G1.Channel[5].ResetFilter/m_stack<2>
                                                       G1.Channel[5].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.371ns (1.174ns logic, 2.197ns route)
                                                       (34.8% logic, 65.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[5].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X37Y72.CLK     net (fanout=558)      1.070   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.238ns (1.519ns logic, 1.719ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------

Paths for end point G1.Channel[6].ResetFilter/m_stack_0 (SLICE_X41Y70.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               LIO_DI<6> (PAD)
  Destination:          G1.Channel[6].ResetFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 1)
  Clock Path Delay:     3.258ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: LIO_DI<6> to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    C8.I                 Tiopi                 1.126   LIO_DI<6>
                                                       LIO_DI<6>
                                                       LIO_DI_6_IBUF
                                                       ProtoComp723.IMUX.35
    SLICE_X41Y70.AX      net (fanout=1)        2.243   LIO_DI_6_IBUF
    SLICE_X41Y70.CLK     Tckdi       (-Th)    -0.048   G1.Channel[6].ResetFilter/m_stack<2>
                                                       G1.Channel[6].ResetFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (1.174ns logic, 2.243ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to G1.Channel[6].ResetFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X41Y70.CLK     net (fanout=558)      1.090   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.519ns logic, 1.739ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 53 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  11.066ns.
--------------------------------------------------------------------------------

Paths for end point LIO_DO<0> (N1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.934ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 2)
  Clock Path Delay:     3.220ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X30Y35.CLK     net (fanout=558)      1.052   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.519ns logic, 1.701ns route)
                                                       (47.2% logic, 52.8% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.AMUX    Tshcko                0.488   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_WD_TimeOut_OR_331_o
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A3       net (fanout=5)        2.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A        Tilo                  0.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    N1.T                 net (fanout=4)        2.434   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    N1.PAD               Tiotp                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (3.128ns logic, 4.693ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.747ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 (FF)
  Destination:          LIO_DO<0> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.799ns (Levels of Logic = 1)
  Clock Path Delay:     3.429ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y27.CLK      net (fanout=558)      1.261   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.519ns logic, 1.910ns route)
                                                       (44.3% logic, 55.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0 to LIO_DO<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.AQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_0
    N1.O                 net (fanout=2)        2.027   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<0>
    N1.PAD               Tioop                 2.381   LIO_DO<0>
                                                       LIO_DO_0_OBUFT
                                                       LIO_DO<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.799ns (2.772ns logic, 2.027ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<1> (M1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.281ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.474ns (Levels of Logic = 2)
  Clock Path Delay:     3.220ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X30Y35.CLK     net (fanout=558)      1.052   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.519ns logic, 1.701ns route)
                                                       (47.2% logic, 52.8% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.AMUX    Tshcko                0.488   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_WD_TimeOut_OR_331_o
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A3       net (fanout=5)        2.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A        Tilo                  0.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    M1.T                 net (fanout=4)        2.087   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    M1.PAD               Tiotp                 2.381   LIO_DO<1>
                                                       LIO_DO_1_OBUFT
                                                       LIO_DO<1>
    -------------------------------------------------  ---------------------------
    Total                                      7.474ns (3.128ns logic, 4.346ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  16.786ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1 (FF)
  Destination:          LIO_DO<1> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.760ns (Levels of Logic = 1)
  Clock Path Delay:     3.429ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y27.CLK      net (fanout=558)      1.261   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.519ns logic, 1.910ns route)
                                                       (44.3% logic, 55.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1 to LIO_DO<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.BQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_1
    M1.O                 net (fanout=2)        1.988   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<1>
    M1.PAD               Tioop                 2.381   LIO_DO<1>
                                                       LIO_DO_1_OBUFT
                                                       LIO_DO<1>
    -------------------------------------------------  ---------------------------
    Total                                      4.760ns (2.772ns logic, 1.988ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point LIO_DO<2> (L1.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.686ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 (FF)
  Destination:          LIO_DO<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 2)
  Clock Path Delay:     3.220ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X30Y35.CLK     net (fanout=558)      1.052   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (1.519ns logic, 1.701ns route)
                                                       (47.2% logic, 52.8% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219 to LIO_DO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y35.AMUX    Tshcko                0.488   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_WD_TimeOut_OR_331_o
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A3       net (fanout=5)        2.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219
    SLICE_X1Y28.A        Tilo                  0.259   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
                                                       cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv1_INV_0
    L1.T                 net (fanout=4)        1.682   cnc2_EHMC_STEP/LIO_Partition_1/IBUS_RESETn_IBUS_CLK_DFF_219_inv
    L1.PAD               Tiotp                 2.381   LIO_DO<2>
                                                       LIO_DO_2_OBUFT
                                                       LIO_DO<2>
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (3.128ns logic, 3.941ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  17.050ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2 (FF)
  Destination:          LIO_DO<2> (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 1)
  Clock Path Delay:     3.429ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X1Y27.CLK      net (fanout=558)      1.261   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (1.519ns logic, 1.910ns route)
                                                       (44.3% logic, 55.7% route)

  Maximum Data Path at Slow Process Corner: cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2 to LIO_DO<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y27.CQ       Tcko                  0.391   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<3>
                                                       cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO_2
    L1.O                 net (fanout=2)        1.724   cnc2_EHMC_STEP/LIO_Partition_1/m_LIO_DO<2>
    L1.PAD               Tioop                 2.381   LIO_DO<2>
                                                       LIO_DO_2_OBUFT
                                                       LIO_DO<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (2.772ns logic, 1.724ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.143ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Clock Path Delay:     0.667ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X3Y59.CLK      net (fanout=765)      0.677   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.667ns (-1.768ns logic, 2.435ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y59.CQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.282   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (1.594ns logic, 1.282ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.551ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.264ns (Levels of Logic = 1)
  Clock Path Delay:     0.687ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X2Y33.CLK      net (fanout=765)      0.697   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (-1.768ns logic, 2.455ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y33.DQ       Tcko                  0.234   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.634   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.630ns logic, 1.634ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point SRI_RTS<0> (C1.PAD), 4 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  4.166ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Clock Path Delay:     0.511ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y62.CLK     net (fanout=765)      0.521   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (-1.768ns logic, 2.279ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y56.A3       net (fanout=124)      1.159   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd3
    SLICE_X5Y56.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.144   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.752ns logic, 2.303ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  4.155ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      4.044ns (Levels of Logic = 2)
  Clock Path Delay:     0.511ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X24Y62.CLK     net (fanout=765)      0.521   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (-1.768ns logic, 2.279ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2 to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y62.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X5Y56.A2       net (fanout=103)      1.148   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_State_FSM_FFd2
    SLICE_X5Y56.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.144   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      4.044ns (1.752ns logic, 2.292ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  3.904ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State (FF)
  Destination:          SRI_RTS<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 2)
  Clock Path Delay:     0.658ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp723.IMUX.9
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.712   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y1.O       Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X4Y65.CLK      net (fanout=765)      0.668   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (-1.768ns logic, 2.426ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State to SRI_RTS<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y65.CQ       Tcko                  0.200   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X5Y56.A5       net (fanout=57)       0.750   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_State
    SLICE_X5Y56.A        Tilo                  0.156   SRI_RTS_0_OBUF
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/oDataDir1
    C1.O                 net (fanout=1)        1.144   SRI_RTS_0_OBUF
    C1.PAD               Tioop                 1.396   SRI_RTS<0>
                                                       SRI_RTS_0_OBUF
                                                       SRI_RTS<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (1.752ns logic, 1.894ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     24.806ns|     24.460ns|            0|            0|    394802066|       575176|
| TS_CLK_80MHz                  |     12.500ns|     12.230ns|      5.637ns|            0|            0|       575160|           16|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.538ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.637ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      3.004ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.297ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LIO_DI<0>   |    1.285(R)|      SLOW  |   -0.043(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<1>   |    2.390(R)|      SLOW  |   -1.040(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<2>   |    1.598(R)|      SLOW  |   -0.324(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<3>   |    1.570(R)|      SLOW  |   -0.317(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<4>   |    1.453(R)|      SLOW  |   -0.204(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<5>   |    1.351(R)|      SLOW  |   -0.108(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<6>   |    1.383(R)|      SLOW  |   -0.134(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<7>   |    6.412(R)|      SLOW  |   -3.550(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<8>   |    6.644(R)|      SLOW  |   -3.760(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<9>   |    5.931(R)|      SLOW  |   -3.147(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<10>  |    5.991(R)|      SLOW  |   -3.165(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<11>  |    5.930(R)|      SLOW  |   -3.159(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<12>  |    5.825(R)|      SLOW  |   -3.027(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<13>  |    6.020(R)|      SLOW  |   -3.284(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<14>  |    6.481(R)|      SLOW  |   -3.504(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DI<15>  |    5.908(R)|      SLOW  |   -3.109(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RX<0>   |    3.031(R)|      SLOW  |   -0.540(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>   |    2.517(R)|      SLOW  |   -0.252(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_cs_n     |    4.000(R)|      SLOW  |   -1.231(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n     |    3.830(R)|      SLOW  |   -1.052(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n     |    3.881(R)|      SLOW  |   -1.095(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>|    1.537(R)|      SLOW  |   -0.262(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>|    1.959(R)|      SLOW  |   -0.642(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>|    1.639(R)|      SLOW  |   -0.368(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>|    2.162(R)|      SLOW  |   -0.791(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<4>|    2.818(R)|      SLOW  |   -1.275(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LIO_DO<0>   |        11.066(R)|      SLOW  |         4.517(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<1>   |        10.719(R)|      SLOW  |         4.521(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<2>   |        10.314(R)|      SLOW  |         4.330(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
LIO_DO<3>   |         9.927(R)|      SLOW  |         4.294(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
SRI_RTS<0>  |         8.117(R)|      SLOW  |         3.904(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.472(R)|      SLOW  |         4.365(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.104(R)|      SLOW  |         3.143(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.786(R)|      SLOW  |         3.551(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |         8.708(R)|      SLOW  |         4.778(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        10.139(R)|      SLOW  |         5.009(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         9.364(R)|      SLOW  |         5.233(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         8.925(R)|      SLOW  |         4.906(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.117(R)|      SLOW  |         4.470(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.124(R)|      SLOW  |         4.489(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<4>  |         9.433(R)|      SLOW  |         5.256(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         9.587(R)|      SLOW  |         5.390(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         8.818(R)|      SLOW  |         4.855(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         7.617(R)|      SLOW  |         4.119(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.098(R)|      SLOW  |         4.498(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<4>   |         9.097(R)|      SLOW  |         5.053(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.137|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 6.601; Ideal Clock Offset To Actual Clock -9.157; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
LIO_DI<0>         |    1.285(R)|      SLOW  |   -0.043(R)|      SLOW  |   23.715|    0.043|       11.836|
LIO_DI<1>         |    2.390(R)|      SLOW  |   -1.040(R)|      FAST  |   22.610|    1.040|       10.785|
LIO_DI<2>         |    1.598(R)|      SLOW  |   -0.324(R)|      SLOW  |   23.402|    0.324|       11.539|
LIO_DI<3>         |    1.570(R)|      SLOW  |   -0.317(R)|      SLOW  |   23.430|    0.317|       11.557|
LIO_DI<4>         |    1.453(R)|      SLOW  |   -0.204(R)|      SLOW  |   23.547|    0.204|       11.672|
LIO_DI<5>         |    1.351(R)|      SLOW  |   -0.108(R)|      SLOW  |   23.649|    0.108|       11.771|
LIO_DI<6>         |    1.383(R)|      SLOW  |   -0.134(R)|      SLOW  |   23.617|    0.134|       11.742|
LIO_DI<7>         |    6.412(R)|      SLOW  |   -3.550(R)|      FAST  |   18.588|    3.550|        7.519|
LIO_DI<8>         |    6.644(R)|      SLOW  |   -3.760(R)|      FAST  |   18.356|    3.760|        7.298|
LIO_DI<9>         |    5.931(R)|      SLOW  |   -3.147(R)|      FAST  |   19.069|    3.147|        7.961|
LIO_DI<10>        |    5.991(R)|      SLOW  |   -3.165(R)|      FAST  |   19.009|    3.165|        7.922|
LIO_DI<11>        |    5.930(R)|      SLOW  |   -3.159(R)|      FAST  |   19.070|    3.159|        7.956|
LIO_DI<12>        |    5.825(R)|      SLOW  |   -3.027(R)|      FAST  |   19.175|    3.027|        8.074|
LIO_DI<13>        |    6.020(R)|      SLOW  |   -3.284(R)|      FAST  |   18.980|    3.284|        7.848|
LIO_DI<14>        |    6.481(R)|      SLOW  |   -3.504(R)|      FAST  |   18.519|    3.504|        7.508|
LIO_DI<15>        |    5.908(R)|      SLOW  |   -3.109(R)|      FAST  |   19.092|    3.109|        7.992|
SRI_RX<0>         |    3.031(R)|      SLOW  |   -0.540(R)|      FAST  |   21.969|    0.540|       10.715|
SRI_RX<1>         |    2.517(R)|      SLOW  |   -0.252(R)|      FAST  |   22.483|    0.252|       11.116|
lb_cs_n           |    4.000(R)|      SLOW  |   -1.231(R)|      FAST  |   21.000|    1.231|        9.884|
lb_rd_n           |    3.830(R)|      SLOW  |   -1.052(R)|      FAST  |   21.170|    1.052|       10.059|
lb_wr_n           |    3.881(R)|      SLOW  |   -1.095(R)|      FAST  |   21.119|    1.095|       10.012|
svo_alarm<0>      |    1.537(R)|      SLOW  |   -0.262(R)|      SLOW  |   23.463|    0.262|       11.601|
svo_alarm<1>      |    1.959(R)|      SLOW  |   -0.642(R)|      FAST  |   23.041|    0.642|       11.200|
svo_alarm<2>      |    1.639(R)|      SLOW  |   -0.368(R)|      SLOW  |   23.361|    0.368|       11.497|
svo_alarm<3>      |    2.162(R)|      SLOW  |   -0.791(R)|      FAST  |   22.838|    0.791|       11.024|
svo_alarm<4>      |    2.818(R)|      SLOW  |   -1.275(R)|      FAST  |   22.182|    1.275|       10.454|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       6.644|         -  |      -0.043|         -  |   18.356|    0.043|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 4.962 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
LIO_DO<0>                                      |       11.066|      SLOW  |        4.517|      FAST  |         4.962|
LIO_DO<1>                                      |       10.719|      SLOW  |        4.521|      FAST  |         4.615|
LIO_DO<2>                                      |       10.314|      SLOW  |        4.330|      FAST  |         4.210|
LIO_DO<3>                                      |        9.927|      SLOW  |        4.294|      FAST  |         3.823|
SRI_RTS<0>                                     |        8.117|      SLOW  |        3.904|      FAST  |         2.013|
SRI_RTS<1>                                     |        8.472|      SLOW  |        4.365|      FAST  |         2.368|
SRI_TX<0>                                      |        6.104|      SLOW  |        3.143|      FAST  |         0.000|
SRI_TX<1>                                      |        6.786|      SLOW  |        3.551|      FAST  |         0.682|
lb_int                                         |        8.708|      SLOW  |        4.778|      FAST  |         2.604|
led_1                                          |       10.139|      SLOW  |        5.009|      FAST  |         4.035|
svo_ccw<0>                                     |        9.364|      SLOW  |        5.233|      FAST  |         3.260|
svo_ccw<1>                                     |        8.925|      SLOW  |        4.906|      FAST  |         2.821|
svo_ccw<2>                                     |        8.117|      SLOW  |        4.470|      FAST  |         2.013|
svo_ccw<3>                                     |        8.124|      SLOW  |        4.489|      FAST  |         2.020|
svo_ccw<4>                                     |        9.433|      SLOW  |        5.256|      FAST  |         3.329|
svo_cw<0>                                      |        9.587|      SLOW  |        5.390|      FAST  |         3.483|
svo_cw<1>                                      |        8.818|      SLOW  |        4.855|      FAST  |         2.714|
svo_cw<2>                                      |        7.617|      SLOW  |        4.119|      FAST  |         1.513|
svo_cw<3>                                      |        8.098|      SLOW  |        4.498|      FAST  |         1.994|
svo_cw<4>                                      |        9.097|      SLOW  |        5.053|      FAST  |         2.993|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 395377321 paths, 0 nets, and 35742 connections

Design statistics:
   Minimum period:  24.806ns{1}   (Maximum frequency:  40.313MHz)
   Maximum path delay from/to any node:   5.637ns
   Minimum input required time before clock:   6.644ns
   Minimum output required time after clock:  11.066ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu May 16 13:05:46 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 269 MB



