
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123451                       # Number of seconds simulated
sim_ticks                                123450960156                       # Number of ticks simulated
final_tick                               688749391983                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164201                       # Simulator instruction rate (inst/s)
host_op_rate                                   205470                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2120081                       # Simulator tick rate (ticks/s)
host_mem_usage                               67375704                       # Number of bytes of host memory used
host_seconds                                 58229.37                       # Real time elapsed on the host
sim_insts                                  9561345251                       # Number of instructions simulated
sim_ops                                   11964380946                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2071552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1992576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3425024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       939392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1224576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      4057216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      4048000                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      4055552                       # Number of bytes read from this memory
system.physmem.bytes_read::total             21854080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40192                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5511424                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5511424                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16184                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26758                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         7339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         9567                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        31697                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        31625                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        31684                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                170735                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           43058                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                43058                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16780364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        40437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16140628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        38363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27744005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        43548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7609435                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9919534                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        38363                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     32865002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40437                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32790348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        42511                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32851523                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177026408                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        40437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        38363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        43548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45621                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        38363                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40437                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        42511                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             325571                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          44644643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               44644643                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          44644643                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16780364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        40437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16140628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        38363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27744005                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        43548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7609435                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9919534                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        38363                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     32865002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32790348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        42511                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32851523                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              221671050                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21803535                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19461364                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738004                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14466508                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14205827                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1309620                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52086                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230240326                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123879667                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21803535                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15515447                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27609196                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5712985                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5382118                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13934047                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1705906                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267196876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239587680     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202797      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133268      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4157266      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334050      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3839107      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607409      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          988707      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10346592      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267196876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073649                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418448                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228259429                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7416334                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27554016                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22258                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3944835                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2064256                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20371                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138590862                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38349                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3944835                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228488690                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4599314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2094980                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27328313                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       740740                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138393591                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          173                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        107034                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553299                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181395267                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627290199                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627290199                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34360935                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18578                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9389                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1766770                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24940650                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26461                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927765                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137683465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18643                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128890118                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82228                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24912816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51078757                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267196876                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482379                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095680                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210741084     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17712576      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18928316      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10968306      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5675089      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1419390      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1679383      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39468      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33264      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267196876                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215313     57.33%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87379     23.27%     80.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72870     19.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101084133     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012831      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22752085     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4031879      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128890118                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435373                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375562                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002914                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525434901                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162615273                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125613424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129265680                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102622                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5102584                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          356                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100063                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3944835                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3791928                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91167                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137702205                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18346                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24940650                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066008                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9385                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2179                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          356                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1171210                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       670774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1841984                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127262111                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22432324                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1628006                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26464006                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19336544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4031682                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429874                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125641733                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125613424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76001821                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165649852                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424304                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458810                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25091216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727133                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263252041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427788                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296915                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221293640     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16500790      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10568978      4.01%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3352675      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5531997      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080253      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685987      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627735      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609986      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263252041                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609986                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397348873                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279362381                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28848593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.960455                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.960455                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337786                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337786                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591487523                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163686811                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147147101                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23301764                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19107497                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2282795                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9731316                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9106315                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2391890                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102761                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222396870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132363586                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23301764                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11498205                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29120790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6473840                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      12070917                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13698893                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2265367                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267743517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604513                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238622727     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3158026      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3650029      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2007804      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2310021      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1278916      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          866603      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2256379      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13593012      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267743517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078710                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447106                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220601726                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13900354                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28879583                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       228131                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4133719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3783667                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161593807                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       104892                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4133719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       220952281                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        5037510                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7882086                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28770426                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       967491                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161493861                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          265                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        250390                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       447106                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224434849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    751888613                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    751888613                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191781986                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32652863                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42427                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23728                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2588767                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15422528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8397327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       220736                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1866529                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161255634                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42522                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152453975                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       214547                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20053680                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46263688                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4857                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267743517                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569403                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    203504073     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25839673      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13886532      5.19%     90.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9606359      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8397785      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4296759      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1041195      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669072      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       502069      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267743517                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40513     12.34%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140266     42.73%     55.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147452     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127619246     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2381475      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18676      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14096118      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8338460      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152453975                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514968                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             328231                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002153                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573194245                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181353281                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149922159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152782206                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       382866                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2716102                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          992                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1450                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       177147                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9341                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          906                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4133719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4474777                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       169769                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161298291                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63255                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15422528                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8397327                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23708                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        119313                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1450                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1323717                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1279477                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2603194                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150205640                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13237805                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2248335                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  135                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21574433                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21025855                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8336628                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507374                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149924633                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149922159                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89098203                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        233371818                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506416                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381786                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112619075                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138169764                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23130121                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37665                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2295873                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263609798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342339                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207165105     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26173475      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10970136      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6593753      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4562703      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2949742      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1526673      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1230490      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2437721      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263609798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112619075                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138169764                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20926606                       # Number of memory references committed
system.switch_cpus1.commit.loads             12706426                       # Number of loads committed
system.switch_cpus1.commit.membars              18792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19775725                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124564276                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2811078                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2437721                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422471208                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326733571                       # The number of ROB writes
system.switch_cpus1.timesIdled                3406637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28301952                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112619075                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138169764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112619075                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.628733                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.628733                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380411                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380411                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677559982                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208074672                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150803947                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37630                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus2.numCycles               296044890                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        22910834                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18735504                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2239630                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9693967                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9062793                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2359721                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        99851                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    222551768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129918645                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           22910834                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11422514                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27241797                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6473985                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6081827                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13682190                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2255332                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    260060875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610526                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.958971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       232819078     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1476089      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2334281      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3706816      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1549004      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1743257      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1830593      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1201162      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13400595      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    260060875                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077390                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438848                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       220527037                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8123167                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27157320                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        68372                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4184977                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3757796                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          485                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158675015                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3162                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4184977                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       220846143                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        2104959                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5073269                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26910522                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       941003                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     158583150                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        27380                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        270974                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       348368                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        50640                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    220161334                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    737697830                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    737697830                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    188279299                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        31881822                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40415                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22213                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2822281                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15123286                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8125032                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       245250                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1846492                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158379275                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150049333                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       185972                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     19783279                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     43957472                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3833                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    260060875                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.576978                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269050                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    196760366     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25423135      9.78%     85.44% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13902428      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9459893      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8847873      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2553479      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1975445      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       675942      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       462314      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    260060875                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          34908     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        106165     38.40%     51.03% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       135377     48.97%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125707932     83.78%     83.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2367972      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18200      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13869901      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8085328      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150049333                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506847                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             276450                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001842                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    560621963                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    178204743                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147653476                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150325783                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       452971                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2698074                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1681                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       226887                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         9341                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4184977                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1341294                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       135684                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158419958                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41755                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15123286                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8125032                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22204                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        100043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           34                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1681                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1312337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1273445                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2585782                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147926071                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13048533                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2123262                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  143                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21131971                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20826632                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8083438                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499674                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147654525                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147653476                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86333341                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225510547                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.498754                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382835                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    110590866                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    135554085                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     22866043                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36707                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2286929                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    255875898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.382930                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    200846523     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     26648870     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10376443      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5590321      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4188494      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2335433      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1440015      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1288257      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3161542      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    255875898                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    110590866                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     135554085                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              20323332                       # Number of memory references committed
system.switch_cpus2.commit.loads             12425192                       # Number of loads committed
system.switch_cpus2.commit.membars              18314                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19457945                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        122144143                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2753414                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3161542                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           411133743                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          321025648                       # The number of ROB writes
system.switch_cpus2.timesIdled                3593225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               35984015                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          110590866                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            135554085                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    110590866                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.676938                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.676938                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373561                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373561                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       667093356                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      204682757                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147998366                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36672                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  64                       # Number of system calls
system.switch_cpus3.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        26512749                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     22073034                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2409399                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10189761                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9706592                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2848698                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       111897                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    230718960                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             145486265                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           26512749                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12555290                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             30316238                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6695856                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      11674167                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles         2504                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         14326023                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2303083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    276976467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645353                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.016867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       246660229     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1861147      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2342407      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3731360      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1556915      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2010812      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2353134      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1076592      0.39%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15383871      5.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    276976467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089556                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491432                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       229364191                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     13162247                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         30170473                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        15798                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4263753                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4036973                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          798                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     177785535                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         3887                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4263753                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       229598576                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         745165                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     11762894                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29952145                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       653924                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     176691768                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         94020                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       456225                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    246760867                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    821624519                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    821624519                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    206623088                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        40137779                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42918                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22448                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2295638                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     16522119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8662019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       102281                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2016177                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         172511987                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        43070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        165580565                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       165531                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20788303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     42180641                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1785                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    276976467                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597815                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319528                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    206798590     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     31983638     11.55%     86.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13146142      4.75%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7326095      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9907992      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3061383      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3007315      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1618911      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       126401      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    276976467                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1141378     79.20%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.20% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        152828     10.60%     89.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       146957     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    139475997     84.23%     84.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2267490      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        20469      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15182455      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8634154      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     165580565                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559308                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1441164                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008704                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    609744292                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    193344265                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    161281138                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     167021729                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       124221                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3077036                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          910                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       124374                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4263753                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         565374                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        71176                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    172555061                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       134466                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     16522119                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8662019                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22448                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         61959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           78                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          910                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1428661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1350527                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2779188                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    162703007                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14938121                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2877558                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            23571423                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        23006330                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8633302                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549588                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             161281708                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            161281138                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         96624190                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259434562                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.544785                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372441                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    120234733                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    148153803                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     24401956                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        41285                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2429823                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    272712714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543260                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363471                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    210024415     77.01%     77.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     31763583     11.65%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     11527687      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5756337      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5253516      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2212296      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      2183493      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1041763      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2949624      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    272712714                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    120234733                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     148153803                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              21982728                       # Number of memory references committed
system.switch_cpus3.commit.loads             13445083                       # Number of loads committed
system.switch_cpus3.commit.membars              20596                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          21468682                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        133386944                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      3056903                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2949624                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           442318017                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          349375306                       # The number of ROB writes
system.switch_cpus3.timesIdled                3493801                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               19069002                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          120234733                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            148153803                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    120234733                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.462229                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.462229                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406136                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406136                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       732152131                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      225314600                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      164498858                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         41250                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus4.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        24046809                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19675481                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2347400                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups     10009391                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         9472980                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2481883                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect       106899                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    231465258                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             134441008                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           24046809                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11954863                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             28071308                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        6402144                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6439230                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         14160882                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2349503                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    270000041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.952847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       241928733     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1312626      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2077798      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2813206      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2898264      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         2452160      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1378317      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2032448      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13106489      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    270000041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081227                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454123                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       229083105                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      8841549                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         28018892                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        32655                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       4023839                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3958879                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          383                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164983867                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1990                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       4023839                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       229715297                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1732287                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      5650623                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27426411                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1451581                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164921037                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          197                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        214471                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       623494                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    230096440                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    767251860                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    767251860                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    199539921                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        30556514                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        40834                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21219                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          4284901                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     15447943                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      8364135                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        98487                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1945765                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164712039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        40978                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        156423780                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        21332                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18206154                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     43579454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1423                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    270000041                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579347                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270700                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    203838448     75.50%     75.50% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     27178821     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13777161      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3     10410690      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8186157      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3311727      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2067911      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1085170      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       143956      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    270000041                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          29437     11.23%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.23% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         97776     37.30%     48.53% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       134941     51.47%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    131559856     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2335413      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        19612      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     14170763      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      8338136      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     156423780                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528378                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             262154                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    583131087                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    182959805                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154085953                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     156685934                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       321268                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2485464                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          122                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       118126                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       4023839                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1383119                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       141325                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164753180                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        66062                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     15447943                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      8364135                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21221                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        118919                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1362882                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1321517                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2684399                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154274606                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13335379                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2149174                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  163                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            21673193                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        21925256                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           8337814                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521118                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154086199                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154085953                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         88453672                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        238384493                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520481                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371055                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    116319866                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    143129652                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21623534                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        39555                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2377109                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    265976202                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538130                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.387110                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    207287582     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     29076241     10.93%     88.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10996949      4.13%     93.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5237885      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4408812      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2528231      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      2227240      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1000081      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      3213181      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    265976202                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    116319866                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     143129652                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              21208485                       # Number of memory references committed
system.switch_cpus4.commit.loads             12962476                       # Number of loads committed
system.switch_cpus4.commit.membars              19734                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          20639896                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        128957610                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2947301                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      3213181                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           427515414                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          333530280                       # The number of ROB writes
system.switch_cpus4.timesIdled                3506854                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               26045428                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          116319866                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            143129652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    116319866                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.545098                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.545098                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392912                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392912                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       694341853                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      214632370                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      152929763                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         39520                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus5.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21975848                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19828472                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1150958                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8445780                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7863866                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1216413                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        51069                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    233162662                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             138215857                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21975848                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9080279                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27338541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        3608509                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles      15320085                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         13379075                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1156839                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    278249986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.582744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.900416                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       250911445     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          976757      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1993771      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          845041      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         4545814      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         4047582      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          785832      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1637068      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12506676      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    278249986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074231                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.466874                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       231600753                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     16895965                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27238808                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        86208                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       2428247                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      1930223                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          451                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     162074007                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2442                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       2428247                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       231854029                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles       14853301                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      1219634                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27092602                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       802168                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     161988557                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          287                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        363456                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       282888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         6902                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands    190154446                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    762983989                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    762983989                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    168833670                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        21320758                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        18816                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         9498                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1957019                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     38240895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores     19349029                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       176971                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       938789                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         161675636                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        18872                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        155514945                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        85110                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     12347111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     29534963                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           99                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    278249986                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.558904                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.354230                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    222789060     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     16716400      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13655174      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      5909431      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7442550      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      7155737      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      4060561      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       320931      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       200142      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    278249986                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         392809     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead       3038505     86.34%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        88089      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     97540830     62.72%     62.72% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1357340      0.87%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         9314      0.01%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     37302244     23.99%     87.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite     19305217     12.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     155514945                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.525308                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            3519403                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022631                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    592884387                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    174045700                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    154192917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     159034348                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       280665                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      1460156                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          598                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         4091                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       117407                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads        13727                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       2428247                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles       14342442                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       231635                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    161694608                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1552                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     38240895                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts     19349029                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         9500                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        154147                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents          109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         4091                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       672567                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       677662                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      1350229                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    154429844                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     37178168                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1085099                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  100                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            56481539                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20237137                       # Number of branches executed
system.switch_cpus5.iew.exec_stores          19303371                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521642                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             154197132                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            154192917                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         83280390                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        164147922                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520842                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.507350                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    125320887                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    147273637                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     14438652                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        18773                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1176425                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    275821739                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533945                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.356140                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    222352242     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     19561710      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9154600      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      9043245      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      2474665      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5     10455366      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       784266      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       573254      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1422391      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    275821739                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    125320887                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     147273637                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              56012347                       # Number of memory references committed
system.switch_cpus5.commit.loads             36780730                       # Number of loads committed
system.switch_cpus5.commit.membars               9372                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          19447710                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        130962091                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      1426430                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1422391                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           436111260                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          325853085                       # The number of ROB writes
system.switch_cpus5.timesIdled                5071604                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               17795483                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          125320887                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            147273637                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    125320887                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.362300                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.362300                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.423316                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.423316                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       763503491                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      179045293                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      193041523                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         18744                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus6.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21954822                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19810177                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1150714                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8488785                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7858319                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1215744                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        51085                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    232960196                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             138081276                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21954822                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      9074063                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27314382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3606791                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles      15428696                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         13368430                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1156793                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    278130447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.582441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.899919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       250816065     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          976680      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1991638      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          843705      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4543111      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         4044791      1.45%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          787076      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1634401      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12492980      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    278130447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074160                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466419                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       231379962                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     17022825                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27214789                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        86147                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2426719                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1927656                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          455                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161920803                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2448                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2426719                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       231634063                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles       14973910                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1217778                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27067755                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       810217                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161835830                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          372                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        368858                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       284316                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         8402                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    189983807                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    762264628                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    762264628                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    168674297                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        21309510                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        18784                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         9478                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1967393                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     38204362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     19330159                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       176390                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       940489                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         161524611                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        18841                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        155373161                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        83918                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     12329306                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     29481070                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    278130447                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.558634                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.353879                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    222709937     80.07%     80.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     16712249      6.01%     86.08% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13644773      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5904408      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7434470      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      7147428      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      4057027      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       320280      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       199875      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    278130447                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         392621     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       3035569     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        87938      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     97456840     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1355958      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         9306      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     37264649     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     19286408     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     155373161                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.524829                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3516128                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022630                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    592476815                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    173876883                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    154052785                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     158889289                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       280507                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1460392                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          586                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         4138                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       117641                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        13722                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2426719                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles       14454011                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       232825                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161543551                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     38204362                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     19330159                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         9477                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        154639                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents          133                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         4138                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       672549                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       677065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1349614                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    154287898                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     37140848                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1085263                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   99                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            56425390                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20217814                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          19284542                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.521163                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             154056924                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            154052785                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         83205433                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        164003266                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.520369                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507340                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    125200344                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    147132431                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     14428348                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        18757                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1176189                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    275703728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.533661                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.355801                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    222281828     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     19547149      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9146156      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      9034974      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2470994      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5     10445436      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       783846      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       572944      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1420401      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    275703728                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    125200344                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     147132431                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              55956488                       # Number of memory references committed
system.switch_cpus6.commit.loads             36743970                       # Number of loads committed
system.switch_cpus6.commit.membars               9364                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19429086                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        130836703                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1425156                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1420401                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           435843729                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          325548538                       # The number of ROB writes
system.switch_cpus6.timesIdled                5068249                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               17915022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          125200344                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            147132431                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    125200344                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.364574                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.364574                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.422909                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.422909                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       762801372                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      178887121                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      192853795                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         18728                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus7.numCycles               296045469                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        21994226                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19846157                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1153181                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8475334                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7871910                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1217373                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        51202                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    233370216                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             138332199                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           21994226                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9089283                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27363094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        3615881                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      15136616                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13391938                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1159047                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    278303749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.583140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.901016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       250940655     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          978235      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         1998524      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          843522      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         4548539      1.63%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         4050470      1.46%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          787857      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1637098      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12518849      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    278303749                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074293                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467267                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       231804800                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     16716057                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27263267                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        86256                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       2433364                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      1930694                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          459                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162215292                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2482                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       2433364                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       232058761                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles       14665437                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      1223005                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27116251                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       806926                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162129356                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          228                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        364816                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       283755                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         8641                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands    190326512                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    763650400                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    763650400                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    168969783                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        21356711                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        18828                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         9503                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          1964350                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     38275083                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores     19363098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       177566                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       940110                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161818092                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        18886                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        155644056                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        85331                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     12366083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     29602860                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           97                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    278303749                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559260                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354575                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    222793295     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     16736292      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13665642      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      5911411      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7450700      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      7160717      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      4063963      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       321748      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       199981      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    278303749                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu         393249     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead       3041086     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        88097      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     97625602     62.72%     62.72% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1358456      0.87%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         9322      0.01%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     37331484     23.99%     87.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite     19319192     12.41%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     155644056                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.525744                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt            3522432                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022631                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    593199619                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    174207138                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    154320295                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     159166488                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       280511                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      1466746                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          592                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         4090                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       116961                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads        13741                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       2433364                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles       14154542                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       231612                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161837069                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     38275083                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts     19363098                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         9506                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        153942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          132                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         4090                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       673982                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       678698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      1352680                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    154557114                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     37206056                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1086937                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            56523429                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        20252132                       # Number of branches executed
system.switch_cpus7.iew.exec_stores          19317373                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522072                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             154324387                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            154320295                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         83350715                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        164294295                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521272                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.507326                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    125419906                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    147390300                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     14464478                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        18789                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1178666                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    275870385                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534274                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.356514                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    222358874     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     19577176      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9162734      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      9050243      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      2474267      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5     10463882      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       785677      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       573869      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1423663      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    275870385                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    125419906                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     147390300                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              56054459                       # Number of memory references committed
system.switch_cpus7.commit.loads             36808327                       # Number of loads committed
system.switch_cpus7.commit.membars               9380                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19463258                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        131065900                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      1427656                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1423663                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           436301123                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          326143193                       # The number of ROB writes
system.switch_cpus7.timesIdled                5076873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               17741720                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          125419906                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            147390300                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    125419906                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.360434                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.360434                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423651                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423651                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       764129835                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      179196879                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      193198549                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         18760                       # number of misc regfile writes
system.l20.replacements                         16219                       # number of replacements
system.l20.tagsinuse                      4095.800270                       # Cycle average of tags in use
system.l20.total_refs                          258817                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20315                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.740192                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.287944                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.182567                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3004.003712                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1033.326047                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012521                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001754                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733399                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252277                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46150                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46151                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8263                       # number of Writeback hits
system.l20.Writeback_hits::total                 8263                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           82                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   82                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46232                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46233                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46232                       # number of overall hits
system.l20.overall_hits::total                  46233                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16184                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16219                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16184                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16219                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16184                       # number of overall misses
system.l20.overall_misses::total                16219                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     20705247                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7180355187                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7201060434                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     20705247                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7180355187                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7201060434                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     20705247                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7180355187                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7201060434                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62334                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62370                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8263                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8263                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           82                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               82                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62416                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62452                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62416                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62452                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259634                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260045                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259292                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259703                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259292                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259703                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 591578.485714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 443669.994254                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 443989.175288                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 591578.485714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 443669.994254                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 443989.175288                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 591578.485714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 443669.994254                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 443989.175288                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2443                       # number of writebacks
system.l20.writebacks::total                     2443                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16184                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16219                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16184                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16219                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16184                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16219                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     18191844                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6017558256                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6035750100                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     18191844                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6017558256                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6035750100                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     18191844                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6017558256                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6035750100                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259634                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260045                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259292                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259703                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259292                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259703                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 519766.971429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 371821.444390                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 372140.705346                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 519766.971429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 371821.444390                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 372140.705346                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 519766.971429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 371821.444390                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 372140.705346                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15610                       # number of replacements
system.l21.tagsinuse                      4095.467524                       # Cycle average of tags in use
system.l21.total_refs                          437495                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19706                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.201106                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           82.938376                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.677022                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2834.454953                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1170.397172                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020249                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001874                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.692006                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.285741                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47200                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47201                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26546                       # number of Writeback hits
system.l21.Writeback_hits::total                26546                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          173                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47373                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47374                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47373                       # number of overall hits
system.l21.overall_hits::total                  47374                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15565                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15604                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15567                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15606                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15567                       # number of overall misses
system.l21.overall_misses::total                15606                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35615210                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8030857320                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8066472530                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1358493                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1358493                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35615210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8032215813                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8067831023                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35615210                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8032215813                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8067831023                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        62765                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              62805                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26546                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26546                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          175                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        62940                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               62980                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        62940                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              62980                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.247989                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.248452                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.011429                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.011429                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.247331                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.247793                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.247331                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.247793                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 913210.512821                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 515956.140058                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 516949.021405                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 679246.500000                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 679246.500000                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 913210.512821                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 515977.119098                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 516969.820774                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 913210.512821                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 515977.119098                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 516969.820774                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9442                       # number of writebacks
system.l21.writebacks::total                     9442                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15565                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15604                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15567                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15606                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15567                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15606                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32813197                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6912323203                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6945136400                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1213894                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1213894                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32813197                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6913537097                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6946350294                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32813197                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6913537097                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6946350294                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.247989                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.248452                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.011429                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.247331                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.247793                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.247331                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.247793                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 841364.025641                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 444094.005975                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 445086.926429                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       606947                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       606947                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 841364.025641                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 444114.928824                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 445107.669742                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 841364.025641                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 444114.928824                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 445107.669742                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26797                       # number of replacements
system.l22.tagsinuse                      4095.570846                       # Cycle average of tags in use
system.l22.total_refs                          380082                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30893                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.303175                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.270117                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.561149                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2707.514348                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1342.225232                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002090                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.661014                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.327692                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        53983                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  53984                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           15255                       # number of Writeback hits
system.l22.Writeback_hits::total                15255                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          150                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        54133                       # number of demand (read+write) hits
system.l22.demand_hits::total                   54134                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        54133                       # number of overall hits
system.l22.overall_hits::total                  54134                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26759                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26796                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26760                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26797                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26760                       # number of overall misses
system.l22.overall_misses::total                26797                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     27895137                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  13723275548                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    13751170685                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       336769                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       336769                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     27895137                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  13723612317                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     13751507454                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     27895137                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  13723612317                       # number of overall miss cycles
system.l22.overall_miss_latency::total    13751507454                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        80742                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              80780                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        15255                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            15255                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          151                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        80893                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               80931                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        80893                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              80931                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.331414                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.331716                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.006623                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.330807                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331109                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.330807                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331109                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 753922.621622                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 512847.099966                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513179.977795                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       336769                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       336769                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 753922.621622                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 512840.520067                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513173.394559                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 753922.621622                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 512840.520067                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513173.394559                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4592                       # number of writebacks
system.l22.writebacks::total                     4592                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26759                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26796                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26760                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26797                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26760                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26797                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     25237713                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  11801417922                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  11826655635                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       264969                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       264969                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     25237713                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  11801682891                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  11826920604                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     25237713                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  11801682891                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  11826920604                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.331414                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.331716                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.330807                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331109                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.330807                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331109                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 682100.351351                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 441026.119137                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441358.995186                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       264969                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       264969                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 682100.351351                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 441019.540022                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441352.412733                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 682100.351351                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 441019.540022                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441352.412733                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          7380                       # number of replacements
system.l23.tagsinuse                      4095.078186                       # Cycle average of tags in use
system.l23.total_refs                          317055                       # Total number of references to valid blocks.
system.l23.sampled_refs                         11476                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.627658                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          124.779281                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.321468                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2362.755509                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1591.221928                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.030464                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003985                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.576845                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.388482                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999775                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        34817                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  34819                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           11161                       # number of Writeback hits
system.l23.Writeback_hits::total                11161                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          250                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  250                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        35067                       # number of demand (read+write) hits
system.l23.demand_hits::total                   35069                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        35067                       # number of overall hits
system.l23.overall_hits::total                  35069                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         7322                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 7364                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           17                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 17                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         7339                       # number of demand (read+write) misses
system.l23.demand_misses::total                  7381                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         7339                       # number of overall misses
system.l23.overall_misses::total                 7381                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     59326465                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   3450288497                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3509614962                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data     10551851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total     10551851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     59326465                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   3460840348                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3520166813                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     59326465                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   3460840348                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3520166813                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        42139                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              42183                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        11161                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            11161                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          267                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              267                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        42406                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               42450                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        42406                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              42450                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.173758                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.174573                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.063670                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.063670                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.173065                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.173875                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.954545                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.173065                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.173875                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1412534.880952                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 471222.138350                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 476590.842205                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 620697.117647                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 620697.117647                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1412534.880952                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 471568.380978                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 476922.749356                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1412534.880952                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 471568.380978                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 476922.749356                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4306                       # number of writebacks
system.l23.writebacks::total                     4306                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         7322                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            7364                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           17                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            17                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         7339                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             7381                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         7339                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            7381                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     56308831                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2924154465                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2980463296                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      9331180                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      9331180                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     56308831                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2933485645                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2989794476                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     56308831                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2933485645                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2989794476                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.173758                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.174573                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.063670                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.063670                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.173065                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.173875                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.954545                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.173065                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.173875                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1340686.452381                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 399365.537421                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 404734.287887                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 548892.941176                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 548892.941176                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1340686.452381                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 399711.901485                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 405066.315675                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1340686.452381                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 399711.901485                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 405066.315675                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          9614                       # number of replacements
system.l24.tagsinuse                      4095.388686                       # Cycle average of tags in use
system.l24.total_refs                          331265                       # Total number of references to valid blocks.
system.l24.sampled_refs                         13710                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.162290                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.546368                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    13.161810                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2584.997769                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1418.682740                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019176                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003213                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.631103                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.346358                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999851                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        37708                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  37710                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           11606                       # number of Writeback hits
system.l24.Writeback_hits::total                11606                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          174                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        37882                       # number of demand (read+write) hits
system.l24.demand_hits::total                   37884                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        37882                       # number of overall hits
system.l24.overall_hits::total                  37884                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           44                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         9568                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 9612                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           44                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         9568                       # number of demand (read+write) misses
system.l24.demand_misses::total                  9612                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           44                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         9568                       # number of overall misses
system.l24.overall_misses::total                 9612                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     38314680                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   4481808922                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     4520123602                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     38314680                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   4481808922                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      4520123602                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     38314680                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   4481808922                       # number of overall miss cycles
system.l24.overall_miss_latency::total     4520123602                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           46                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        47276                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              47322                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        11606                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            11606                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          174                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              174                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           46                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        47450                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               47496                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           46                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        47450                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              47496                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.202386                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.203119                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.201644                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.202375                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.956522                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.201644                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.202375                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 870788.181818                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 468416.484323                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 470258.385560                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 870788.181818                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 468416.484323                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 470258.385560                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 870788.181818                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 468416.484323                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 470258.385560                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5111                       # number of writebacks
system.l24.writebacks::total                     5111                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         9567                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            9611                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         9567                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             9611                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         9567                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            9611                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     35154488                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   3793029768                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3828184256                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     35154488                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   3793029768                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3828184256                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     35154488                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   3793029768                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3828184256                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.202365                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.203098                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.201623                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.202354                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.956522                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.201623                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.202354                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 798965.636364                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 396470.133584                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 398312.793258                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 798965.636364                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 396470.133584                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 398312.793258                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 798965.636364                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 396470.133584                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 398312.793258                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         31734                       # number of replacements
system.l25.tagsinuse                      4095.905809                       # Cycle average of tags in use
system.l25.total_refs                          428657                       # Total number of references to valid blocks.
system.l25.sampled_refs                         35830                       # Sample count of references to valid blocks.
system.l25.avg_refs                         11.963634                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.533844                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     3.654126                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  3383.051593                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data           698.666246                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002572                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.000892                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.825940                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.170573                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        59085                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  59086                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           23890                       # number of Writeback hits
system.l25.Writeback_hits::total                23890                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           87                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        59172                       # number of demand (read+write) hits
system.l25.demand_hits::total                   59173                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        59172                       # number of overall hits
system.l25.overall_hits::total                  59173                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        31697                       # number of ReadReq misses
system.l25.ReadReq_misses::total                31734                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        31697                       # number of demand (read+write) misses
system.l25.demand_misses::total                 31734                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        31697                       # number of overall misses
system.l25.overall_misses::total                31734                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     35245085                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data  16652205391                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total    16687450476                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     35245085                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data  16652205391                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total     16687450476                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     35245085                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data  16652205391                       # number of overall miss cycles
system.l25.overall_miss_latency::total    16687450476                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        90782                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              90820                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        23890                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            23890                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           87                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        90869                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               90907                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        90869                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              90907                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.349155                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.349416                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.348821                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.349082                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.348821                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.349082                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 952569.864865                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 525355.881976                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 525853.988656                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 952569.864865                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 525355.881976                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 525853.988656                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 952569.864865                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 525355.881976                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 525853.988656                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5725                       # number of writebacks
system.l25.writebacks::total                     5725                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        31697                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           31734                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        31697                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            31734                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        31697                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           31734                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     32587258                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data  14375394792                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total  14407982050                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     32587258                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data  14375394792                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total  14407982050                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     32587258                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data  14375394792                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total  14407982050                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.349155                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.349416                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.348821                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.349082                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.348821                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.349082                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 880736.702703                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 453525.405937                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 454023.509485                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 880736.702703                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 453525.405937                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 454023.509485                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 880736.702703                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 453525.405937                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 454023.509485                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         31664                       # number of replacements
system.l26.tagsinuse                      4095.906114                       # Cycle average of tags in use
system.l26.total_refs                          428581                       # Total number of references to valid blocks.
system.l26.sampled_refs                         35760                       # Sample count of references to valid blocks.
system.l26.avg_refs                         11.984927                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           10.543588                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     3.813772                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  3385.001749                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data           696.547005                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002574                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.000931                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.826416                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.170055                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        59034                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  59035                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           23865                       # number of Writeback hits
system.l26.Writeback_hits::total                23865                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           87                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        59121                       # number of demand (read+write) hits
system.l26.demand_hits::total                   59122                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        59121                       # number of overall hits
system.l26.overall_hits::total                  59122                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           39                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        31625                       # number of ReadReq misses
system.l26.ReadReq_misses::total                31664                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           39                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        31625                       # number of demand (read+write) misses
system.l26.demand_misses::total                 31664                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           39                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        31625                       # number of overall misses
system.l26.overall_misses::total                31664                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     35607899                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  16819480096                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    16855087995                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     35607899                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  16819480096                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     16855087995                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     35607899                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  16819480096                       # number of overall miss cycles
system.l26.overall_miss_latency::total    16855087995                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           40                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        90659                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              90699                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        23865                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            23865                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           87                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           40                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        90746                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               90786                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           40                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        90746                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              90786                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.348835                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.349111                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.348500                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.348776                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.975000                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.348500                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.348776                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 913023.051282                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 531841.267858                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 532310.762854                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 913023.051282                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 531841.267858                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 532310.762854                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 913023.051282                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 531841.267858                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 532310.762854                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                5712                       # number of writebacks
system.l26.writebacks::total                     5712                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        31625                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           31664                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        31625                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            31664                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        31625                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           31664                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     32807060                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  14547374470                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  14580181530                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     32807060                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  14547374470                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  14580181530                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     32807060                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  14547374470                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  14580181530                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.348835                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.349111                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.348500                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.348776                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.975000                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.348500                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.348776                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 841206.666667                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 459996.030672                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 460465.561205                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 841206.666667                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 459996.030672                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 460465.561205                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 841206.666667                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 459996.030672                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 460465.561205                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         31725                       # number of replacements
system.l27.tagsinuse                      4095.906190                       # Cycle average of tags in use
system.l27.total_refs                          428732                       # Total number of references to valid blocks.
system.l27.sampled_refs                         35821                       # Sample count of references to valid blocks.
system.l27.avg_refs                         11.968733                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           10.532621                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     3.804156                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  3384.209471                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data           697.359942                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002571                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.000929                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.826223                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.170254                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        59156                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  59157                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           23894                       # number of Writeback hits
system.l27.Writeback_hits::total                23894                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           87                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        59243                       # number of demand (read+write) hits
system.l27.demand_hits::total                   59244                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        59243                       # number of overall hits
system.l27.overall_hits::total                  59244                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           41                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        31684                       # number of ReadReq misses
system.l27.ReadReq_misses::total                31725                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           41                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        31684                       # number of demand (read+write) misses
system.l27.demand_misses::total                 31725                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           41                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        31684                       # number of overall misses
system.l27.overall_misses::total                31725                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     46372751                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data  16461089741                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total    16507462492                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     46372751                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data  16461089741                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total     16507462492                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     46372751                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data  16461089741                       # number of overall miss cycles
system.l27.overall_miss_latency::total    16507462492                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        90840                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              90882                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        23894                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            23894                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           87                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        90927                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               90969                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        90927                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              90969                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.348789                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.349079                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.348455                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.348745                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.976190                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.348455                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.348745                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1131042.707317                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 519539.507038                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 520329.786982                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1131042.707317                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 519539.507038                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 520329.786982                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1131042.707317                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 519539.507038                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 520329.786982                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                5727                       # number of writebacks
system.l27.writebacks::total                     5727                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        31684                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           31725                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        31684                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            31725                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        31684                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           31725                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     43428374                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data  14185497862                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total  14228926236                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     43428374                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data  14185497862                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total  14228926236                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     43428374                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data  14185497862                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total  14228926236                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.348789                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.349079                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.348455                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.348745                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.976190                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.348455                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.348745                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1059228.634146                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 447718.023671                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 448508.313191                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1059228.634146                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 447718.023671                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 448508.313191                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1059228.634146                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 447718.023671                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 448508.313191                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               559.628649                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013966270                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801005.808171                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.207913                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.420736                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.054820                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.842020                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.896841                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13934001                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13934001                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13934001                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13934001                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13934001                       # number of overall hits
system.cpu0.icache.overall_hits::total       13934001                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.cpu0.icache.overall_misses::total           46                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25499470                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25499470                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25499470                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25499470                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25499470                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25499470                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13934047                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934047                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13934047                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934047                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13934047                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934047                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 554336.304348                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 554336.304348                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 554336.304348                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 554336.304348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 554336.304348                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 554336.304348                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     21075738                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     21075738                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     21075738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     21075738                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     21075738                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     21075738                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 585437.166667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 585437.166667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 585437.166667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 585437.166667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 585437.166667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 585437.166667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62416                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243194291                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62672                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3880.429713                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.069124                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.930876                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.781520                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.218480                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484884                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484884                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946828                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946828                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9309                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9309                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431712                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431712                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431712                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431712                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       213102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       213102                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          395                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          395                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213497                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213497                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213497                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213497                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48579010964                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48579010964                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     33872775                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     33872775                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48612883739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48612883739                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48612883739                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48612883739                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20697986                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20697986                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24645209                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24645209                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24645209                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24645209                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010296                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000100                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008663                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008663                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008663                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008663                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 227961.309439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 227961.309439                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85753.860759                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85753.860759                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 227698.205310                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 227698.205310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 227698.205310                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 227698.205310                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8263                       # number of writebacks
system.cpu0.dcache.writebacks::total             8263                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150768                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150768                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          313                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       151081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       151081                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       151081                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       151081                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62334                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62334                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           82                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62416                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62416                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62416                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10337373359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10337373359                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5322441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5322441                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10342695800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10342695800                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10342695800                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10342695800                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165838.440642                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165838.440642                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64907.817073                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64907.817073                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165705.841451                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165705.841451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165705.841451                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165705.841451                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.755366                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088366666                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2084993.613027                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.755366                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062108                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.834544                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13698839                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13698839                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13698839                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13698839                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13698839                       # number of overall hits
system.cpu1.icache.overall_hits::total       13698839                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           54                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           54                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           54                       # number of overall misses
system.cpu1.icache.overall_misses::total           54                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     49179035                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     49179035                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     49179035                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     49179035                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     49179035                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     49179035                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13698893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13698893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13698893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13698893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13698893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13698893                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 910722.870370                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 910722.870370                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 910722.870370                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 910722.870370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 910722.870370                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 910722.870370                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           14                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           14                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     36035878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     36035878                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     36035878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     36035878                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     36035878                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     36035878                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 900896.950000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 900896.950000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 900896.950000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 900896.950000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 900896.950000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 900896.950000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62940                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186230588                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63196                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2946.873030                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.254779                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.745221                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915058                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084942                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9663651                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9663651                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8174628                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8174628                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20236                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20236                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18815                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18815                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17838279                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17838279                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17838279                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17838279                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       215733                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215733                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5373                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       221106                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        221106                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       221106                       # number of overall misses
system.cpu1.dcache.overall_misses::total       221106                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  50959084404                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50959084404                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2141002306                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2141002306                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  53100086710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  53100086710                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  53100086710                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  53100086710                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9879384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9879384                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8180001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8180001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20236                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18815                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18815                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18059385                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18059385                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18059385                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18059385                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021837                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021837                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000657                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000657                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012243                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012243                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236213.673402                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236213.673402                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 398474.279918                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 398474.279918                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240156.697285                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240156.697285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240156.697285                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240156.697285                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     10377245                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             71                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 146158.380282                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26546                       # number of writebacks
system.cpu1.dcache.writebacks::total            26546                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152968                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152968                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5198                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       158166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       158166                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       158166                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       158166                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62765                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62765                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62940                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62940                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62940                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11260964614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11260964614                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     12562666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12562666                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11273527280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11273527280                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11273527280                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11273527280                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006353                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003485                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003485                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003485                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003485                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179414.715431                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179414.715431                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 71786.662857                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71786.662857                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179115.463616                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179115.463616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179115.463616                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179115.463616                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               526.928510                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1092868614                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2069826.920455                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.928510                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.059180                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.844437                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13682137                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13682137                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13682137                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13682137                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13682137                       # number of overall hits
system.cpu2.icache.overall_hits::total       13682137                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     38916458                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     38916458                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     38916458                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     38916458                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     38916458                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     38916458                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13682190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13682190                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13682190                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13682190                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13682190                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13682190                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 734272.792453                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 734272.792453                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 734272.792453                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 734272.792453                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 734272.792453                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 734272.792453                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     28302396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     28302396                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     28302396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     28302396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     28302396                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     28302396                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 744799.894737                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 744799.894737                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 744799.894737                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 744799.894737                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 744799.894737                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 744799.894737                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 80891                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               194506250                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 81147                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2396.961687                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.361861                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.638139                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.915476                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.084524                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9486069                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9486069                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7860167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7860167                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22012                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22012                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18336                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18336                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17346236                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17346236                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17346236                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17346236                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       207708                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       207708                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          923                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          923                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       208631                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        208631                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       208631                       # number of overall misses
system.cpu2.dcache.overall_misses::total       208631                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  47276648058                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  47276648058                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     80421438                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     80421438                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  47357069496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  47357069496                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  47357069496                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  47357069496                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9693777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9693777                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7861090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7861090                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22012                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17554867                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17554867                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17554867                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17554867                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021427                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021427                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011885                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 227611.108181                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 227611.108181                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 87130.485374                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 87130.485374                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226989.610825                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226989.610825                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226989.610825                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226989.610825                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        15255                       # number of writebacks
system.cpu2.dcache.writebacks::total            15255                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       126966                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       126966                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          772                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          772                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       127738                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       127738                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       127738                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       127738                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        80742                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        80742                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          151                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        80893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        80893                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        80893                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        80893                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  17490980077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17490980077                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     10112538                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     10112538                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  17501092615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  17501092615                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  17501092615                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  17501092615                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008329                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008329                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004608                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004608                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004608                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004608                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216628.026021                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216628.026021                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 66970.450331                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66970.450331                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216348.665707                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216348.665707                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216348.665707                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216348.665707                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.837029                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1090449977                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   499                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2185270.494990                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.837029                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065444                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794611                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     14325963                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       14325963                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     14325963                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        14325963                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     14325963                       # number of overall hits
system.cpu3.icache.overall_hits::total       14325963                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     92987790                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     92987790                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     92987790                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     92987790                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     92987790                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     92987790                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     14326021                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     14326021                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     14326021                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     14326021                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     14326021                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     14326021                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1603237.758621                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1603237.758621                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1603237.758621                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1603237.758621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1603237.758621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1603237.758621                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs      1104276                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       552138                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     59811989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     59811989                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     59811989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     59811989                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     59811989                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     59811989                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1359363.386364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1359363.386364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1359363.386364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1359363.386364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1359363.386364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1359363.386364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 42406                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               178329350                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 42662                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4180.051334                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.491754                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.508246                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912077                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087923                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     11442252                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11442252                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8493033                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8493033                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        22123                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        22123                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        20625                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        20625                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     19935285                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        19935285                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     19935285                       # number of overall hits
system.cpu3.dcache.overall_hits::total       19935285                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       109014                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       109014                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2672                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2672                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       111686                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        111686                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       111686                       # number of overall misses
system.cpu3.dcache.overall_misses::total       111686                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  15164784224                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  15164784224                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    259512295                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    259512295                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  15424296519                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  15424296519                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  15424296519                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  15424296519                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11551266                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11551266                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8495705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8495705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        22123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        20625                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        20625                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     20046971                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20046971                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     20046971                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20046971                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009437                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009437                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000315                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000315                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005571                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005571                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005571                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005571                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 139108.593612                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 139108.593612                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 97122.864895                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 97122.864895                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 138104.117965                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138104.117965                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 138104.117965                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138104.117965                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       995501                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 248875.250000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        11161                       # number of writebacks
system.cpu3.dcache.writebacks::total            11161                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        66875                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        66875                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        69280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        69280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        69280                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        69280                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        42139                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        42139                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          267                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          267                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        42406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        42406                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        42406                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        42406                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5777726453                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5777726453                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     29032720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     29032720                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5806759173                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5806759173                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5806759173                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5806759173                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003648                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002115                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002115                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002115                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002115                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137111.142955                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 137111.142955                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 108736.779026                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108736.779026                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 136932.490049                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 136932.490049                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 136932.490049                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 136932.490049                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               519.920067                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1087296361                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2086941.191939                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    44.920067                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.071987                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.833205                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     14160824                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       14160824                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     14160824                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        14160824                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     14160824                       # number of overall hits
system.cpu4.icache.overall_hits::total       14160824                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           58                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           58                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           58                       # number of overall misses
system.cpu4.icache.overall_misses::total           58                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     46546999                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     46546999                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     46546999                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     46546999                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     46546999                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     46546999                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     14160882                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     14160882                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     14160882                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     14160882                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     14160882                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     14160882                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 802534.465517                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 802534.465517                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 802534.465517                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 802534.465517                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 802534.465517                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 802534.465517                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           46                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           46                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     38866620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     38866620                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     38866620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     38866620                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     38866620                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     38866620                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 844926.521739                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 844926.521739                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 844926.521739                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 844926.521739                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 844926.521739                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 844926.521739                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 47450                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               180187299                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 47706                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3777.036411                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.518747                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.481253                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912183                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087817                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      9748542                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        9748542                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      8207061                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       8207061                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        21067                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        21067                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        19760                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        19760                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17955603                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17955603                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17955603                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17955603                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       151832                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       151832                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1022                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1022                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       152854                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        152854                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       152854                       # number of overall misses
system.cpu4.dcache.overall_misses::total       152854                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  28283370240                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  28283370240                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     86040577                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     86040577                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  28369410817                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  28369410817                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  28369410817                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  28369410817                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      9900374                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      9900374                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      8208083                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      8208083                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        21067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        19760                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        19760                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     18108457                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     18108457                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     18108457                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     18108457                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015336                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015336                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000125                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008441                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008441                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008441                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008441                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186280.693398                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186280.693398                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84188.431507                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84188.431507                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 185598.092408                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 185598.092408                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 185598.092408                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 185598.092408                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        11606                       # number of writebacks
system.cpu4.dcache.writebacks::total            11606                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       104556                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       104556                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          848                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          848                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       105404                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       105404                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       105404                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       105404                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        47276                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        47276                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          174                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        47450                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        47450                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        47450                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        47450                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   7019780916                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   7019780916                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11230847                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11230847                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   7031011763                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   7031011763                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   7031011763                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   7031011763                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004775                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002620                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002620                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 148485.085794                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 148485.085794                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64545.097701                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64545.097701                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 148177.276354                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 148177.276354                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 148177.276354                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 148177.276354                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     2                       # number of replacements
system.cpu5.icache.tagsinuse               578.264667                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1120906339                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1929270.807229                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.135819                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   541.128849                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059513                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.867194                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.926706                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13379021                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13379021                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13379021                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13379021                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13379021                       # number of overall hits
system.cpu5.icache.overall_hits::total       13379021                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           54                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           54                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           54                       # number of overall misses
system.cpu5.icache.overall_misses::total           54                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     48084124                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     48084124                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     48084124                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     48084124                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     48084124                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     48084124                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13379075                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13379075                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13379075                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13379075                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13379075                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13379075                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 890446.740741                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 890446.740741                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 890446.740741                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 890446.740741                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 890446.740741                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 890446.740741                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           16                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           16                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     35637586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     35637586                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     35637586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     35637586                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     35637586                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     35637586                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 937831.210526                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 937831.210526                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 937831.210526                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 937831.210526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 937831.210526                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 937831.210526                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 90869                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               489514997                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 91125                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               5371.906689                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   111.913077                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   144.086923                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.437160                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.562840                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     35078534                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       35078534                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     19212297                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      19212297                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         9388                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         9388                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         9372                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         9372                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     54290831                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        54290831                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     54290831                       # number of overall hits
system.cpu5.dcache.overall_hits::total       54290831                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       326821                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       326821                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          300                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       327121                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        327121                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       327121                       # number of overall misses
system.cpu5.dcache.overall_misses::total       327121                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  81338596886                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  81338596886                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     27155929                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     27155929                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  81365752815                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  81365752815                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  81365752815                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  81365752815                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     35405355                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     35405355                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     19212597                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     19212597                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9372                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     54617952                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     54617952                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     54617952                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     54617952                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009231                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009231                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005989                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005989                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005989                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005989                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 248878.122538                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 248878.122538                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 90519.763333                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 90519.763333                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 248732.893379                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 248732.893379                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 248732.893379                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 248732.893379                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        23890                       # number of writebacks
system.cpu5.dcache.writebacks::total            23890                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       236039                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       236039                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          213                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       236252                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       236252                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       236252                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       236252                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        90782                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        90782                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        90869                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        90869                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        90869                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        90869                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data  20962906337                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total  20962906337                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      6018995                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      6018995                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data  20968925332                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total  20968925332                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data  20968925332                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total  20968925332                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 230914.788581                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 230914.788581                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69183.850575                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69183.850575                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 230759.943787                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 230759.943787                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 230759.943787                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 230759.943787                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               579.895267                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1120895689                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1922634.114923                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.869614                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.025653                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.062291                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867028                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.929319                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13368371                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13368371                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13368371                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13368371                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13368371                       # number of overall hits
system.cpu6.icache.overall_hits::total       13368371                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           59                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           59                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           59                       # number of overall misses
system.cpu6.icache.overall_misses::total           59                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46892328                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46892328                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46892328                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46892328                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46892328                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46892328                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13368430                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13368430                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13368430                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13368430                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13368430                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13368430                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 794785.220339                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 794785.220339                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 794785.220339                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 794785.220339                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 794785.220339                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 794785.220339                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           19                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           19                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           40                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           40                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     36040925                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     36040925                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     36040925                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     36040925                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     36040925                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     36040925                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 901023.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 901023.125000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 901023.125000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 901023.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 901023.125000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 901023.125000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 90746                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               489460880                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 91002                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5378.572779                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.911421                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.088579                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437154                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562846                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     35043526                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       35043526                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     19193205                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      19193205                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         9379                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         9379                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         9364                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         9364                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     54236731                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        54236731                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     54236731                       # number of overall hits
system.cpu6.dcache.overall_hits::total       54236731                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       325985                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       325985                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          310                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          310                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       326295                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        326295                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       326295                       # number of overall misses
system.cpu6.dcache.overall_misses::total       326295                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  81839797213                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  81839797213                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     30709910                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     30709910                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  81870507123                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  81870507123                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  81870507123                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  81870507123                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     35369511                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     35369511                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     19193515                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     19193515                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         9379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         9379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         9364                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         9364                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     54563026                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     54563026                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     54563026                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     54563026                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009217                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009217                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005980                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005980                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 251053.874298                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 251053.874298                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 99064.225806                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 99064.225806                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 250909.474932                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 250909.474932                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 250909.474932                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 250909.474932                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        23865                       # number of writebacks
system.cpu6.dcache.writebacks::total            23865                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       235326                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       235326                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          223                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          223                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       235549                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       235549                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       235549                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       235549                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        90659                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        90659                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           87                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        90746                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        90746                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        90746                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        90746                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  21125564893                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  21125564893                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5998108                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5998108                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  21131563001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  21131563001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  21131563001                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  21131563001                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001663                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001663                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 233022.258055                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 233022.258055                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 68943.770115                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 68943.770115                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 232864.952736                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 232864.952736                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 232864.952736                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 232864.952736                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               580.610782                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1120919192                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1916101.182906                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    40.538106                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   540.072676                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.064965                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.865501                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.930466                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13391874                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13391874                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13391874                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13391874                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13391874                       # number of overall hits
system.cpu7.icache.overall_hits::total       13391874                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           64                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           64                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           64                       # number of overall misses
system.cpu7.icache.overall_misses::total           64                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     63125254                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     63125254                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     63125254                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     63125254                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     63125254                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     63125254                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13391938                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13391938                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13391938                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13391938                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13391938                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13391938                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 986332.093750                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 986332.093750                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 986332.093750                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 986332.093750                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 986332.093750                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 986332.093750                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           22                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           22                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     46793066                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     46793066                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     46793066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     46793066                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     46793066                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     46793066                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1114120.619048                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1114120.619048                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1114120.619048                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1114120.619048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1114120.619048                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1114120.619048                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 90927                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               489556331                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 91183                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               5368.943016                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.913497                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.086503                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.437162                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.562838                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     35105348                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       35105348                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     19226801                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      19226801                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         9396                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         9396                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         9380                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         9380                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     54332149                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        54332149                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     54332149                       # number of overall hits
system.cpu7.dcache.overall_hits::total       54332149                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       326799                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       326799                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          295                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       327094                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        327094                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       327094                       # number of overall misses
system.cpu7.dcache.overall_misses::total       327094                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  80526304338                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  80526304338                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     27467229                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     27467229                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  80553771567                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  80553771567                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  80553771567                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  80553771567                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     35432147                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     35432147                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     19227096                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     19227096                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         9396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         9396                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         9380                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         9380                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     54659243                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     54659243                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     54659243                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     54659243                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009223                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009223                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005984                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005984                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005984                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005984                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 246409.274012                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 246409.274012                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 93109.250847                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 93109.250847                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 246271.015570                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 246271.015570                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 246271.015570                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 246271.015570                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23894                       # number of writebacks
system.cpu7.dcache.writebacks::total            23894                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       235959                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       235959                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          208                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          208                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       236167                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       236167                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       236167                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       236167                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        90840                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        90840                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        90927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        90927                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        90927                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        90927                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  20776603079                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  20776603079                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      6091323                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      6091323                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  20782694402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  20782694402                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  20782694402                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  20782694402                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002564                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 228716.458377                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 228716.458377                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70015.206897                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70015.206897                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 228564.611194                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 228564.611194                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 228564.611194                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 228564.611194                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
