{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1420763192907 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1420763193029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1420763193101 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1420763193102 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a7 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a0 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a1 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a2 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a3 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a4 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a5 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a6 " "Atom \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1420763193313 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a6"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1420763193313 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a7 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193413 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a0 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193449 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a1 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193450 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a2 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193451 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a3 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193452 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a4 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193453 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a5 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193454 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a6 clk0 GND " "WYSIWYG primitive \"mysystem:u0\|mysystem_system_console:system_console\|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\|ram_block2a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/altsyncram_b8s1.tdf" 35 2 0 } } { "db/dpram_7s81.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/dpram_7s81.tdf" 36 0 0 } } { "db/a_dpfifo_a891.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/a_dpfifo_a891.tdf" 43 0 0 } } { "db/scfifo_3291.tdf" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/db/scfifo_3291.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 137 0 0 } } { "mysystem/synthesis/submodules/mysystem_system_console.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/mysystem_system_console.v" 415 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/mysystem.v" 311 0 0 } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 108 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1420763193455 "|lab1|mysystem:u0|mysystem_system_console:system_console|mysystem_system_console_scfifo_w:the_mysystem_system_console_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ram_block2a6"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1420763193544 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1420763195447 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1420763195477 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 139 " "No exact pin location assignment(s) for 72 pins of 139 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[0\] " "Pin HPS_DDR3_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 413 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[1\] " "Pin HPS_DDR3_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 414 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[2\] " "Pin HPS_DDR3_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[3\] " "Pin HPS_DDR3_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 416 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[4\] " "Pin HPS_DDR3_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 417 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[5\] " "Pin HPS_DDR3_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 418 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[6\] " "Pin HPS_DDR3_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 419 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[7\] " "Pin HPS_DDR3_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 420 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[8\] " "Pin HPS_DDR3_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 421 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[9\] " "Pin HPS_DDR3_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[10\] " "Pin HPS_DDR3_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 423 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[11\] " "Pin HPS_DDR3_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[12\] " "Pin HPS_DDR3_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[13\] " "Pin HPS_DDR3_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[14\] " "Pin HPS_DDR3_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[0\] " "Pin HPS_DDR3_BA\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 44 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[1\] " "Pin HPS_DDR3_BA\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 44 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[2\] " "Pin HPS_DDR3_BA\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 44 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CAS_N " "Pin HPS_DDR3_CAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 46 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 476 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CKE " "Pin HPS_DDR3_CKE not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 477 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_N " "Pin HPS_DDR3_CK_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 478 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_P " "Pin HPS_DDR3_CK_P not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 52 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 479 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CS_N " "Pin HPS_DDR3_CS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 54 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 480 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[0\] " "Pin HPS_DDR3_DM\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 56 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[1\] " "Pin HPS_DDR3_DM\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 56 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 432 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[2\] " "Pin HPS_DDR3_DM\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 56 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[3\] " "Pin HPS_DDR3_DM\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 56 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 434 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ODT " "Pin HPS_DDR3_ODT not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 64 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ODT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 481 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RAS_N " "Pin HPS_DDR3_RAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 66 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 482 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RESET_N " "Pin HPS_DDR3_RESET_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 68 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 483 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_WE_N " "Pin HPS_DDR3_WE_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 72 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 485 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[0\] " "Pin HPS_DDR3_DQ\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[1\] " "Pin HPS_DDR3_DQ\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 436 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[2\] " "Pin HPS_DDR3_DQ\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[3\] " "Pin HPS_DDR3_DQ\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[4\] " "Pin HPS_DDR3_DQ\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 439 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[5\] " "Pin HPS_DDR3_DQ\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[6\] " "Pin HPS_DDR3_DQ\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[7\] " "Pin HPS_DDR3_DQ\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[8\] " "Pin HPS_DDR3_DQ\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[9\] " "Pin HPS_DDR3_DQ\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[10\] " "Pin HPS_DDR3_DQ\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[11\] " "Pin HPS_DDR3_DQ\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[12\] " "Pin HPS_DDR3_DQ\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[13\] " "Pin HPS_DDR3_DQ\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[14\] " "Pin HPS_DDR3_DQ\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[15\] " "Pin HPS_DDR3_DQ\[15\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 450 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[16\] " "Pin HPS_DDR3_DQ\[16\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 451 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[17\] " "Pin HPS_DDR3_DQ\[17\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[18\] " "Pin HPS_DDR3_DQ\[18\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[19\] " "Pin HPS_DDR3_DQ\[19\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[20\] " "Pin HPS_DDR3_DQ\[20\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[21\] " "Pin HPS_DDR3_DQ\[21\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[22\] " "Pin HPS_DDR3_DQ\[22\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[23\] " "Pin HPS_DDR3_DQ\[23\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[24\] " "Pin HPS_DDR3_DQ\[24\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[25\] " "Pin HPS_DDR3_DQ\[25\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[26\] " "Pin HPS_DDR3_DQ\[26\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[27\] " "Pin HPS_DDR3_DQ\[27\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[28\] " "Pin HPS_DDR3_DQ\[28\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[29\] " "Pin HPS_DDR3_DQ\[29\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[30\] " "Pin HPS_DDR3_DQ\[30\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[31\] " "Pin HPS_DDR3_DQ\[31\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[0\] " "Pin HPS_DDR3_DQS_N\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[1\] " "Pin HPS_DDR3_DQS_N\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[2\] " "Pin HPS_DDR3_DQS_N\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[3\] " "Pin HPS_DDR3_DQS_N\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[0\] " "Pin HPS_DDR3_DQS_P\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[1\] " "Pin HPS_DDR3_DQS_P\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[2\] " "Pin HPS_DDR3_DQS_P\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[3\] " "Pin HPS_DDR3_DQS_P\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "Pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 70 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196869 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1420763196869 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 70 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 484 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1420763196905 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1420763196905 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1420763213704 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1420763213779 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1420763216229 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 104 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 104 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1420763216251 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1420763216251 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1420763216251 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1420763216679 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763216714 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1420763230500 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1420763230500 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|jupdate register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|jupdate could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230512 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|jupdate1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|jupdate1* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230518 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230520 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230520 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|read register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|read could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230524 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|read1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|read1* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230525 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230526 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230526 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230526 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|read_req register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|read_req could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230528 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230528 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230528 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|t_dav register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|t_dav could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230531 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230532 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230532 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|rvalid0* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|rvalid0* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230535 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230536 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230536 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|wdata\[*\] register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|wdata\[*\] could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230537 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230539 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230539 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230540 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230540 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230540 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230541 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230541 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230541 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230542 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230542 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230543 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230543 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230545 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230545 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|write register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|write could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230547 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|write1* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|write1* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230549 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|t_ena* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|t_ena* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230552 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230552 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230552 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|t_pause* register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|t_pause* could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230553 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230554 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230554 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *\|alt_jtag_atlantic:*\|write_valid register " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *\|alt_jtag_atlantic:*\|write_valid could not be matched with a register" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763230554 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is an empty collection " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763230555 ""}  } { { "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "/software/altera/quartus-13.1/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763230555 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1420763230556 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1420763230622 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1420763230656 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230966 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230966 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230966 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230966 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230967 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1420763230967 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763231000 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231000 ""}  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763231000 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1420763231002 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231002 ""}  } { { "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1420763231002 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231049 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231049 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1420763231049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1420763231067 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1420763231067 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1420763231069 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1420763231069 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1420763231070 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1420763231071 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1420763231071 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1420763231120 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1420763231121 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1420763231122 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1420763231124 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1420763231127 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1420763231129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1420763231129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1420763231131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1420763231182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1420763231184 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1420763231184 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1420763231634 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1420763231634 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763231646 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1420763239525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763240460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1420763240495 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1420763244828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763244828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1420763264423 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1420763274686 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1420763274686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763276222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1420763276223 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1420763276223 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.71 " "Total time spent on timing analysis during the Fitter is 2.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1420763285858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1420763286133 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1420763286133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1420763288488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1420763288712 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1420763288712 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1420763291044 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:21 " "Fitter post-fit operations ending: elapsed time is 00:00:21" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1420763306208 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1420763307812 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "30 " "Following 30 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 443 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 444 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 445 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 446 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 447 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 448 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 449 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 450 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 451 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 452 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 453 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 454 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 455 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 456 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 457 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 458 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 459 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 460 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 461 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 462 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 463 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 464 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 465 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 466 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 468 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 469 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 470 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 472 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 473 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 474 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1420763307846 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1420763307846 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 436 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 440 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 435 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 437 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 439 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 60 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 467 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 438 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 58 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 442 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_Arm_A9_HPS:arm_a9_hps\|mysystem_Arm_A9_HPS_hps_io:hps_io\|mysystem_Arm_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "mysystem/synthesis/lab1.v" "" { Text "/home/ravenlin/Desktop/EEC_181_SeniorDesign/mysystem/synthesis/lab1.v" 62 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ravenlin/Desktop/EEC_181_SeniorDesign/" { { 0 { 0 ""} 0 471 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1420763307849 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1420763307849 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ravenlin/Desktop/EEC_181_SeniorDesign/output_files/lab1.fit.smsg " "Generated suppressed messages file /home/ravenlin/Desktop/EEC_181_SeniorDesign/output_files/lab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1420763308278 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 253 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 253 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2607 " "Peak virtual memory: 2607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1420763311115 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan  8 16:28:31 2015 " "Processing ended: Thu Jan  8 16:28:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1420763311115 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:13 " "Elapsed time: 00:02:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1420763311115 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:04 " "Total CPU time (on all processors): 00:02:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1420763311115 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1420763311115 ""}
