<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - select_address.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../select_address.vhd" target="rtwreport_document_frame" id="linkToText_plain">select_address.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/ldpc/generic_files/hdlsrc/ldpc_dvbs2_model_v2/select_address.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2021-02-07 12:50:38</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.9 and HDL Coder 3.17</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: select_address</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ldpc_dvbs2_model_v2/ldpc_encoder/select_address</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ldpc_encoder_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> select_address <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( addresses                         :   <span class="KW">IN</span>    vector_of_std_logic_vector14(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="25">   25   </a>        a1                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="26">   26   </a>        a2                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="27">   27   </a>        a3                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="28">   28   </a>        a4                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="29">   29   </a>        a5                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="30">   30   </a>        a6                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="31">   31   </a>        a7                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="32">   32   </a>        a8                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="33">   33   </a>        a9                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="34">   34   </a>        a10                               :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="35">   35   </a>        a11                               :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="36">   36   </a>        a12                               :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="37">   37   </a>        );
</span><span><a class="LN" id="38">   38   </a><span class="KW">END</span> select_address;
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a>
</span><span><a class="LN" id="41">   41   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> select_address <span class="KW">IS</span>
</span><span><a class="LN" id="42">   42   </a>
</span><span><a class="LN" id="43">   43   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="44">   44   </a>  <span class="KW">SIGNAL</span> addresses_unsigned               : vector_of_unsigned14(0 <span class="KW">TO</span> 11);  <span class="CT">-- ufix14 [12]</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">SIGNAL</span> a1_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="46">   46   </a>  <span class="KW">SIGNAL</span> a2_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="47">   47   </a>  <span class="KW">SIGNAL</span> a3_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="48">   48   </a>  <span class="KW">SIGNAL</span> a4_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">SIGNAL</span> a5_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="50">   50   </a>  <span class="KW">SIGNAL</span> a6_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="51">   51   </a>  <span class="KW">SIGNAL</span> a7_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="52">   52   </a>  <span class="KW">SIGNAL</span> a8_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="53">   53   </a>  <span class="KW">SIGNAL</span> a9_tmp                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="54">   54   </a>  <span class="KW">SIGNAL</span> a10_tmp                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">SIGNAL</span> a11_tmp                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">SIGNAL</span> a12_tmp                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14</span>
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="59">   59   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 11 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="60">   60   </a>    addresses_unsigned(k) &lt;= unsigned(addresses(k));
</span><span><a class="LN" id="61">   61   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="62">   62   </a>
</span><span><a class="LN" id="63" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1')" name="code2model">   63   </a>  <span class="CT">--MATLAB Function 'ldpc_encoder/select_address'</span>
</span><span><a class="LN" id="64" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   64   </a>  a1_tmp &lt;= addresses_unsigned(0);
</span><span><a class="LN" id="65" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   65   </a>  a2_tmp &lt;= addresses_unsigned(1);
</span><span><a class="LN" id="66" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   66   </a>  a3_tmp &lt;= addresses_unsigned(2);
</span><span><a class="LN" id="67" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   67   </a>  a4_tmp &lt;= addresses_unsigned(3);
</span><span><a class="LN" id="68" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   68   </a>  a5_tmp &lt;= addresses_unsigned(4);
</span><span><a class="LN" id="69" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   69   </a>  a6_tmp &lt;= addresses_unsigned(5);
</span><span><a class="LN" id="70" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   70   </a>  a7_tmp &lt;= addresses_unsigned(6);
</span><span><a class="LN" id="71" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   71   </a>  a8_tmp &lt;= addresses_unsigned(7);
</span><span><a class="LN" id="72" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   72   </a>  a9_tmp &lt;= addresses_unsigned(8);
</span><span><a class="LN" id="73" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   73   </a>  a10_tmp &lt;= addresses_unsigned(9);
</span><span><a class="LN" id="74" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   74   </a>  a11_tmp &lt;= addresses_unsigned(10);
</span><span><a class="LN" id="75" href="matlab:coder.internal.code2model('ldpc_dvbs2_model_v2:111:1:16')" name="code2model">   75   </a>  a12_tmp &lt;= addresses_unsigned(11);
</span><span><a class="LN" id="76">   76   </a>
</span><span><a class="LN" id="77">   77   </a>  a1 &lt;= std_logic_vector(a1_tmp);
</span><span><a class="LN" id="78">   78   </a>
</span><span><a class="LN" id="79">   79   </a>  a2 &lt;= std_logic_vector(a2_tmp);
</span><span><a class="LN" id="80">   80   </a>
</span><span><a class="LN" id="81">   81   </a>  a3 &lt;= std_logic_vector(a3_tmp);
</span><span><a class="LN" id="82">   82   </a>
</span><span><a class="LN" id="83">   83   </a>  a4 &lt;= std_logic_vector(a4_tmp);
</span><span><a class="LN" id="84">   84   </a>
</span><span><a class="LN" id="85">   85   </a>  a5 &lt;= std_logic_vector(a5_tmp);
</span><span><a class="LN" id="86">   86   </a>
</span><span><a class="LN" id="87">   87   </a>  a6 &lt;= std_logic_vector(a6_tmp);
</span><span><a class="LN" id="88">   88   </a>
</span><span><a class="LN" id="89">   89   </a>  a7 &lt;= std_logic_vector(a7_tmp);
</span><span><a class="LN" id="90">   90   </a>
</span><span><a class="LN" id="91">   91   </a>  a8 &lt;= std_logic_vector(a8_tmp);
</span><span><a class="LN" id="92">   92   </a>
</span><span><a class="LN" id="93">   93   </a>  a9 &lt;= std_logic_vector(a9_tmp);
</span><span><a class="LN" id="94">   94   </a>
</span><span><a class="LN" id="95">   95   </a>  a10 &lt;= std_logic_vector(a10_tmp);
</span><span><a class="LN" id="96">   96   </a>
</span><span><a class="LN" id="97">   97   </a>  a11 &lt;= std_logic_vector(a11_tmp);
</span><span><a class="LN" id="98">   98   </a>
</span><span><a class="LN" id="99">   99   </a>  a12 &lt;= std_logic_vector(a12_tmp);
</span><span><a class="LN" id="100">  100   </a>
</span><span><a class="LN" id="101">  101   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="102">  102   </a>
</span><span><a class="LN" id="103">  103   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
