// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11,
        void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1,
        p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
input  [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1;
input  [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9;
output  [18:0] ap_return_0;
output  [18:0] ap_return_1;
output  [18:0] ap_return_2;
output  [18:0] ap_return_3;
output  [18:0] ap_return_4;
output  [18:0] ap_return_5;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[18:0] ap_return_0;
reg[18:0] ap_return_1;
reg[18:0] ap_return_2;
reg[18:0] ap_return_3;
reg[18:0] ap_return_4;
reg[18:0] ap_return_5;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln46_fu_2345_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] w14_address0;
wire   [645:0] w14_q0;
reg   [0:0] do_init_reg_599;
reg   [1:0] w_index3_reg_615;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
reg   [5:0] p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
reg   [5:0] void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
reg   [17:0] conv_i_i22_179_i14_reg_2034;
reg   [17:0] conv_i_i22_3510_i12_reg_2048;
reg   [17:0] conv_i_i22_5311_i10_reg_2062;
reg   [17:0] conv_i_i22_7112_i8_reg_2076;
reg   [17:0] conv_i_i22_8913_i6_reg_2090;
reg   [17:0] conv_i_i22_10714_i4_reg_2104;
wire   [1:0] w_index_fu_2339_p2;
reg   [1:0] w_index_reg_6264;
reg   [0:0] icmp_ln46_reg_6269;
reg   [0:0] icmp_ln46_reg_6269_pp0_iter1_reg;
wire   [13:0] add_ln58_174_fu_3119_p2;
reg   [13:0] add_ln58_174_reg_6273;
wire   [14:0] add_ln58_178_fu_3134_p2;
reg   [14:0] add_ln58_178_reg_6278;
wire   [13:0] add_ln58_182_fu_3146_p2;
reg   [13:0] add_ln58_182_reg_6283;
wire   [14:0] add_ln58_186_fu_3161_p2;
reg   [14:0] add_ln58_186_reg_6288;
wire   [13:0] add_ln58_192_fu_3505_p2;
reg   [13:0] add_ln58_192_reg_6293;
wire   [14:0] add_ln58_196_fu_3520_p2;
reg   [14:0] add_ln58_196_reg_6298;
wire   [13:0] add_ln58_200_fu_3532_p2;
reg   [13:0] add_ln58_200_reg_6303;
wire   [14:0] add_ln58_204_fu_3547_p2;
reg   [14:0] add_ln58_204_reg_6308;
wire   [13:0] add_ln58_210_fu_3891_p2;
reg   [13:0] add_ln58_210_reg_6313;
wire   [14:0] add_ln58_214_fu_3906_p2;
reg   [14:0] add_ln58_214_reg_6318;
wire   [13:0] add_ln58_218_fu_3918_p2;
reg   [13:0] add_ln58_218_reg_6323;
wire   [14:0] add_ln58_222_fu_3933_p2;
reg   [14:0] add_ln58_222_reg_6328;
wire   [13:0] add_ln58_228_fu_4277_p2;
reg   [13:0] add_ln58_228_reg_6333;
wire   [14:0] add_ln58_232_fu_4292_p2;
reg   [14:0] add_ln58_232_reg_6338;
wire   [13:0] add_ln58_236_fu_4304_p2;
reg   [13:0] add_ln58_236_reg_6343;
wire   [14:0] add_ln58_240_fu_4319_p2;
reg   [14:0] add_ln58_240_reg_6348;
wire   [13:0] add_ln58_246_fu_4663_p2;
reg   [13:0] add_ln58_246_reg_6353;
wire   [14:0] add_ln58_250_fu_4678_p2;
reg   [14:0] add_ln58_250_reg_6358;
wire   [13:0] add_ln58_254_fu_4690_p2;
reg   [13:0] add_ln58_254_reg_6363;
wire   [14:0] add_ln58_258_fu_4705_p2;
reg   [14:0] add_ln58_258_reg_6368;
wire   [13:0] add_ln58_264_fu_5049_p2;
reg   [13:0] add_ln58_264_reg_6373;
wire   [14:0] add_ln58_268_fu_5064_p2;
reg   [14:0] add_ln58_268_reg_6378;
wire   [13:0] add_ln58_272_fu_5076_p2;
reg   [13:0] add_ln58_272_reg_6383;
wire   [14:0] add_ln58_276_fu_5091_p2;
reg   [14:0] add_ln58_276_reg_6388;
wire  signed [17:0] add_ln58_189_fu_5139_p2;
reg    ap_enable_reg_pp0_iter2;
wire  signed [17:0] add_ln58_207_fu_5191_p2;
wire  signed [17:0] add_ln58_225_fu_5243_p2;
wire  signed [17:0] add_ln58_243_fu_5295_p2;
wire  signed [17:0] add_ln58_261_fu_5347_p2;
wire  signed [17:0] add_ln58_279_fu_5399_p2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_do_init_phi_fu_603_p6;
wire    ap_block_pp0_stage0;
reg   [1:0] ap_phi_mux_w_index3_phi_fu_619_p6;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_phi_fu_1390_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_phi_fu_1402_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_phi_fu_1414_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_phi_fu_1426_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_phi_fu_1438_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_phi_fu_1450_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_phi_fu_1462_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_phi_fu_1474_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_phi_fu_1486_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_phi_fu_1498_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_phi_fu_1510_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_phi_fu_1522_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_phi_fu_1534_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_phi_fu_1546_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_phi_fu_1558_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_phi_fu_1570_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_phi_fu_1582_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_phi_fu_1594_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_phi_fu_1606_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_phi_fu_1618_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_phi_fu_1630_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_phi_fu_1642_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_phi_fu_1654_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_phi_fu_1666_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_phi_fu_1678_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_phi_fu_1690_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_phi_fu_1702_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_phi_fu_1714_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_phi_fu_1726_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_phi_fu_1738_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_phi_fu_1750_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_phi_fu_1762_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_phi_fu_1774_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_phi_fu_1786_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_phi_fu_1798_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_phi_fu_1810_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_phi_fu_1822_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_phi_fu_1834_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_phi_fu_1846_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_phi_fu_1858_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_phi_fu_1870_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_phi_fu_1882_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_phi_fu_1894_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
reg   [5:0] ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_phi_fu_1906_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
reg   [5:0] ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_phi_fu_1918_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_phi_fu_1930_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_phi_fu_1942_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_phi_fu_1954_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_phi_fu_1966_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_phi_fu_1978_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_phi_fu_1990_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_phi_fu_2002_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_phi_fu_2014_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
reg   [5:0] ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_phi_fu_2026_p4;
wire   [5:0] ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
reg   [5:0] ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
wire   [63:0] zext_ln46_fu_2334_p1;
reg    w14_ce0_local;
wire   [5:0] a_fu_2351_p7;
wire   [5:0] a_fu_2351_p9;
wire  signed [5:0] w_fu_2371_p1;
wire   [5:0] mul_ln73_fu_2383_p1;
wire   [11:0] zext_ln73_fu_2375_p1;
wire  signed [11:0] mul_ln73_fu_2383_p2;
wire   [5:0] a_38_fu_2393_p7;
wire   [5:0] a_38_fu_2393_p9;
wire  signed [5:0] w_170_fu_2413_p4;
wire   [5:0] a_39_fu_2431_p7;
wire   [5:0] a_39_fu_2431_p9;
wire  signed [5:0] w_171_fu_2451_p4;
wire   [5:0] mul_ln73_174_fu_2469_p1;
wire   [11:0] zext_ln73_41_fu_2461_p1;
wire  signed [11:0] mul_ln73_174_fu_2469_p2;
wire   [5:0] a_40_fu_2479_p7;
wire   [5:0] a_40_fu_2479_p9;
wire  signed [5:0] w_172_fu_2499_p4;
wire   [5:0] a_41_fu_2517_p7;
wire   [5:0] a_41_fu_2517_p9;
wire  signed [5:0] w_173_fu_2537_p4;
wire   [5:0] mul_ln73_176_fu_2555_p1;
wire   [11:0] zext_ln73_43_fu_2547_p1;
wire  signed [11:0] mul_ln73_176_fu_2555_p2;
wire   [5:0] a_42_fu_2565_p7;
wire   [5:0] a_42_fu_2565_p9;
wire  signed [5:0] w_174_fu_2585_p4;
wire   [5:0] a_43_fu_2603_p7;
wire   [5:0] a_43_fu_2603_p9;
wire  signed [5:0] w_175_fu_2623_p4;
wire   [5:0] a_44_fu_2641_p7;
wire   [5:0] a_44_fu_2641_p9;
wire  signed [5:0] w_176_fu_2661_p4;
wire   [5:0] mul_ln73_179_fu_2679_p1;
wire   [11:0] zext_ln73_46_fu_2671_p1;
wire  signed [11:0] mul_ln73_179_fu_2679_p2;
wire   [5:0] a_45_fu_2689_p7;
wire   [5:0] a_45_fu_2689_p9;
wire  signed [5:0] w_177_fu_2709_p4;
wire   [5:0] a_46_fu_2727_p7;
wire   [5:0] a_46_fu_2727_p9;
wire  signed [5:0] w_178_fu_2747_p4;
wire   [5:0] mul_ln73_181_fu_2765_p1;
wire   [11:0] zext_ln73_48_fu_2757_p1;
wire  signed [11:0] mul_ln73_181_fu_2765_p2;
wire   [5:0] a_47_fu_2775_p7;
wire   [5:0] a_47_fu_2775_p9;
wire  signed [5:0] w_179_fu_2795_p4;
wire   [5:0] a_48_fu_2813_p7;
wire   [5:0] a_48_fu_2813_p9;
wire  signed [5:0] w_180_fu_2833_p4;
wire   [5:0] mul_ln73_183_fu_2851_p1;
wire   [11:0] zext_ln73_50_fu_2843_p1;
wire  signed [11:0] mul_ln73_183_fu_2851_p2;
wire   [5:0] a_49_fu_2861_p7;
wire   [5:0] a_49_fu_2861_p9;
wire  signed [5:0] w_181_fu_2881_p4;
wire   [5:0] a_50_fu_2899_p7;
wire   [5:0] a_50_fu_2899_p9;
wire  signed [5:0] w_182_fu_2919_p4;
wire   [5:0] mul_ln73_185_fu_2937_p1;
wire   [11:0] zext_ln73_52_fu_2929_p1;
wire  signed [11:0] mul_ln73_185_fu_2937_p2;
wire   [5:0] a_51_fu_2947_p7;
wire   [5:0] a_51_fu_2947_p9;
wire  signed [5:0] w_183_fu_2967_p4;
wire   [5:0] a_52_fu_2985_p7;
wire   [5:0] a_52_fu_2985_p9;
wire  signed [5:0] w_184_fu_3005_p4;
wire   [5:0] a_53_fu_3023_p7;
wire   [5:0] a_53_fu_3023_p9;
wire  signed [5:0] w_185_fu_3043_p4;
wire   [5:0] mul_ln73_188_fu_3061_p1;
wire   [11:0] zext_ln73_55_fu_3053_p1;
wire  signed [11:0] mul_ln73_188_fu_3061_p2;
wire   [5:0] a_54_fu_3071_p7;
wire   [5:0] a_54_fu_3071_p9;
wire  signed [5:0] w_186_fu_3091_p4;
wire  signed [12:0] grp_fu_5449_p3;
wire  signed [12:0] grp_fu_5458_p3;
wire  signed [13:0] sext_ln58_173_fu_3116_p1;
wire  signed [13:0] sext_ln58_172_fu_3113_p1;
wire  signed [12:0] grp_fu_5467_p3;
wire  signed [12:0] grp_fu_5485_p3;
wire  signed [13:0] grp_fu_5476_p3;
wire  signed [14:0] sext_ln58_177_fu_3131_p1;
wire  signed [14:0] sext_ln58_175_fu_3125_p1;
wire  signed [12:0] grp_fu_5494_p3;
wire  signed [12:0] grp_fu_5503_p3;
wire  signed [13:0] sext_ln58_181_fu_3143_p1;
wire  signed [13:0] sext_ln58_180_fu_3140_p1;
wire  signed [12:0] grp_fu_5512_p3;
wire  signed [12:0] grp_fu_5530_p3;
wire  signed [13:0] grp_fu_5521_p3;
wire  signed [14:0] sext_ln58_185_fu_3158_p1;
wire  signed [14:0] sext_ln58_183_fu_3152_p1;
wire  signed [5:0] w_187_fu_3167_p4;
wire   [5:0] mul_ln73_190_fu_3181_p1;
wire  signed [11:0] mul_ln73_190_fu_3181_p2;
wire  signed [5:0] w_188_fu_3191_p4;
wire  signed [5:0] w_189_fu_3205_p4;
wire   [5:0] mul_ln73_192_fu_3219_p1;
wire  signed [11:0] mul_ln73_192_fu_3219_p2;
wire  signed [5:0] w_190_fu_3229_p4;
wire  signed [5:0] w_191_fu_3243_p4;
wire   [5:0] mul_ln73_194_fu_3257_p1;
wire  signed [11:0] mul_ln73_194_fu_3257_p2;
wire  signed [5:0] w_192_fu_3267_p4;
wire  signed [5:0] w_193_fu_3281_p4;
wire  signed [5:0] w_194_fu_3295_p4;
wire   [5:0] mul_ln73_197_fu_3309_p1;
wire  signed [11:0] mul_ln73_197_fu_3309_p2;
wire  signed [5:0] w_195_fu_3319_p4;
wire  signed [5:0] w_196_fu_3333_p4;
wire   [5:0] mul_ln73_199_fu_3347_p1;
wire  signed [11:0] mul_ln73_199_fu_3347_p2;
wire  signed [5:0] w_197_fu_3357_p4;
wire  signed [5:0] w_198_fu_3371_p4;
wire   [5:0] mul_ln73_201_fu_3385_p1;
wire  signed [11:0] mul_ln73_201_fu_3385_p2;
wire  signed [5:0] w_199_fu_3395_p4;
wire  signed [5:0] w_200_fu_3409_p4;
wire   [5:0] mul_ln73_203_fu_3423_p1;
wire  signed [11:0] mul_ln73_203_fu_3423_p2;
wire  signed [5:0] w_201_fu_3433_p4;
wire  signed [5:0] w_202_fu_3447_p4;
wire  signed [5:0] w_203_fu_3461_p4;
wire   [5:0] mul_ln73_206_fu_3475_p1;
wire  signed [11:0] mul_ln73_206_fu_3475_p2;
wire  signed [5:0] w_204_fu_3485_p4;
wire  signed [12:0] grp_fu_5539_p3;
wire  signed [12:0] grp_fu_5548_p3;
wire  signed [13:0] sext_ln58_191_fu_3502_p1;
wire  signed [13:0] sext_ln58_190_fu_3499_p1;
wire  signed [12:0] grp_fu_5557_p3;
wire  signed [12:0] grp_fu_5575_p3;
wire  signed [13:0] grp_fu_5566_p3;
wire  signed [14:0] sext_ln58_195_fu_3517_p1;
wire  signed [14:0] sext_ln58_193_fu_3511_p1;
wire  signed [12:0] grp_fu_5584_p3;
wire  signed [12:0] grp_fu_5593_p3;
wire  signed [13:0] sext_ln58_199_fu_3529_p1;
wire  signed [13:0] sext_ln58_198_fu_3526_p1;
wire  signed [12:0] grp_fu_5602_p3;
wire  signed [12:0] grp_fu_5620_p3;
wire  signed [13:0] grp_fu_5611_p3;
wire  signed [14:0] sext_ln58_203_fu_3544_p1;
wire  signed [14:0] sext_ln58_201_fu_3538_p1;
wire  signed [5:0] w_205_fu_3553_p4;
wire   [5:0] mul_ln73_208_fu_3567_p1;
wire  signed [11:0] mul_ln73_208_fu_3567_p2;
wire  signed [5:0] w_206_fu_3577_p4;
wire  signed [5:0] w_207_fu_3591_p4;
wire   [5:0] mul_ln73_210_fu_3605_p1;
wire  signed [11:0] mul_ln73_210_fu_3605_p2;
wire  signed [5:0] w_208_fu_3615_p4;
wire  signed [5:0] w_209_fu_3629_p4;
wire   [5:0] mul_ln73_212_fu_3643_p1;
wire  signed [11:0] mul_ln73_212_fu_3643_p2;
wire  signed [5:0] w_210_fu_3653_p4;
wire  signed [5:0] w_211_fu_3667_p4;
wire  signed [5:0] w_212_fu_3681_p4;
wire   [5:0] mul_ln73_215_fu_3695_p1;
wire  signed [11:0] mul_ln73_215_fu_3695_p2;
wire  signed [5:0] w_213_fu_3705_p4;
wire  signed [5:0] w_214_fu_3719_p4;
wire   [5:0] mul_ln73_217_fu_3733_p1;
wire  signed [11:0] mul_ln73_217_fu_3733_p2;
wire  signed [5:0] w_215_fu_3743_p4;
wire  signed [5:0] w_216_fu_3757_p4;
wire   [5:0] mul_ln73_219_fu_3771_p1;
wire  signed [11:0] mul_ln73_219_fu_3771_p2;
wire  signed [5:0] w_217_fu_3781_p4;
wire  signed [5:0] w_218_fu_3795_p4;
wire   [5:0] mul_ln73_221_fu_3809_p1;
wire  signed [11:0] mul_ln73_221_fu_3809_p2;
wire  signed [5:0] w_219_fu_3819_p4;
wire  signed [5:0] w_220_fu_3833_p4;
wire  signed [5:0] w_221_fu_3847_p4;
wire   [5:0] mul_ln73_224_fu_3861_p1;
wire  signed [11:0] mul_ln73_224_fu_3861_p2;
wire  signed [5:0] w_222_fu_3871_p4;
wire  signed [12:0] grp_fu_5629_p3;
wire  signed [12:0] grp_fu_5638_p3;
wire  signed [13:0] sext_ln58_209_fu_3888_p1;
wire  signed [13:0] sext_ln58_208_fu_3885_p1;
wire  signed [12:0] grp_fu_5647_p3;
wire  signed [12:0] grp_fu_5665_p3;
wire  signed [13:0] grp_fu_5656_p3;
wire  signed [14:0] sext_ln58_213_fu_3903_p1;
wire  signed [14:0] sext_ln58_211_fu_3897_p1;
wire  signed [12:0] grp_fu_5674_p3;
wire  signed [12:0] grp_fu_5683_p3;
wire  signed [13:0] sext_ln58_217_fu_3915_p1;
wire  signed [13:0] sext_ln58_216_fu_3912_p1;
wire  signed [12:0] grp_fu_5692_p3;
wire  signed [12:0] grp_fu_5710_p3;
wire  signed [13:0] grp_fu_5701_p3;
wire  signed [14:0] sext_ln58_221_fu_3930_p1;
wire  signed [14:0] sext_ln58_219_fu_3924_p1;
wire  signed [5:0] w_223_fu_3939_p4;
wire   [5:0] mul_ln73_226_fu_3953_p1;
wire  signed [11:0] mul_ln73_226_fu_3953_p2;
wire  signed [5:0] w_224_fu_3963_p4;
wire  signed [5:0] w_225_fu_3977_p4;
wire   [5:0] mul_ln73_228_fu_3991_p1;
wire  signed [11:0] mul_ln73_228_fu_3991_p2;
wire  signed [5:0] w_226_fu_4001_p4;
wire  signed [5:0] w_227_fu_4015_p4;
wire   [5:0] mul_ln73_230_fu_4029_p1;
wire  signed [11:0] mul_ln73_230_fu_4029_p2;
wire  signed [5:0] w_228_fu_4039_p4;
wire  signed [5:0] w_229_fu_4053_p4;
wire  signed [5:0] w_230_fu_4067_p4;
wire   [5:0] mul_ln73_233_fu_4081_p1;
wire  signed [11:0] mul_ln73_233_fu_4081_p2;
wire  signed [5:0] w_231_fu_4091_p4;
wire  signed [5:0] w_232_fu_4105_p4;
wire   [5:0] mul_ln73_235_fu_4119_p1;
wire  signed [11:0] mul_ln73_235_fu_4119_p2;
wire  signed [5:0] w_233_fu_4129_p4;
wire  signed [5:0] w_234_fu_4143_p4;
wire   [5:0] mul_ln73_237_fu_4157_p1;
wire  signed [11:0] mul_ln73_237_fu_4157_p2;
wire  signed [5:0] w_235_fu_4167_p4;
wire  signed [5:0] w_236_fu_4181_p4;
wire   [5:0] mul_ln73_239_fu_4195_p1;
wire  signed [11:0] mul_ln73_239_fu_4195_p2;
wire  signed [5:0] w_237_fu_4205_p4;
wire  signed [5:0] w_238_fu_4219_p4;
wire  signed [5:0] w_239_fu_4233_p4;
wire   [5:0] mul_ln73_242_fu_4247_p1;
wire  signed [11:0] mul_ln73_242_fu_4247_p2;
wire  signed [5:0] w_240_fu_4257_p4;
wire  signed [12:0] grp_fu_5719_p3;
wire  signed [12:0] grp_fu_5728_p3;
wire  signed [13:0] sext_ln58_227_fu_4274_p1;
wire  signed [13:0] sext_ln58_226_fu_4271_p1;
wire  signed [12:0] grp_fu_5737_p3;
wire  signed [12:0] grp_fu_5755_p3;
wire  signed [13:0] grp_fu_5746_p3;
wire  signed [14:0] sext_ln58_231_fu_4289_p1;
wire  signed [14:0] sext_ln58_229_fu_4283_p1;
wire  signed [12:0] grp_fu_5764_p3;
wire  signed [12:0] grp_fu_5773_p3;
wire  signed [13:0] sext_ln58_235_fu_4301_p1;
wire  signed [13:0] sext_ln58_234_fu_4298_p1;
wire  signed [12:0] grp_fu_5782_p3;
wire  signed [12:0] grp_fu_5800_p3;
wire  signed [13:0] grp_fu_5791_p3;
wire  signed [14:0] sext_ln58_239_fu_4316_p1;
wire  signed [14:0] sext_ln58_237_fu_4310_p1;
wire  signed [5:0] w_241_fu_4325_p4;
wire   [5:0] mul_ln73_244_fu_4339_p1;
wire  signed [11:0] mul_ln73_244_fu_4339_p2;
wire  signed [5:0] w_242_fu_4349_p4;
wire  signed [5:0] w_243_fu_4363_p4;
wire   [5:0] mul_ln73_246_fu_4377_p1;
wire  signed [11:0] mul_ln73_246_fu_4377_p2;
wire  signed [5:0] w_244_fu_4387_p4;
wire  signed [5:0] w_245_fu_4401_p4;
wire   [5:0] mul_ln73_248_fu_4415_p1;
wire  signed [11:0] mul_ln73_248_fu_4415_p2;
wire  signed [5:0] w_246_fu_4425_p4;
wire  signed [5:0] w_247_fu_4439_p4;
wire  signed [5:0] w_248_fu_4453_p4;
wire   [5:0] mul_ln73_251_fu_4467_p1;
wire  signed [11:0] mul_ln73_251_fu_4467_p2;
wire  signed [5:0] w_249_fu_4477_p4;
wire  signed [5:0] w_250_fu_4491_p4;
wire   [5:0] mul_ln73_253_fu_4505_p1;
wire  signed [11:0] mul_ln73_253_fu_4505_p2;
wire  signed [5:0] w_251_fu_4515_p4;
wire  signed [5:0] w_252_fu_4529_p4;
wire   [5:0] mul_ln73_255_fu_4543_p1;
wire  signed [11:0] mul_ln73_255_fu_4543_p2;
wire  signed [5:0] w_253_fu_4553_p4;
wire  signed [5:0] w_254_fu_4567_p4;
wire   [5:0] mul_ln73_257_fu_4581_p1;
wire  signed [11:0] mul_ln73_257_fu_4581_p2;
wire  signed [5:0] w_255_fu_4591_p4;
wire  signed [5:0] w_256_fu_4605_p4;
wire  signed [5:0] w_257_fu_4619_p4;
wire   [5:0] mul_ln73_260_fu_4633_p1;
wire  signed [11:0] mul_ln73_260_fu_4633_p2;
wire  signed [5:0] w_258_fu_4643_p4;
wire  signed [12:0] grp_fu_5809_p3;
wire  signed [12:0] grp_fu_5818_p3;
wire  signed [13:0] sext_ln58_245_fu_4660_p1;
wire  signed [13:0] sext_ln58_244_fu_4657_p1;
wire  signed [12:0] grp_fu_5827_p3;
wire  signed [12:0] grp_fu_5845_p3;
wire  signed [13:0] grp_fu_5836_p3;
wire  signed [14:0] sext_ln58_249_fu_4675_p1;
wire  signed [14:0] sext_ln58_247_fu_4669_p1;
wire  signed [12:0] grp_fu_5854_p3;
wire  signed [12:0] grp_fu_5863_p3;
wire  signed [13:0] sext_ln58_253_fu_4687_p1;
wire  signed [13:0] sext_ln58_252_fu_4684_p1;
wire  signed [12:0] grp_fu_5872_p3;
wire  signed [12:0] grp_fu_5890_p3;
wire  signed [13:0] grp_fu_5881_p3;
wire  signed [14:0] sext_ln58_257_fu_4702_p1;
wire  signed [14:0] sext_ln58_255_fu_4696_p1;
wire  signed [5:0] w_259_fu_4711_p4;
wire   [5:0] mul_ln73_262_fu_4725_p1;
wire  signed [11:0] mul_ln73_262_fu_4725_p2;
wire  signed [5:0] w_260_fu_4735_p4;
wire  signed [5:0] w_261_fu_4749_p4;
wire   [5:0] mul_ln73_264_fu_4763_p1;
wire  signed [11:0] mul_ln73_264_fu_4763_p2;
wire  signed [5:0] w_262_fu_4773_p4;
wire  signed [5:0] w_263_fu_4787_p4;
wire   [5:0] mul_ln73_266_fu_4801_p1;
wire  signed [11:0] mul_ln73_266_fu_4801_p2;
wire  signed [5:0] w_264_fu_4811_p4;
wire  signed [5:0] w_265_fu_4825_p4;
wire  signed [5:0] w_266_fu_4839_p4;
wire   [5:0] mul_ln73_269_fu_4853_p1;
wire  signed [11:0] mul_ln73_269_fu_4853_p2;
wire  signed [5:0] w_267_fu_4863_p4;
wire  signed [5:0] w_268_fu_4877_p4;
wire   [5:0] mul_ln73_271_fu_4891_p1;
wire  signed [11:0] mul_ln73_271_fu_4891_p2;
wire  signed [5:0] w_269_fu_4901_p4;
wire  signed [5:0] w_270_fu_4915_p4;
wire   [5:0] mul_ln73_273_fu_4929_p1;
wire  signed [11:0] mul_ln73_273_fu_4929_p2;
wire  signed [5:0] w_271_fu_4939_p4;
wire  signed [5:0] w_272_fu_4953_p4;
wire   [5:0] mul_ln73_275_fu_4967_p1;
wire  signed [11:0] mul_ln73_275_fu_4967_p2;
wire  signed [5:0] w_273_fu_4977_p4;
wire  signed [5:0] w_274_fu_4991_p4;
wire  signed [5:0] w_275_fu_5005_p4;
wire   [5:0] mul_ln73_278_fu_5019_p1;
wire  signed [11:0] mul_ln73_278_fu_5019_p2;
wire  signed [3:0] tmp_fu_5029_p4;
wire  signed [12:0] grp_fu_5899_p3;
wire  signed [12:0] grp_fu_5908_p3;
wire  signed [13:0] sext_ln58_263_fu_5046_p1;
wire  signed [13:0] sext_ln58_262_fu_5043_p1;
wire  signed [12:0] grp_fu_5917_p3;
wire  signed [12:0] grp_fu_5935_p3;
wire  signed [13:0] grp_fu_5926_p3;
wire  signed [14:0] sext_ln58_267_fu_5061_p1;
wire  signed [14:0] sext_ln58_265_fu_5055_p1;
wire  signed [12:0] grp_fu_5944_p3;
wire  signed [12:0] grp_fu_5953_p3;
wire  signed [13:0] sext_ln58_271_fu_5073_p1;
wire  signed [13:0] sext_ln58_270_fu_5070_p1;
wire  signed [12:0] grp_fu_5962_p3;
wire  signed [12:0] grp_fu_5980_p3;
wire  signed [13:0] grp_fu_5971_p3;
wire  signed [14:0] sext_ln58_275_fu_5088_p1;
wire  signed [14:0] sext_ln58_273_fu_5082_p1;
wire  signed [15:0] sext_ln58_178_fu_5100_p1;
wire  signed [15:0] sext_ln58_174_fu_5097_p1;
wire   [15:0] add_ln58_179_fu_5103_p2;
wire  signed [15:0] sext_ln58_186_fu_5116_p1;
wire  signed [15:0] sext_ln58_182_fu_5113_p1;
wire   [15:0] add_ln58_187_fu_5119_p2;
wire  signed [16:0] sext_ln58_187_fu_5125_p1;
wire  signed [16:0] sext_ln58_179_fu_5109_p1;
wire   [16:0] add_ln58_188_fu_5129_p2;
wire  signed [17:0] sext_ln58_188_fu_5135_p1;
wire  signed [15:0] sext_ln58_196_fu_5152_p1;
wire  signed [15:0] sext_ln58_192_fu_5149_p1;
wire   [15:0] add_ln58_197_fu_5155_p2;
wire  signed [15:0] sext_ln58_204_fu_5168_p1;
wire  signed [15:0] sext_ln58_200_fu_5165_p1;
wire   [15:0] add_ln58_205_fu_5171_p2;
wire  signed [16:0] sext_ln58_205_fu_5177_p1;
wire  signed [16:0] sext_ln58_197_fu_5161_p1;
wire   [16:0] add_ln58_206_fu_5181_p2;
wire  signed [17:0] sext_ln58_206_fu_5187_p1;
wire  signed [15:0] sext_ln58_214_fu_5204_p1;
wire  signed [15:0] sext_ln58_210_fu_5201_p1;
wire   [15:0] add_ln58_215_fu_5207_p2;
wire  signed [15:0] sext_ln58_222_fu_5220_p1;
wire  signed [15:0] sext_ln58_218_fu_5217_p1;
wire   [15:0] add_ln58_223_fu_5223_p2;
wire  signed [16:0] sext_ln58_223_fu_5229_p1;
wire  signed [16:0] sext_ln58_215_fu_5213_p1;
wire   [16:0] add_ln58_224_fu_5233_p2;
wire  signed [17:0] sext_ln58_224_fu_5239_p1;
wire  signed [15:0] sext_ln58_232_fu_5256_p1;
wire  signed [15:0] sext_ln58_228_fu_5253_p1;
wire   [15:0] add_ln58_233_fu_5259_p2;
wire  signed [15:0] sext_ln58_240_fu_5272_p1;
wire  signed [15:0] sext_ln58_236_fu_5269_p1;
wire   [15:0] add_ln58_241_fu_5275_p2;
wire  signed [16:0] sext_ln58_241_fu_5281_p1;
wire  signed [16:0] sext_ln58_233_fu_5265_p1;
wire   [16:0] add_ln58_242_fu_5285_p2;
wire  signed [17:0] sext_ln58_242_fu_5291_p1;
wire  signed [15:0] sext_ln58_250_fu_5308_p1;
wire  signed [15:0] sext_ln58_246_fu_5305_p1;
wire   [15:0] add_ln58_251_fu_5311_p2;
wire  signed [15:0] sext_ln58_258_fu_5324_p1;
wire  signed [15:0] sext_ln58_254_fu_5321_p1;
wire   [15:0] add_ln58_259_fu_5327_p2;
wire  signed [16:0] sext_ln58_259_fu_5333_p1;
wire  signed [16:0] sext_ln58_251_fu_5317_p1;
wire   [16:0] add_ln58_260_fu_5337_p2;
wire  signed [17:0] sext_ln58_260_fu_5343_p1;
wire  signed [15:0] sext_ln58_268_fu_5360_p1;
wire  signed [15:0] sext_ln58_264_fu_5357_p1;
wire   [15:0] add_ln58_269_fu_5363_p2;
wire  signed [15:0] sext_ln58_276_fu_5376_p1;
wire  signed [15:0] sext_ln58_272_fu_5373_p1;
wire   [15:0] add_ln58_277_fu_5379_p2;
wire  signed [16:0] sext_ln58_277_fu_5385_p1;
wire  signed [16:0] sext_ln58_269_fu_5369_p1;
wire   [16:0] add_ln58_278_fu_5389_p2;
wire  signed [17:0] sext_ln58_278_fu_5395_p1;
wire  signed [18:0] add_ln58_189_cast_fu_5145_p1;
wire  signed [18:0] add_ln58_207_cast_fu_5197_p1;
wire  signed [18:0] add_ln58_225_cast_fu_5249_p1;
wire  signed [18:0] add_ln58_243_cast_fu_5301_p1;
wire  signed [18:0] add_ln58_261_cast_fu_5353_p1;
wire  signed [18:0] sext_ln46_fu_5405_p1;
wire   [5:0] grp_fu_5449_p1;
wire   [11:0] zext_ln73_40_fu_2423_p1;
wire   [5:0] grp_fu_5458_p1;
wire   [11:0] zext_ln73_42_fu_2509_p1;
wire   [5:0] grp_fu_5467_p1;
wire   [11:0] zext_ln73_44_fu_2595_p1;
wire   [5:0] grp_fu_5476_p1;
wire   [11:0] zext_ln73_45_fu_2633_p1;
wire   [5:0] grp_fu_5485_p1;
wire   [11:0] zext_ln73_47_fu_2719_p1;
wire   [5:0] grp_fu_5494_p1;
wire   [11:0] zext_ln73_49_fu_2805_p1;
wire   [5:0] grp_fu_5503_p1;
wire   [11:0] zext_ln73_51_fu_2891_p1;
wire   [5:0] grp_fu_5512_p1;
wire   [11:0] zext_ln73_53_fu_2977_p1;
wire   [5:0] grp_fu_5521_p1;
wire   [11:0] zext_ln73_54_fu_3015_p1;
wire   [5:0] grp_fu_5530_p1;
wire   [11:0] zext_ln73_56_fu_3101_p1;
wire   [5:0] grp_fu_5539_p1;
wire   [5:0] grp_fu_5548_p1;
wire   [5:0] grp_fu_5557_p1;
wire   [5:0] grp_fu_5566_p1;
wire   [5:0] grp_fu_5575_p1;
wire   [5:0] grp_fu_5584_p1;
wire   [5:0] grp_fu_5593_p1;
wire   [5:0] grp_fu_5602_p1;
wire   [5:0] grp_fu_5611_p1;
wire   [5:0] grp_fu_5620_p1;
wire   [5:0] grp_fu_5629_p1;
wire   [5:0] grp_fu_5638_p1;
wire   [5:0] grp_fu_5647_p1;
wire   [5:0] grp_fu_5656_p1;
wire   [5:0] grp_fu_5665_p1;
wire   [5:0] grp_fu_5674_p1;
wire   [5:0] grp_fu_5683_p1;
wire   [5:0] grp_fu_5692_p1;
wire   [5:0] grp_fu_5701_p1;
wire   [5:0] grp_fu_5710_p1;
wire   [5:0] grp_fu_5719_p1;
wire   [5:0] grp_fu_5728_p1;
wire   [5:0] grp_fu_5737_p1;
wire   [5:0] grp_fu_5746_p1;
wire   [5:0] grp_fu_5755_p1;
wire   [5:0] grp_fu_5764_p1;
wire   [5:0] grp_fu_5773_p1;
wire   [5:0] grp_fu_5782_p1;
wire   [5:0] grp_fu_5791_p1;
wire   [5:0] grp_fu_5800_p1;
wire   [5:0] grp_fu_5809_p1;
wire   [5:0] grp_fu_5818_p1;
wire   [5:0] grp_fu_5827_p1;
wire   [5:0] grp_fu_5836_p1;
wire   [5:0] grp_fu_5845_p1;
wire   [5:0] grp_fu_5854_p1;
wire   [5:0] grp_fu_5863_p1;
wire   [5:0] grp_fu_5872_p1;
wire   [5:0] grp_fu_5881_p1;
wire   [5:0] grp_fu_5890_p1;
wire   [5:0] grp_fu_5899_p1;
wire   [5:0] grp_fu_5908_p1;
wire   [5:0] grp_fu_5917_p1;
wire   [5:0] grp_fu_5926_p1;
wire   [5:0] grp_fu_5935_p1;
wire   [5:0] grp_fu_5944_p1;
wire   [5:0] grp_fu_5953_p1;
wire   [5:0] grp_fu_5962_p1;
wire   [5:0] grp_fu_5971_p1;
wire   [5:0] grp_fu_5980_p0;
reg   [18:0] ap_return_0_preg;
reg   [18:0] ap_return_1_preg;
reg   [18:0] ap_return_2_preg;
reg   [18:0] ap_return_3_preg;
reg   [18:0] ap_return_4_preg;
reg   [18:0] ap_return_5_preg;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [9:0] grp_fu_5980_p00;
reg    ap_condition_540;
reg    ap_condition_37;
reg    ap_condition_534;
wire   [1:0] a_fu_2351_p1;
wire   [1:0] a_fu_2351_p3;
wire  signed [1:0] a_fu_2351_p5;
wire   [1:0] a_38_fu_2393_p1;
wire   [1:0] a_38_fu_2393_p3;
wire  signed [1:0] a_38_fu_2393_p5;
wire   [1:0] a_39_fu_2431_p1;
wire   [1:0] a_39_fu_2431_p3;
wire  signed [1:0] a_39_fu_2431_p5;
wire   [1:0] a_40_fu_2479_p1;
wire   [1:0] a_40_fu_2479_p3;
wire  signed [1:0] a_40_fu_2479_p5;
wire   [1:0] a_41_fu_2517_p1;
wire   [1:0] a_41_fu_2517_p3;
wire  signed [1:0] a_41_fu_2517_p5;
wire   [1:0] a_42_fu_2565_p1;
wire   [1:0] a_42_fu_2565_p3;
wire  signed [1:0] a_42_fu_2565_p5;
wire   [1:0] a_43_fu_2603_p1;
wire   [1:0] a_43_fu_2603_p3;
wire  signed [1:0] a_43_fu_2603_p5;
wire   [1:0] a_44_fu_2641_p1;
wire   [1:0] a_44_fu_2641_p3;
wire  signed [1:0] a_44_fu_2641_p5;
wire   [1:0] a_45_fu_2689_p1;
wire   [1:0] a_45_fu_2689_p3;
wire  signed [1:0] a_45_fu_2689_p5;
wire   [1:0] a_46_fu_2727_p1;
wire   [1:0] a_46_fu_2727_p3;
wire  signed [1:0] a_46_fu_2727_p5;
wire   [1:0] a_47_fu_2775_p1;
wire   [1:0] a_47_fu_2775_p3;
wire  signed [1:0] a_47_fu_2775_p5;
wire   [1:0] a_48_fu_2813_p1;
wire   [1:0] a_48_fu_2813_p3;
wire  signed [1:0] a_48_fu_2813_p5;
wire   [1:0] a_49_fu_2861_p1;
wire   [1:0] a_49_fu_2861_p3;
wire  signed [1:0] a_49_fu_2861_p5;
wire   [1:0] a_50_fu_2899_p1;
wire   [1:0] a_50_fu_2899_p3;
wire  signed [1:0] a_50_fu_2899_p5;
wire   [1:0] a_51_fu_2947_p1;
wire   [1:0] a_51_fu_2947_p3;
wire  signed [1:0] a_51_fu_2947_p5;
wire   [1:0] a_52_fu_2985_p1;
wire   [1:0] a_52_fu_2985_p3;
wire  signed [1:0] a_52_fu_2985_p5;
wire   [1:0] a_53_fu_3023_p1;
wire   [1:0] a_53_fu_3023_p3;
wire  signed [1:0] a_53_fu_3023_p5;
wire   [1:0] a_54_fu_3071_p1;
wire   [1:0] a_54_fu_3071_p3;
wire  signed [1:0] a_54_fu_3071_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_return_0_preg = 19'd0;
#0 ap_return_1_preg = 19'd0;
#0 ap_return_2_preg = 19'd0;
#0 ap_return_3_preg = 19'd0;
#0 ap_return_4_preg = 19'd0;
#0 ap_return_5_preg = 19'd0;
end

myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2 #(
    .DataWidth( 646 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
w14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w14_address0),
    .ce0(w14_ce0_local),
    .q0(w14_q0)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U888(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_phi_fu_2026_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_phi_fu_2014_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_phi_fu_2002_p4),
    .def(a_fu_2351_p7),
    .sel(w_index3_reg_615),
    .dout(a_fu_2351_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U889(
    .din0(w_fu_2371_p1),
    .din1(mul_ln73_fu_2383_p1),
    .dout(mul_ln73_fu_2383_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U890(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_phi_fu_1990_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_phi_fu_1978_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_phi_fu_1966_p4),
    .def(a_38_fu_2393_p7),
    .sel(w_index3_reg_615),
    .dout(a_38_fu_2393_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U891(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_phi_fu_1954_p4),
    .din1(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_phi_fu_1942_p4),
    .din2(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_phi_fu_1930_p4),
    .def(a_39_fu_2431_p7),
    .sel(w_index3_reg_615),
    .dout(a_39_fu_2431_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U892(
    .din0(w_171_fu_2451_p4),
    .din1(mul_ln73_174_fu_2469_p1),
    .dout(mul_ln73_174_fu_2469_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U893(
    .din0(ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_phi_fu_1918_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_phi_fu_1906_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_phi_fu_1894_p4),
    .def(a_40_fu_2479_p7),
    .sel(w_index3_reg_615),
    .dout(a_40_fu_2479_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U894(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_phi_fu_1882_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_phi_fu_1870_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_phi_fu_1858_p4),
    .def(a_41_fu_2517_p7),
    .sel(w_index3_reg_615),
    .dout(a_41_fu_2517_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U895(
    .din0(w_173_fu_2537_p4),
    .din1(mul_ln73_176_fu_2555_p1),
    .dout(mul_ln73_176_fu_2555_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U896(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_phi_fu_1846_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_phi_fu_1834_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_phi_fu_1822_p4),
    .def(a_42_fu_2565_p7),
    .sel(w_index3_reg_615),
    .dout(a_42_fu_2565_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U897(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_phi_fu_1810_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_phi_fu_1798_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_phi_fu_1786_p4),
    .def(a_43_fu_2603_p7),
    .sel(w_index3_reg_615),
    .dout(a_43_fu_2603_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U898(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_phi_fu_1774_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_phi_fu_1762_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_phi_fu_1750_p4),
    .def(a_44_fu_2641_p7),
    .sel(w_index3_reg_615),
    .dout(a_44_fu_2641_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U899(
    .din0(w_176_fu_2661_p4),
    .din1(mul_ln73_179_fu_2679_p1),
    .dout(mul_ln73_179_fu_2679_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U900(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_phi_fu_1738_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_phi_fu_1726_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_phi_fu_1714_p4),
    .def(a_45_fu_2689_p7),
    .sel(w_index3_reg_615),
    .dout(a_45_fu_2689_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U901(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_phi_fu_1702_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_phi_fu_1690_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_phi_fu_1678_p4),
    .def(a_46_fu_2727_p7),
    .sel(w_index3_reg_615),
    .dout(a_46_fu_2727_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U902(
    .din0(w_178_fu_2747_p4),
    .din1(mul_ln73_181_fu_2765_p1),
    .dout(mul_ln73_181_fu_2765_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U903(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_phi_fu_1666_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_phi_fu_1654_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_phi_fu_1642_p4),
    .def(a_47_fu_2775_p7),
    .sel(w_index3_reg_615),
    .dout(a_47_fu_2775_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U904(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_phi_fu_1630_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_phi_fu_1618_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_phi_fu_1606_p4),
    .def(a_48_fu_2813_p7),
    .sel(w_index3_reg_615),
    .dout(a_48_fu_2813_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U905(
    .din0(w_180_fu_2833_p4),
    .din1(mul_ln73_183_fu_2851_p1),
    .dout(mul_ln73_183_fu_2851_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U906(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_phi_fu_1594_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_phi_fu_1582_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_phi_fu_1570_p4),
    .def(a_49_fu_2861_p7),
    .sel(w_index3_reg_615),
    .dout(a_49_fu_2861_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U907(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_phi_fu_1558_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_phi_fu_1546_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_phi_fu_1534_p4),
    .def(a_50_fu_2899_p7),
    .sel(w_index3_reg_615),
    .dout(a_50_fu_2899_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U908(
    .din0(w_182_fu_2919_p4),
    .din1(mul_ln73_185_fu_2937_p1),
    .dout(mul_ln73_185_fu_2937_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U909(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_phi_fu_1522_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_phi_fu_1510_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_phi_fu_1498_p4),
    .def(a_51_fu_2947_p7),
    .sel(w_index3_reg_615),
    .dout(a_51_fu_2947_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U910(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_phi_fu_1486_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_phi_fu_1474_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_phi_fu_1462_p4),
    .def(a_52_fu_2985_p7),
    .sel(w_index3_reg_615),
    .dout(a_52_fu_2985_p9)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U911(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_phi_fu_1450_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_phi_fu_1438_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_phi_fu_1426_p4),
    .def(a_53_fu_3023_p7),
    .sel(w_index3_reg_615),
    .dout(a_53_fu_3023_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U912(
    .din0(w_185_fu_3043_p4),
    .din1(mul_ln73_188_fu_3061_p1),
    .dout(mul_ln73_188_fu_3061_p2)
);

(* dissolve_hierarchy = "yes" *) myproject_sparsemux_7_2_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 6 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 6 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 6 ),
    .def_WIDTH( 6 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
sparsemux_7_2_6_1_1_U913(
    .din0(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_phi_fu_1414_p4),
    .din1(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_phi_fu_1402_p4),
    .din2(ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_phi_fu_1390_p4),
    .def(a_54_fu_3071_p7),
    .sel(w_index3_reg_615),
    .dout(a_54_fu_3071_p9)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U914(
    .din0(w_187_fu_3167_p4),
    .din1(mul_ln73_190_fu_3181_p1),
    .dout(mul_ln73_190_fu_3181_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U915(
    .din0(w_189_fu_3205_p4),
    .din1(mul_ln73_192_fu_3219_p1),
    .dout(mul_ln73_192_fu_3219_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U916(
    .din0(w_191_fu_3243_p4),
    .din1(mul_ln73_194_fu_3257_p1),
    .dout(mul_ln73_194_fu_3257_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U917(
    .din0(w_194_fu_3295_p4),
    .din1(mul_ln73_197_fu_3309_p1),
    .dout(mul_ln73_197_fu_3309_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U918(
    .din0(w_196_fu_3333_p4),
    .din1(mul_ln73_199_fu_3347_p1),
    .dout(mul_ln73_199_fu_3347_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U919(
    .din0(w_198_fu_3371_p4),
    .din1(mul_ln73_201_fu_3385_p1),
    .dout(mul_ln73_201_fu_3385_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U920(
    .din0(w_200_fu_3409_p4),
    .din1(mul_ln73_203_fu_3423_p1),
    .dout(mul_ln73_203_fu_3423_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U921(
    .din0(w_203_fu_3461_p4),
    .din1(mul_ln73_206_fu_3475_p1),
    .dout(mul_ln73_206_fu_3475_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U922(
    .din0(w_205_fu_3553_p4),
    .din1(mul_ln73_208_fu_3567_p1),
    .dout(mul_ln73_208_fu_3567_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U923(
    .din0(w_207_fu_3591_p4),
    .din1(mul_ln73_210_fu_3605_p1),
    .dout(mul_ln73_210_fu_3605_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U924(
    .din0(w_209_fu_3629_p4),
    .din1(mul_ln73_212_fu_3643_p1),
    .dout(mul_ln73_212_fu_3643_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U925(
    .din0(w_212_fu_3681_p4),
    .din1(mul_ln73_215_fu_3695_p1),
    .dout(mul_ln73_215_fu_3695_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U926(
    .din0(w_214_fu_3719_p4),
    .din1(mul_ln73_217_fu_3733_p1),
    .dout(mul_ln73_217_fu_3733_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U927(
    .din0(w_216_fu_3757_p4),
    .din1(mul_ln73_219_fu_3771_p1),
    .dout(mul_ln73_219_fu_3771_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U928(
    .din0(w_218_fu_3795_p4),
    .din1(mul_ln73_221_fu_3809_p1),
    .dout(mul_ln73_221_fu_3809_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U929(
    .din0(w_221_fu_3847_p4),
    .din1(mul_ln73_224_fu_3861_p1),
    .dout(mul_ln73_224_fu_3861_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U930(
    .din0(w_223_fu_3939_p4),
    .din1(mul_ln73_226_fu_3953_p1),
    .dout(mul_ln73_226_fu_3953_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U931(
    .din0(w_225_fu_3977_p4),
    .din1(mul_ln73_228_fu_3991_p1),
    .dout(mul_ln73_228_fu_3991_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U932(
    .din0(w_227_fu_4015_p4),
    .din1(mul_ln73_230_fu_4029_p1),
    .dout(mul_ln73_230_fu_4029_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U933(
    .din0(w_230_fu_4067_p4),
    .din1(mul_ln73_233_fu_4081_p1),
    .dout(mul_ln73_233_fu_4081_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U934(
    .din0(w_232_fu_4105_p4),
    .din1(mul_ln73_235_fu_4119_p1),
    .dout(mul_ln73_235_fu_4119_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U935(
    .din0(w_234_fu_4143_p4),
    .din1(mul_ln73_237_fu_4157_p1),
    .dout(mul_ln73_237_fu_4157_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U936(
    .din0(w_236_fu_4181_p4),
    .din1(mul_ln73_239_fu_4195_p1),
    .dout(mul_ln73_239_fu_4195_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U937(
    .din0(w_239_fu_4233_p4),
    .din1(mul_ln73_242_fu_4247_p1),
    .dout(mul_ln73_242_fu_4247_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U938(
    .din0(w_241_fu_4325_p4),
    .din1(mul_ln73_244_fu_4339_p1),
    .dout(mul_ln73_244_fu_4339_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U939(
    .din0(w_243_fu_4363_p4),
    .din1(mul_ln73_246_fu_4377_p1),
    .dout(mul_ln73_246_fu_4377_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U940(
    .din0(w_245_fu_4401_p4),
    .din1(mul_ln73_248_fu_4415_p1),
    .dout(mul_ln73_248_fu_4415_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U941(
    .din0(w_248_fu_4453_p4),
    .din1(mul_ln73_251_fu_4467_p1),
    .dout(mul_ln73_251_fu_4467_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U942(
    .din0(w_250_fu_4491_p4),
    .din1(mul_ln73_253_fu_4505_p1),
    .dout(mul_ln73_253_fu_4505_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U943(
    .din0(w_252_fu_4529_p4),
    .din1(mul_ln73_255_fu_4543_p1),
    .dout(mul_ln73_255_fu_4543_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U944(
    .din0(w_254_fu_4567_p4),
    .din1(mul_ln73_257_fu_4581_p1),
    .dout(mul_ln73_257_fu_4581_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U945(
    .din0(w_257_fu_4619_p4),
    .din1(mul_ln73_260_fu_4633_p1),
    .dout(mul_ln73_260_fu_4633_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U946(
    .din0(w_259_fu_4711_p4),
    .din1(mul_ln73_262_fu_4725_p1),
    .dout(mul_ln73_262_fu_4725_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U947(
    .din0(w_261_fu_4749_p4),
    .din1(mul_ln73_264_fu_4763_p1),
    .dout(mul_ln73_264_fu_4763_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U948(
    .din0(w_263_fu_4787_p4),
    .din1(mul_ln73_266_fu_4801_p1),
    .dout(mul_ln73_266_fu_4801_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U949(
    .din0(w_266_fu_4839_p4),
    .din1(mul_ln73_269_fu_4853_p1),
    .dout(mul_ln73_269_fu_4853_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U950(
    .din0(w_268_fu_4877_p4),
    .din1(mul_ln73_271_fu_4891_p1),
    .dout(mul_ln73_271_fu_4891_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U951(
    .din0(w_270_fu_4915_p4),
    .din1(mul_ln73_273_fu_4929_p1),
    .dout(mul_ln73_273_fu_4929_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U952(
    .din0(w_272_fu_4953_p4),
    .din1(mul_ln73_275_fu_4967_p1),
    .dout(mul_ln73_275_fu_4967_p2)
);

myproject_mul_6s_6ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 12 ))
mul_6s_6ns_12_1_1_U953(
    .din0(w_275_fu_5005_p4),
    .din1(mul_ln73_278_fu_5019_p1),
    .dout(mul_ln73_278_fu_5019_p2)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U954(
    .din0(w_170_fu_2413_p4),
    .din1(grp_fu_5449_p1),
    .din2(mul_ln73_fu_2383_p2),
    .dout(grp_fu_5449_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U955(
    .din0(w_172_fu_2499_p4),
    .din1(grp_fu_5458_p1),
    .din2(mul_ln73_174_fu_2469_p2),
    .dout(grp_fu_5458_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U956(
    .din0(w_174_fu_2585_p4),
    .din1(grp_fu_5467_p1),
    .din2(mul_ln73_176_fu_2555_p2),
    .dout(grp_fu_5467_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U957(
    .din0(w_175_fu_2623_p4),
    .din1(grp_fu_5476_p1),
    .din2(grp_fu_5485_p3),
    .dout(grp_fu_5476_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U958(
    .din0(w_177_fu_2709_p4),
    .din1(grp_fu_5485_p1),
    .din2(mul_ln73_179_fu_2679_p2),
    .dout(grp_fu_5485_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U959(
    .din0(w_179_fu_2795_p4),
    .din1(grp_fu_5494_p1),
    .din2(mul_ln73_181_fu_2765_p2),
    .dout(grp_fu_5494_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U960(
    .din0(w_181_fu_2881_p4),
    .din1(grp_fu_5503_p1),
    .din2(mul_ln73_183_fu_2851_p2),
    .dout(grp_fu_5503_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U961(
    .din0(w_183_fu_2967_p4),
    .din1(grp_fu_5512_p1),
    .din2(mul_ln73_185_fu_2937_p2),
    .dout(grp_fu_5512_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U962(
    .din0(w_184_fu_3005_p4),
    .din1(grp_fu_5521_p1),
    .din2(grp_fu_5530_p3),
    .dout(grp_fu_5521_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U963(
    .din0(w_186_fu_3091_p4),
    .din1(grp_fu_5530_p1),
    .din2(mul_ln73_188_fu_3061_p2),
    .dout(grp_fu_5530_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U964(
    .din0(w_188_fu_3191_p4),
    .din1(grp_fu_5539_p1),
    .din2(mul_ln73_190_fu_3181_p2),
    .dout(grp_fu_5539_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U965(
    .din0(w_190_fu_3229_p4),
    .din1(grp_fu_5548_p1),
    .din2(mul_ln73_192_fu_3219_p2),
    .dout(grp_fu_5548_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U966(
    .din0(w_192_fu_3267_p4),
    .din1(grp_fu_5557_p1),
    .din2(mul_ln73_194_fu_3257_p2),
    .dout(grp_fu_5557_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U967(
    .din0(w_193_fu_3281_p4),
    .din1(grp_fu_5566_p1),
    .din2(grp_fu_5575_p3),
    .dout(grp_fu_5566_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U968(
    .din0(w_195_fu_3319_p4),
    .din1(grp_fu_5575_p1),
    .din2(mul_ln73_197_fu_3309_p2),
    .dout(grp_fu_5575_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U969(
    .din0(w_197_fu_3357_p4),
    .din1(grp_fu_5584_p1),
    .din2(mul_ln73_199_fu_3347_p2),
    .dout(grp_fu_5584_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U970(
    .din0(w_199_fu_3395_p4),
    .din1(grp_fu_5593_p1),
    .din2(mul_ln73_201_fu_3385_p2),
    .dout(grp_fu_5593_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U971(
    .din0(w_201_fu_3433_p4),
    .din1(grp_fu_5602_p1),
    .din2(mul_ln73_203_fu_3423_p2),
    .dout(grp_fu_5602_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U972(
    .din0(w_202_fu_3447_p4),
    .din1(grp_fu_5611_p1),
    .din2(grp_fu_5620_p3),
    .dout(grp_fu_5611_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U973(
    .din0(w_204_fu_3485_p4),
    .din1(grp_fu_5620_p1),
    .din2(mul_ln73_206_fu_3475_p2),
    .dout(grp_fu_5620_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U974(
    .din0(w_206_fu_3577_p4),
    .din1(grp_fu_5629_p1),
    .din2(mul_ln73_208_fu_3567_p2),
    .dout(grp_fu_5629_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U975(
    .din0(w_208_fu_3615_p4),
    .din1(grp_fu_5638_p1),
    .din2(mul_ln73_210_fu_3605_p2),
    .dout(grp_fu_5638_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U976(
    .din0(w_210_fu_3653_p4),
    .din1(grp_fu_5647_p1),
    .din2(mul_ln73_212_fu_3643_p2),
    .dout(grp_fu_5647_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U977(
    .din0(w_211_fu_3667_p4),
    .din1(grp_fu_5656_p1),
    .din2(grp_fu_5665_p3),
    .dout(grp_fu_5656_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U978(
    .din0(w_213_fu_3705_p4),
    .din1(grp_fu_5665_p1),
    .din2(mul_ln73_215_fu_3695_p2),
    .dout(grp_fu_5665_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U979(
    .din0(w_215_fu_3743_p4),
    .din1(grp_fu_5674_p1),
    .din2(mul_ln73_217_fu_3733_p2),
    .dout(grp_fu_5674_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U980(
    .din0(w_217_fu_3781_p4),
    .din1(grp_fu_5683_p1),
    .din2(mul_ln73_219_fu_3771_p2),
    .dout(grp_fu_5683_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U981(
    .din0(w_219_fu_3819_p4),
    .din1(grp_fu_5692_p1),
    .din2(mul_ln73_221_fu_3809_p2),
    .dout(grp_fu_5692_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U982(
    .din0(w_220_fu_3833_p4),
    .din1(grp_fu_5701_p1),
    .din2(grp_fu_5710_p3),
    .dout(grp_fu_5701_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U983(
    .din0(w_222_fu_3871_p4),
    .din1(grp_fu_5710_p1),
    .din2(mul_ln73_224_fu_3861_p2),
    .dout(grp_fu_5710_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U984(
    .din0(w_224_fu_3963_p4),
    .din1(grp_fu_5719_p1),
    .din2(mul_ln73_226_fu_3953_p2),
    .dout(grp_fu_5719_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U985(
    .din0(w_226_fu_4001_p4),
    .din1(grp_fu_5728_p1),
    .din2(mul_ln73_228_fu_3991_p2),
    .dout(grp_fu_5728_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U986(
    .din0(w_228_fu_4039_p4),
    .din1(grp_fu_5737_p1),
    .din2(mul_ln73_230_fu_4029_p2),
    .dout(grp_fu_5737_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U987(
    .din0(w_229_fu_4053_p4),
    .din1(grp_fu_5746_p1),
    .din2(grp_fu_5755_p3),
    .dout(grp_fu_5746_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U988(
    .din0(w_231_fu_4091_p4),
    .din1(grp_fu_5755_p1),
    .din2(mul_ln73_233_fu_4081_p2),
    .dout(grp_fu_5755_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U989(
    .din0(w_233_fu_4129_p4),
    .din1(grp_fu_5764_p1),
    .din2(mul_ln73_235_fu_4119_p2),
    .dout(grp_fu_5764_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U990(
    .din0(w_235_fu_4167_p4),
    .din1(grp_fu_5773_p1),
    .din2(mul_ln73_237_fu_4157_p2),
    .dout(grp_fu_5773_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U991(
    .din0(w_237_fu_4205_p4),
    .din1(grp_fu_5782_p1),
    .din2(mul_ln73_239_fu_4195_p2),
    .dout(grp_fu_5782_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U992(
    .din0(w_238_fu_4219_p4),
    .din1(grp_fu_5791_p1),
    .din2(grp_fu_5800_p3),
    .dout(grp_fu_5791_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U993(
    .din0(w_240_fu_4257_p4),
    .din1(grp_fu_5800_p1),
    .din2(mul_ln73_242_fu_4247_p2),
    .dout(grp_fu_5800_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U994(
    .din0(w_242_fu_4349_p4),
    .din1(grp_fu_5809_p1),
    .din2(mul_ln73_244_fu_4339_p2),
    .dout(grp_fu_5809_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U995(
    .din0(w_244_fu_4387_p4),
    .din1(grp_fu_5818_p1),
    .din2(mul_ln73_246_fu_4377_p2),
    .dout(grp_fu_5818_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U996(
    .din0(w_246_fu_4425_p4),
    .din1(grp_fu_5827_p1),
    .din2(mul_ln73_248_fu_4415_p2),
    .dout(grp_fu_5827_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U997(
    .din0(w_247_fu_4439_p4),
    .din1(grp_fu_5836_p1),
    .din2(grp_fu_5845_p3),
    .dout(grp_fu_5836_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U998(
    .din0(w_249_fu_4477_p4),
    .din1(grp_fu_5845_p1),
    .din2(mul_ln73_251_fu_4467_p2),
    .dout(grp_fu_5845_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U999(
    .din0(w_251_fu_4515_p4),
    .din1(grp_fu_5854_p1),
    .din2(mul_ln73_253_fu_4505_p2),
    .dout(grp_fu_5854_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1000(
    .din0(w_253_fu_4553_p4),
    .din1(grp_fu_5863_p1),
    .din2(mul_ln73_255_fu_4543_p2),
    .dout(grp_fu_5863_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1001(
    .din0(w_255_fu_4591_p4),
    .din1(grp_fu_5872_p1),
    .din2(mul_ln73_257_fu_4581_p2),
    .dout(grp_fu_5872_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U1002(
    .din0(w_256_fu_4605_p4),
    .din1(grp_fu_5881_p1),
    .din2(grp_fu_5890_p3),
    .dout(grp_fu_5881_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1003(
    .din0(w_258_fu_4643_p4),
    .din1(grp_fu_5890_p1),
    .din2(mul_ln73_260_fu_4633_p2),
    .dout(grp_fu_5890_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1004(
    .din0(w_260_fu_4735_p4),
    .din1(grp_fu_5899_p1),
    .din2(mul_ln73_262_fu_4725_p2),
    .dout(grp_fu_5899_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1005(
    .din0(w_262_fu_4773_p4),
    .din1(grp_fu_5908_p1),
    .din2(mul_ln73_264_fu_4763_p2),
    .dout(grp_fu_5908_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1006(
    .din0(w_264_fu_4811_p4),
    .din1(grp_fu_5917_p1),
    .din2(mul_ln73_266_fu_4801_p2),
    .dout(grp_fu_5917_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U1007(
    .din0(w_265_fu_4825_p4),
    .din1(grp_fu_5926_p1),
    .din2(grp_fu_5935_p3),
    .dout(grp_fu_5926_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1008(
    .din0(w_267_fu_4863_p4),
    .din1(grp_fu_5935_p1),
    .din2(mul_ln73_269_fu_4853_p2),
    .dout(grp_fu_5935_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1009(
    .din0(w_269_fu_4901_p4),
    .din1(grp_fu_5944_p1),
    .din2(mul_ln73_271_fu_4891_p2),
    .dout(grp_fu_5944_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1010(
    .din0(w_271_fu_4939_p4),
    .din1(grp_fu_5953_p1),
    .din2(mul_ln73_273_fu_4929_p2),
    .dout(grp_fu_5953_p3)
);

myproject_mac_muladd_6s_6ns_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6s_6ns_12s_13_1_1_U1011(
    .din0(w_273_fu_4977_p4),
    .din1(grp_fu_5962_p1),
    .din2(mul_ln73_275_fu_4967_p2),
    .dout(grp_fu_5962_p3)
);

myproject_mac_muladd_6s_6ns_13s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_6s_6ns_13s_14_1_1_U1012(
    .din0(w_274_fu_4991_p4),
    .din1(grp_fu_5971_p1),
    .din2(grp_fu_5980_p3),
    .dout(grp_fu_5971_p3)
);

myproject_mac_muladd_6ns_4s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_6ns_4s_12s_13_1_1_U1013(
    .din0(grp_fu_5980_p0),
    .din1(tmp_fu_5029_p4),
    .din2(mul_ln73_278_fu_5019_p2),
    .dout(grp_fu_5980_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_0_preg <= add_ln58_189_cast_fu_5145_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_1_preg <= add_ln58_207_cast_fu_5197_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_2_preg <= add_ln58_225_cast_fu_5249_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_3_preg <= add_ln58_243_cast_fu_5301_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_4_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_4_preg <= add_ln58_261_cast_fu_5353_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_5_preg <= 19'd0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_return_5_preg <= sext_ln46_fu_5405_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902 <= ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_37)) begin
        if ((ap_phi_mux_do_init_phi_fu_603_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022 <= ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_10714_i4_reg_2104 <= add_ln58_279_fu_5399_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_10714_i4_reg_2104 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_179_i14_reg_2034 <= add_ln58_189_fu_5139_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_179_i14_reg_2034 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_3510_i12_reg_2048 <= add_ln58_207_fu_5191_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_3510_i12_reg_2048 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_5311_i10_reg_2062 <= add_ln58_225_fu_5243_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_5311_i10_reg_2062 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_7112_i8_reg_2076 <= add_ln58_243_fu_5295_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_7112_i8_reg_2076 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        conv_i_i22_8913_i6_reg_2090 <= add_ln58_261_fu_5347_p2;
    end else if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        conv_i_i22_8913_i6_reg_2090 <= 18'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_6269 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_599 <= 1'd0;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_6269 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_599 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
        end else if ((1'b1 == 1'b1)) begin
            p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902 <= ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_534)) begin
        if ((do_init_reg_599 == 1'd0)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
        end else if ((1'b1 == 1'b1)) begin
            void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022 <= ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_6269 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index3_reg_615 <= w_index_reg_6264;
    end else if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln46_reg_6269 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        w_index3_reg_615 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln58_174_reg_6273 <= add_ln58_174_fu_3119_p2;
        add_ln58_178_reg_6278 <= add_ln58_178_fu_3134_p2;
        add_ln58_182_reg_6283 <= add_ln58_182_fu_3146_p2;
        add_ln58_186_reg_6288 <= add_ln58_186_fu_3161_p2;
        add_ln58_192_reg_6293 <= add_ln58_192_fu_3505_p2;
        add_ln58_196_reg_6298 <= add_ln58_196_fu_3520_p2;
        add_ln58_200_reg_6303 <= add_ln58_200_fu_3532_p2;
        add_ln58_204_reg_6308 <= add_ln58_204_fu_3547_p2;
        add_ln58_210_reg_6313 <= add_ln58_210_fu_3891_p2;
        add_ln58_214_reg_6318 <= add_ln58_214_fu_3906_p2;
        add_ln58_218_reg_6323 <= add_ln58_218_fu_3918_p2;
        add_ln58_222_reg_6328 <= add_ln58_222_fu_3933_p2;
        add_ln58_228_reg_6333 <= add_ln58_228_fu_4277_p2;
        add_ln58_232_reg_6338 <= add_ln58_232_fu_4292_p2;
        add_ln58_236_reg_6343 <= add_ln58_236_fu_4304_p2;
        add_ln58_240_reg_6348 <= add_ln58_240_fu_4319_p2;
        add_ln58_246_reg_6353 <= add_ln58_246_fu_4663_p2;
        add_ln58_250_reg_6358 <= add_ln58_250_fu_4678_p2;
        add_ln58_254_reg_6363 <= add_ln58_254_fu_4690_p2;
        add_ln58_258_reg_6368 <= add_ln58_258_fu_4705_p2;
        add_ln58_264_reg_6373 <= add_ln58_264_fu_5049_p2;
        add_ln58_268_reg_6378 <= add_ln58_268_fu_5064_p2;
        add_ln58_272_reg_6383 <= add_ln58_272_fu_5076_p2;
        add_ln58_276_reg_6388 <= add_ln58_276_fu_5091_p2;
        icmp_ln46_reg_6269 <= icmp_ln46_fu_2345_p2;
        icmp_ln46_reg_6269_pp0_iter1_reg <= icmp_ln46_reg_6269;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w_index_reg_6264 <= w_index_fu_2339_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln46_reg_6269 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_603_p6 = 1'd1;
        end else if ((icmp_ln46_reg_6269 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_603_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_603_p6 = do_init_reg_599;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_603_p6 = do_init_reg_599;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_phi_fu_1390_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_phi_fu_1390_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_phi_fu_1402_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_phi_fu_1402_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_phi_fu_1414_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_phi_fu_1414_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_phi_fu_1426_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_phi_fu_1426_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_phi_fu_1438_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_phi_fu_1438_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_phi_fu_1450_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_phi_fu_1450_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_phi_fu_1462_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_phi_fu_1462_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_phi_fu_1474_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_phi_fu_1474_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_phi_fu_1486_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_phi_fu_1486_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_phi_fu_1498_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_phi_fu_1498_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_phi_fu_1510_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_phi_fu_1510_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_phi_fu_1522_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_phi_fu_1522_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_phi_fu_1534_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_phi_fu_1534_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_phi_fu_1546_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_phi_fu_1546_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_phi_fu_1558_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_phi_fu_1558_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_phi_fu_1570_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_phi_fu_1570_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_phi_fu_1582_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_phi_fu_1582_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_phi_fu_1594_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_phi_fu_1594_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_phi_fu_1606_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_phi_fu_1606_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_phi_fu_1618_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_phi_fu_1618_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_phi_fu_1630_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_phi_fu_1630_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_phi_fu_1642_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_phi_fu_1642_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_phi_fu_1654_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_phi_fu_1654_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_phi_fu_1666_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_phi_fu_1666_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_phi_fu_1678_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_phi_fu_1678_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_phi_fu_1690_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_phi_fu_1690_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_phi_fu_1702_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_phi_fu_1702_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_phi_fu_1714_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_phi_fu_1714_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_phi_fu_1726_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_phi_fu_1726_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_phi_fu_1738_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_phi_fu_1738_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_phi_fu_1750_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_phi_fu_1750_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_phi_fu_1762_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_phi_fu_1762_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_phi_fu_1774_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_phi_fu_1774_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_phi_fu_1786_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_phi_fu_1786_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_phi_fu_1798_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_phi_fu_1798_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_phi_fu_1810_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_phi_fu_1810_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_phi_fu_1822_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_phi_fu_1822_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_phi_fu_1834_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_phi_fu_1834_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_phi_fu_1846_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_phi_fu_1846_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_phi_fu_1858_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_phi_fu_1858_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_phi_fu_1870_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_phi_fu_1870_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_phi_fu_1882_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_phi_fu_1882_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_phi_fu_1894_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_phi_fu_1894_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_phi_fu_1906_p4 = p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
    end else begin
        ap_phi_mux_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_phi_fu_1906_p4 = ap_phi_reg_pp0_iter1_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_phi_fu_1918_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_phi_fu_1918_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_phi_fu_1930_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_phi_fu_1930_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_phi_fu_1942_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_phi_fu_1942_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_phi_fu_1954_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_phi_fu_1954_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_phi_fu_1966_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_phi_fu_1966_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_phi_fu_1978_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_phi_fu_1978_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_phi_fu_1990_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_phi_fu_1990_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_phi_fu_2002_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_phi_fu_2002_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_phi_fu_2014_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_phi_fu_2014_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010;
    end
end

always @ (*) begin
    if ((do_init_reg_599 == 1'd0)) begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_phi_fu_2026_p4 = void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
    end else begin
        ap_phi_mux_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_phi_fu_2026_p4 = ap_phi_reg_pp0_iter1_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_540)) begin
        if ((icmp_ln46_reg_6269 == 1'd1)) begin
            ap_phi_mux_w_index3_phi_fu_619_p6 = 2'd0;
        end else if ((icmp_ln46_reg_6269 == 1'd0)) begin
            ap_phi_mux_w_index3_phi_fu_619_p6 = w_index_reg_6264;
        end else begin
            ap_phi_mux_w_index3_phi_fu_619_p6 = w_index3_reg_615;
        end
    end else begin
        ap_phi_mux_w_index3_phi_fu_619_p6 = w_index3_reg_615;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_2345_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_0 = add_ln58_189_cast_fu_5145_p1;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_1 = add_ln58_207_cast_fu_5197_p1;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_2 = add_ln58_225_cast_fu_5249_p1;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_3 = add_ln58_243_cast_fu_5301_p1;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_4 = add_ln58_261_cast_fu_5353_p1;
    end else begin
        ap_return_4 = ap_return_4_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln46_reg_6269_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_return_5 = sext_ln46_fu_5405_p1;
    end else begin
        ap_return_5 = ap_return_5_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w14_ce0_local = 1'b1;
    end else begin
        w14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_38_fu_2393_p7 = 'bx;

assign a_39_fu_2431_p7 = 'bx;

assign a_40_fu_2479_p7 = 'bx;

assign a_41_fu_2517_p7 = 'bx;

assign a_42_fu_2565_p7 = 'bx;

assign a_43_fu_2603_p7 = 'bx;

assign a_44_fu_2641_p7 = 'bx;

assign a_45_fu_2689_p7 = 'bx;

assign a_46_fu_2727_p7 = 'bx;

assign a_47_fu_2775_p7 = 'bx;

assign a_48_fu_2813_p7 = 'bx;

assign a_49_fu_2861_p7 = 'bx;

assign a_50_fu_2899_p7 = 'bx;

assign a_51_fu_2947_p7 = 'bx;

assign a_52_fu_2985_p7 = 'bx;

assign a_53_fu_3023_p7 = 'bx;

assign a_54_fu_3071_p7 = 'bx;

assign a_fu_2351_p7 = 'bx;

assign add_ln58_174_fu_3119_p2 = ($signed(sext_ln58_173_fu_3116_p1) + $signed(sext_ln58_172_fu_3113_p1));

assign add_ln58_178_fu_3134_p2 = ($signed(sext_ln58_177_fu_3131_p1) + $signed(sext_ln58_175_fu_3125_p1));

assign add_ln58_179_fu_5103_p2 = ($signed(sext_ln58_178_fu_5100_p1) + $signed(sext_ln58_174_fu_5097_p1));

assign add_ln58_182_fu_3146_p2 = ($signed(sext_ln58_181_fu_3143_p1) + $signed(sext_ln58_180_fu_3140_p1));

assign add_ln58_186_fu_3161_p2 = ($signed(sext_ln58_185_fu_3158_p1) + $signed(sext_ln58_183_fu_3152_p1));

assign add_ln58_187_fu_5119_p2 = ($signed(sext_ln58_186_fu_5116_p1) + $signed(sext_ln58_182_fu_5113_p1));

assign add_ln58_188_fu_5129_p2 = ($signed(sext_ln58_187_fu_5125_p1) + $signed(sext_ln58_179_fu_5109_p1));

assign add_ln58_189_cast_fu_5145_p1 = add_ln58_189_fu_5139_p2;

assign add_ln58_189_fu_5139_p2 = ($signed(conv_i_i22_179_i14_reg_2034) + $signed(sext_ln58_188_fu_5135_p1));

assign add_ln58_192_fu_3505_p2 = ($signed(sext_ln58_191_fu_3502_p1) + $signed(sext_ln58_190_fu_3499_p1));

assign add_ln58_196_fu_3520_p2 = ($signed(sext_ln58_195_fu_3517_p1) + $signed(sext_ln58_193_fu_3511_p1));

assign add_ln58_197_fu_5155_p2 = ($signed(sext_ln58_196_fu_5152_p1) + $signed(sext_ln58_192_fu_5149_p1));

assign add_ln58_200_fu_3532_p2 = ($signed(sext_ln58_199_fu_3529_p1) + $signed(sext_ln58_198_fu_3526_p1));

assign add_ln58_204_fu_3547_p2 = ($signed(sext_ln58_203_fu_3544_p1) + $signed(sext_ln58_201_fu_3538_p1));

assign add_ln58_205_fu_5171_p2 = ($signed(sext_ln58_204_fu_5168_p1) + $signed(sext_ln58_200_fu_5165_p1));

assign add_ln58_206_fu_5181_p2 = ($signed(sext_ln58_205_fu_5177_p1) + $signed(sext_ln58_197_fu_5161_p1));

assign add_ln58_207_cast_fu_5197_p1 = add_ln58_207_fu_5191_p2;

assign add_ln58_207_fu_5191_p2 = ($signed(conv_i_i22_3510_i12_reg_2048) + $signed(sext_ln58_206_fu_5187_p1));

assign add_ln58_210_fu_3891_p2 = ($signed(sext_ln58_209_fu_3888_p1) + $signed(sext_ln58_208_fu_3885_p1));

assign add_ln58_214_fu_3906_p2 = ($signed(sext_ln58_213_fu_3903_p1) + $signed(sext_ln58_211_fu_3897_p1));

assign add_ln58_215_fu_5207_p2 = ($signed(sext_ln58_214_fu_5204_p1) + $signed(sext_ln58_210_fu_5201_p1));

assign add_ln58_218_fu_3918_p2 = ($signed(sext_ln58_217_fu_3915_p1) + $signed(sext_ln58_216_fu_3912_p1));

assign add_ln58_222_fu_3933_p2 = ($signed(sext_ln58_221_fu_3930_p1) + $signed(sext_ln58_219_fu_3924_p1));

assign add_ln58_223_fu_5223_p2 = ($signed(sext_ln58_222_fu_5220_p1) + $signed(sext_ln58_218_fu_5217_p1));

assign add_ln58_224_fu_5233_p2 = ($signed(sext_ln58_223_fu_5229_p1) + $signed(sext_ln58_215_fu_5213_p1));

assign add_ln58_225_cast_fu_5249_p1 = add_ln58_225_fu_5243_p2;

assign add_ln58_225_fu_5243_p2 = ($signed(conv_i_i22_5311_i10_reg_2062) + $signed(sext_ln58_224_fu_5239_p1));

assign add_ln58_228_fu_4277_p2 = ($signed(sext_ln58_227_fu_4274_p1) + $signed(sext_ln58_226_fu_4271_p1));

assign add_ln58_232_fu_4292_p2 = ($signed(sext_ln58_231_fu_4289_p1) + $signed(sext_ln58_229_fu_4283_p1));

assign add_ln58_233_fu_5259_p2 = ($signed(sext_ln58_232_fu_5256_p1) + $signed(sext_ln58_228_fu_5253_p1));

assign add_ln58_236_fu_4304_p2 = ($signed(sext_ln58_235_fu_4301_p1) + $signed(sext_ln58_234_fu_4298_p1));

assign add_ln58_240_fu_4319_p2 = ($signed(sext_ln58_239_fu_4316_p1) + $signed(sext_ln58_237_fu_4310_p1));

assign add_ln58_241_fu_5275_p2 = ($signed(sext_ln58_240_fu_5272_p1) + $signed(sext_ln58_236_fu_5269_p1));

assign add_ln58_242_fu_5285_p2 = ($signed(sext_ln58_241_fu_5281_p1) + $signed(sext_ln58_233_fu_5265_p1));

assign add_ln58_243_cast_fu_5301_p1 = add_ln58_243_fu_5295_p2;

assign add_ln58_243_fu_5295_p2 = ($signed(conv_i_i22_7112_i8_reg_2076) + $signed(sext_ln58_242_fu_5291_p1));

assign add_ln58_246_fu_4663_p2 = ($signed(sext_ln58_245_fu_4660_p1) + $signed(sext_ln58_244_fu_4657_p1));

assign add_ln58_250_fu_4678_p2 = ($signed(sext_ln58_249_fu_4675_p1) + $signed(sext_ln58_247_fu_4669_p1));

assign add_ln58_251_fu_5311_p2 = ($signed(sext_ln58_250_fu_5308_p1) + $signed(sext_ln58_246_fu_5305_p1));

assign add_ln58_254_fu_4690_p2 = ($signed(sext_ln58_253_fu_4687_p1) + $signed(sext_ln58_252_fu_4684_p1));

assign add_ln58_258_fu_4705_p2 = ($signed(sext_ln58_257_fu_4702_p1) + $signed(sext_ln58_255_fu_4696_p1));

assign add_ln58_259_fu_5327_p2 = ($signed(sext_ln58_258_fu_5324_p1) + $signed(sext_ln58_254_fu_5321_p1));

assign add_ln58_260_fu_5337_p2 = ($signed(sext_ln58_259_fu_5333_p1) + $signed(sext_ln58_251_fu_5317_p1));

assign add_ln58_261_cast_fu_5353_p1 = add_ln58_261_fu_5347_p2;

assign add_ln58_261_fu_5347_p2 = ($signed(conv_i_i22_8913_i6_reg_2090) + $signed(sext_ln58_260_fu_5343_p1));

assign add_ln58_264_fu_5049_p2 = ($signed(sext_ln58_263_fu_5046_p1) + $signed(sext_ln58_262_fu_5043_p1));

assign add_ln58_268_fu_5064_p2 = ($signed(sext_ln58_267_fu_5061_p1) + $signed(sext_ln58_265_fu_5055_p1));

assign add_ln58_269_fu_5363_p2 = ($signed(sext_ln58_268_fu_5360_p1) + $signed(sext_ln58_264_fu_5357_p1));

assign add_ln58_272_fu_5076_p2 = ($signed(sext_ln58_271_fu_5073_p1) + $signed(sext_ln58_270_fu_5070_p1));

assign add_ln58_276_fu_5091_p2 = ($signed(sext_ln58_275_fu_5088_p1) + $signed(sext_ln58_273_fu_5082_p1));

assign add_ln58_277_fu_5379_p2 = ($signed(sext_ln58_276_fu_5376_p1) + $signed(sext_ln58_272_fu_5373_p1));

assign add_ln58_278_fu_5389_p2 = ($signed(sext_ln58_277_fu_5385_p1) + $signed(sext_ln58_269_fu_5369_p1));

assign add_ln58_279_fu_5399_p2 = ($signed(conv_i_i22_10714_i4_reg_2104) + $signed(sext_ln58_278_fu_5395_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_37 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_534 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_540 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_870_reg_1386 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_871_reg_1398 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_872_reg_1410 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_873_reg_1422 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_874_reg_1434 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_875_reg_1446 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_876_reg_1458 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_877_reg_1470 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_878_reg_1482 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_879_reg_1494 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_880_reg_1506 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_881_reg_1518 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_882_reg_1530 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_883_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_884_reg_1554 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_885_reg_1566 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_886_reg_1578 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_887_reg_1590 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_888_reg_1602 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_889_reg_1614 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_890_reg_1626 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_891_reg_1638 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_892_reg_1650 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_893_reg_1662 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_894_reg_1674 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_895_reg_1686 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_896_reg_1698 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_897_reg_1710 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_898_reg_1722 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_899_reg_1734 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_900_reg_1746 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_901_reg_1758 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_902_reg_1770 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_903_reg_1782 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_904_reg_1794 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_905_reg_1806 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_906_reg_1818 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_907_reg_1830 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_908_reg_1842 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_909_reg_1854 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_910_reg_1866 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_911_reg_1878 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_912_reg_1890 = 'bx;

assign ap_phi_reg_pp0_iter0_p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_913_reg_1902 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_171_reg_1914 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_172_reg_1926 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_173_reg_1938 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_174_reg_1950 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_175_reg_1962 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_176_reg_1974 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_177_reg_1986 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_178_reg_1998 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_179_reg_2010 = 'bx;

assign ap_phi_reg_pp0_iter0_void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_180_reg_2022 = 'bx;

assign grp_fu_5449_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5458_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5467_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5476_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5485_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5494_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5503_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5512_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5521_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5530_p1 = zext_ln73_56_fu_3101_p1;

assign grp_fu_5539_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5548_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5557_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5566_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5575_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5584_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5593_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5602_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5611_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5620_p1 = zext_ln73_56_fu_3101_p1;

assign grp_fu_5629_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5638_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5647_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5656_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5665_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5674_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5683_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5692_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5701_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5710_p1 = zext_ln73_56_fu_3101_p1;

assign grp_fu_5719_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5728_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5737_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5746_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5755_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5764_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5773_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5782_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5791_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5800_p1 = zext_ln73_56_fu_3101_p1;

assign grp_fu_5809_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5818_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5827_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5836_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5845_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5854_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5863_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5872_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5881_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5890_p1 = zext_ln73_56_fu_3101_p1;

assign grp_fu_5899_p1 = zext_ln73_40_fu_2423_p1;

assign grp_fu_5908_p1 = zext_ln73_42_fu_2509_p1;

assign grp_fu_5917_p1 = zext_ln73_44_fu_2595_p1;

assign grp_fu_5926_p1 = zext_ln73_45_fu_2633_p1;

assign grp_fu_5935_p1 = zext_ln73_47_fu_2719_p1;

assign grp_fu_5944_p1 = zext_ln73_49_fu_2805_p1;

assign grp_fu_5953_p1 = zext_ln73_51_fu_2891_p1;

assign grp_fu_5962_p1 = zext_ln73_53_fu_2977_p1;

assign grp_fu_5971_p1 = zext_ln73_54_fu_3015_p1;

assign grp_fu_5980_p0 = grp_fu_5980_p00;

assign grp_fu_5980_p00 = a_54_fu_3071_p9;

assign icmp_ln46_fu_2345_p2 = ((ap_phi_mux_w_index3_phi_fu_619_p6 == 2'd2) ? 1'b1 : 1'b0);

assign mul_ln73_174_fu_2469_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_176_fu_2555_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_179_fu_2679_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_181_fu_2765_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_183_fu_2851_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_185_fu_2937_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_188_fu_3061_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_190_fu_3181_p1 = zext_ln73_fu_2375_p1;

assign mul_ln73_192_fu_3219_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_194_fu_3257_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_197_fu_3309_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_199_fu_3347_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_201_fu_3385_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_203_fu_3423_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_206_fu_3475_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_208_fu_3567_p1 = zext_ln73_fu_2375_p1;

assign mul_ln73_210_fu_3605_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_212_fu_3643_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_215_fu_3695_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_217_fu_3733_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_219_fu_3771_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_221_fu_3809_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_224_fu_3861_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_226_fu_3953_p1 = zext_ln73_fu_2375_p1;

assign mul_ln73_228_fu_3991_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_230_fu_4029_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_233_fu_4081_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_235_fu_4119_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_237_fu_4157_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_239_fu_4195_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_242_fu_4247_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_244_fu_4339_p1 = zext_ln73_fu_2375_p1;

assign mul_ln73_246_fu_4377_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_248_fu_4415_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_251_fu_4467_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_253_fu_4505_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_255_fu_4543_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_257_fu_4581_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_260_fu_4633_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_262_fu_4725_p1 = zext_ln73_fu_2375_p1;

assign mul_ln73_264_fu_4763_p1 = zext_ln73_41_fu_2461_p1;

assign mul_ln73_266_fu_4801_p1 = zext_ln73_43_fu_2547_p1;

assign mul_ln73_269_fu_4853_p1 = zext_ln73_46_fu_2671_p1;

assign mul_ln73_271_fu_4891_p1 = zext_ln73_48_fu_2757_p1;

assign mul_ln73_273_fu_4929_p1 = zext_ln73_50_fu_2843_p1;

assign mul_ln73_275_fu_4967_p1 = zext_ln73_52_fu_2929_p1;

assign mul_ln73_278_fu_5019_p1 = zext_ln73_55_fu_3053_p1;

assign mul_ln73_fu_2383_p1 = zext_ln73_fu_2375_p1;

assign sext_ln46_fu_5405_p1 = add_ln58_279_fu_5399_p2;

assign sext_ln58_172_fu_3113_p1 = grp_fu_5449_p3;

assign sext_ln58_173_fu_3116_p1 = grp_fu_5458_p3;

assign sext_ln58_174_fu_5097_p1 = $signed(add_ln58_174_reg_6273);

assign sext_ln58_175_fu_3125_p1 = grp_fu_5467_p3;

assign sext_ln58_177_fu_3131_p1 = grp_fu_5476_p3;

assign sext_ln58_178_fu_5100_p1 = $signed(add_ln58_178_reg_6278);

assign sext_ln58_179_fu_5109_p1 = $signed(add_ln58_179_fu_5103_p2);

assign sext_ln58_180_fu_3140_p1 = grp_fu_5494_p3;

assign sext_ln58_181_fu_3143_p1 = grp_fu_5503_p3;

assign sext_ln58_182_fu_5113_p1 = $signed(add_ln58_182_reg_6283);

assign sext_ln58_183_fu_3152_p1 = grp_fu_5512_p3;

assign sext_ln58_185_fu_3158_p1 = grp_fu_5521_p3;

assign sext_ln58_186_fu_5116_p1 = $signed(add_ln58_186_reg_6288);

assign sext_ln58_187_fu_5125_p1 = $signed(add_ln58_187_fu_5119_p2);

assign sext_ln58_188_fu_5135_p1 = $signed(add_ln58_188_fu_5129_p2);

assign sext_ln58_190_fu_3499_p1 = grp_fu_5539_p3;

assign sext_ln58_191_fu_3502_p1 = grp_fu_5548_p3;

assign sext_ln58_192_fu_5149_p1 = $signed(add_ln58_192_reg_6293);

assign sext_ln58_193_fu_3511_p1 = grp_fu_5557_p3;

assign sext_ln58_195_fu_3517_p1 = grp_fu_5566_p3;

assign sext_ln58_196_fu_5152_p1 = $signed(add_ln58_196_reg_6298);

assign sext_ln58_197_fu_5161_p1 = $signed(add_ln58_197_fu_5155_p2);

assign sext_ln58_198_fu_3526_p1 = grp_fu_5584_p3;

assign sext_ln58_199_fu_3529_p1 = grp_fu_5593_p3;

assign sext_ln58_200_fu_5165_p1 = $signed(add_ln58_200_reg_6303);

assign sext_ln58_201_fu_3538_p1 = grp_fu_5602_p3;

assign sext_ln58_203_fu_3544_p1 = grp_fu_5611_p3;

assign sext_ln58_204_fu_5168_p1 = $signed(add_ln58_204_reg_6308);

assign sext_ln58_205_fu_5177_p1 = $signed(add_ln58_205_fu_5171_p2);

assign sext_ln58_206_fu_5187_p1 = $signed(add_ln58_206_fu_5181_p2);

assign sext_ln58_208_fu_3885_p1 = grp_fu_5629_p3;

assign sext_ln58_209_fu_3888_p1 = grp_fu_5638_p3;

assign sext_ln58_210_fu_5201_p1 = $signed(add_ln58_210_reg_6313);

assign sext_ln58_211_fu_3897_p1 = grp_fu_5647_p3;

assign sext_ln58_213_fu_3903_p1 = grp_fu_5656_p3;

assign sext_ln58_214_fu_5204_p1 = $signed(add_ln58_214_reg_6318);

assign sext_ln58_215_fu_5213_p1 = $signed(add_ln58_215_fu_5207_p2);

assign sext_ln58_216_fu_3912_p1 = grp_fu_5674_p3;

assign sext_ln58_217_fu_3915_p1 = grp_fu_5683_p3;

assign sext_ln58_218_fu_5217_p1 = $signed(add_ln58_218_reg_6323);

assign sext_ln58_219_fu_3924_p1 = grp_fu_5692_p3;

assign sext_ln58_221_fu_3930_p1 = grp_fu_5701_p3;

assign sext_ln58_222_fu_5220_p1 = $signed(add_ln58_222_reg_6328);

assign sext_ln58_223_fu_5229_p1 = $signed(add_ln58_223_fu_5223_p2);

assign sext_ln58_224_fu_5239_p1 = $signed(add_ln58_224_fu_5233_p2);

assign sext_ln58_226_fu_4271_p1 = grp_fu_5719_p3;

assign sext_ln58_227_fu_4274_p1 = grp_fu_5728_p3;

assign sext_ln58_228_fu_5253_p1 = $signed(add_ln58_228_reg_6333);

assign sext_ln58_229_fu_4283_p1 = grp_fu_5737_p3;

assign sext_ln58_231_fu_4289_p1 = grp_fu_5746_p3;

assign sext_ln58_232_fu_5256_p1 = $signed(add_ln58_232_reg_6338);

assign sext_ln58_233_fu_5265_p1 = $signed(add_ln58_233_fu_5259_p2);

assign sext_ln58_234_fu_4298_p1 = grp_fu_5764_p3;

assign sext_ln58_235_fu_4301_p1 = grp_fu_5773_p3;

assign sext_ln58_236_fu_5269_p1 = $signed(add_ln58_236_reg_6343);

assign sext_ln58_237_fu_4310_p1 = grp_fu_5782_p3;

assign sext_ln58_239_fu_4316_p1 = grp_fu_5791_p3;

assign sext_ln58_240_fu_5272_p1 = $signed(add_ln58_240_reg_6348);

assign sext_ln58_241_fu_5281_p1 = $signed(add_ln58_241_fu_5275_p2);

assign sext_ln58_242_fu_5291_p1 = $signed(add_ln58_242_fu_5285_p2);

assign sext_ln58_244_fu_4657_p1 = grp_fu_5809_p3;

assign sext_ln58_245_fu_4660_p1 = grp_fu_5818_p3;

assign sext_ln58_246_fu_5305_p1 = $signed(add_ln58_246_reg_6353);

assign sext_ln58_247_fu_4669_p1 = grp_fu_5827_p3;

assign sext_ln58_249_fu_4675_p1 = grp_fu_5836_p3;

assign sext_ln58_250_fu_5308_p1 = $signed(add_ln58_250_reg_6358);

assign sext_ln58_251_fu_5317_p1 = $signed(add_ln58_251_fu_5311_p2);

assign sext_ln58_252_fu_4684_p1 = grp_fu_5854_p3;

assign sext_ln58_253_fu_4687_p1 = grp_fu_5863_p3;

assign sext_ln58_254_fu_5321_p1 = $signed(add_ln58_254_reg_6363);

assign sext_ln58_255_fu_4696_p1 = grp_fu_5872_p3;

assign sext_ln58_257_fu_4702_p1 = grp_fu_5881_p3;

assign sext_ln58_258_fu_5324_p1 = $signed(add_ln58_258_reg_6368);

assign sext_ln58_259_fu_5333_p1 = $signed(add_ln58_259_fu_5327_p2);

assign sext_ln58_260_fu_5343_p1 = $signed(add_ln58_260_fu_5337_p2);

assign sext_ln58_262_fu_5043_p1 = grp_fu_5899_p3;

assign sext_ln58_263_fu_5046_p1 = grp_fu_5908_p3;

assign sext_ln58_264_fu_5357_p1 = $signed(add_ln58_264_reg_6373);

assign sext_ln58_265_fu_5055_p1 = grp_fu_5917_p3;

assign sext_ln58_267_fu_5061_p1 = grp_fu_5926_p3;

assign sext_ln58_268_fu_5360_p1 = $signed(add_ln58_268_reg_6378);

assign sext_ln58_269_fu_5369_p1 = $signed(add_ln58_269_fu_5363_p2);

assign sext_ln58_270_fu_5070_p1 = grp_fu_5944_p3;

assign sext_ln58_271_fu_5073_p1 = grp_fu_5953_p3;

assign sext_ln58_272_fu_5373_p1 = $signed(add_ln58_272_reg_6383);

assign sext_ln58_273_fu_5082_p1 = grp_fu_5962_p3;

assign sext_ln58_275_fu_5088_p1 = grp_fu_5971_p3;

assign sext_ln58_276_fu_5376_p1 = $signed(add_ln58_276_reg_6388);

assign sext_ln58_277_fu_5385_p1 = $signed(add_ln58_277_fu_5379_p2);

assign sext_ln58_278_fu_5395_p1 = $signed(add_ln58_278_fu_5389_p2);

assign tmp_fu_5029_p4 = {{w14_q0[645:642]}};

assign w14_address0 = zext_ln46_fu_2334_p1;

assign w_170_fu_2413_p4 = {{w14_q0[11:6]}};

assign w_171_fu_2451_p4 = {{w14_q0[17:12]}};

assign w_172_fu_2499_p4 = {{w14_q0[23:18]}};

assign w_173_fu_2537_p4 = {{w14_q0[29:24]}};

assign w_174_fu_2585_p4 = {{w14_q0[35:30]}};

assign w_175_fu_2623_p4 = {{w14_q0[41:36]}};

assign w_176_fu_2661_p4 = {{w14_q0[47:42]}};

assign w_177_fu_2709_p4 = {{w14_q0[53:48]}};

assign w_178_fu_2747_p4 = {{w14_q0[59:54]}};

assign w_179_fu_2795_p4 = {{w14_q0[65:60]}};

assign w_180_fu_2833_p4 = {{w14_q0[71:66]}};

assign w_181_fu_2881_p4 = {{w14_q0[77:72]}};

assign w_182_fu_2919_p4 = {{w14_q0[83:78]}};

assign w_183_fu_2967_p4 = {{w14_q0[89:84]}};

assign w_184_fu_3005_p4 = {{w14_q0[95:90]}};

assign w_185_fu_3043_p4 = {{w14_q0[101:96]}};

assign w_186_fu_3091_p4 = {{w14_q0[107:102]}};

assign w_187_fu_3167_p4 = {{w14_q0[113:108]}};

assign w_188_fu_3191_p4 = {{w14_q0[119:114]}};

assign w_189_fu_3205_p4 = {{w14_q0[125:120]}};

assign w_190_fu_3229_p4 = {{w14_q0[131:126]}};

assign w_191_fu_3243_p4 = {{w14_q0[137:132]}};

assign w_192_fu_3267_p4 = {{w14_q0[143:138]}};

assign w_193_fu_3281_p4 = {{w14_q0[149:144]}};

assign w_194_fu_3295_p4 = {{w14_q0[155:150]}};

assign w_195_fu_3319_p4 = {{w14_q0[161:156]}};

assign w_196_fu_3333_p4 = {{w14_q0[167:162]}};

assign w_197_fu_3357_p4 = {{w14_q0[173:168]}};

assign w_198_fu_3371_p4 = {{w14_q0[179:174]}};

assign w_199_fu_3395_p4 = {{w14_q0[185:180]}};

assign w_200_fu_3409_p4 = {{w14_q0[191:186]}};

assign w_201_fu_3433_p4 = {{w14_q0[197:192]}};

assign w_202_fu_3447_p4 = {{w14_q0[203:198]}};

assign w_203_fu_3461_p4 = {{w14_q0[209:204]}};

assign w_204_fu_3485_p4 = {{w14_q0[215:210]}};

assign w_205_fu_3553_p4 = {{w14_q0[221:216]}};

assign w_206_fu_3577_p4 = {{w14_q0[227:222]}};

assign w_207_fu_3591_p4 = {{w14_q0[233:228]}};

assign w_208_fu_3615_p4 = {{w14_q0[239:234]}};

assign w_209_fu_3629_p4 = {{w14_q0[245:240]}};

assign w_210_fu_3653_p4 = {{w14_q0[251:246]}};

assign w_211_fu_3667_p4 = {{w14_q0[257:252]}};

assign w_212_fu_3681_p4 = {{w14_q0[263:258]}};

assign w_213_fu_3705_p4 = {{w14_q0[269:264]}};

assign w_214_fu_3719_p4 = {{w14_q0[275:270]}};

assign w_215_fu_3743_p4 = {{w14_q0[281:276]}};

assign w_216_fu_3757_p4 = {{w14_q0[287:282]}};

assign w_217_fu_3781_p4 = {{w14_q0[293:288]}};

assign w_218_fu_3795_p4 = {{w14_q0[299:294]}};

assign w_219_fu_3819_p4 = {{w14_q0[305:300]}};

assign w_220_fu_3833_p4 = {{w14_q0[311:306]}};

assign w_221_fu_3847_p4 = {{w14_q0[317:312]}};

assign w_222_fu_3871_p4 = {{w14_q0[323:318]}};

assign w_223_fu_3939_p4 = {{w14_q0[329:324]}};

assign w_224_fu_3963_p4 = {{w14_q0[335:330]}};

assign w_225_fu_3977_p4 = {{w14_q0[341:336]}};

assign w_226_fu_4001_p4 = {{w14_q0[347:342]}};

assign w_227_fu_4015_p4 = {{w14_q0[353:348]}};

assign w_228_fu_4039_p4 = {{w14_q0[359:354]}};

assign w_229_fu_4053_p4 = {{w14_q0[365:360]}};

assign w_230_fu_4067_p4 = {{w14_q0[371:366]}};

assign w_231_fu_4091_p4 = {{w14_q0[377:372]}};

assign w_232_fu_4105_p4 = {{w14_q0[383:378]}};

assign w_233_fu_4129_p4 = {{w14_q0[389:384]}};

assign w_234_fu_4143_p4 = {{w14_q0[395:390]}};

assign w_235_fu_4167_p4 = {{w14_q0[401:396]}};

assign w_236_fu_4181_p4 = {{w14_q0[407:402]}};

assign w_237_fu_4205_p4 = {{w14_q0[413:408]}};

assign w_238_fu_4219_p4 = {{w14_q0[419:414]}};

assign w_239_fu_4233_p4 = {{w14_q0[425:420]}};

assign w_240_fu_4257_p4 = {{w14_q0[431:426]}};

assign w_241_fu_4325_p4 = {{w14_q0[437:432]}};

assign w_242_fu_4349_p4 = {{w14_q0[443:438]}};

assign w_243_fu_4363_p4 = {{w14_q0[449:444]}};

assign w_244_fu_4387_p4 = {{w14_q0[455:450]}};

assign w_245_fu_4401_p4 = {{w14_q0[461:456]}};

assign w_246_fu_4425_p4 = {{w14_q0[467:462]}};

assign w_247_fu_4439_p4 = {{w14_q0[473:468]}};

assign w_248_fu_4453_p4 = {{w14_q0[479:474]}};

assign w_249_fu_4477_p4 = {{w14_q0[485:480]}};

assign w_250_fu_4491_p4 = {{w14_q0[491:486]}};

assign w_251_fu_4515_p4 = {{w14_q0[497:492]}};

assign w_252_fu_4529_p4 = {{w14_q0[503:498]}};

assign w_253_fu_4553_p4 = {{w14_q0[509:504]}};

assign w_254_fu_4567_p4 = {{w14_q0[515:510]}};

assign w_255_fu_4591_p4 = {{w14_q0[521:516]}};

assign w_256_fu_4605_p4 = {{w14_q0[527:522]}};

assign w_257_fu_4619_p4 = {{w14_q0[533:528]}};

assign w_258_fu_4643_p4 = {{w14_q0[539:534]}};

assign w_259_fu_4711_p4 = {{w14_q0[545:540]}};

assign w_260_fu_4735_p4 = {{w14_q0[551:546]}};

assign w_261_fu_4749_p4 = {{w14_q0[557:552]}};

assign w_262_fu_4773_p4 = {{w14_q0[563:558]}};

assign w_263_fu_4787_p4 = {{w14_q0[569:564]}};

assign w_264_fu_4811_p4 = {{w14_q0[575:570]}};

assign w_265_fu_4825_p4 = {{w14_q0[581:576]}};

assign w_266_fu_4839_p4 = {{w14_q0[587:582]}};

assign w_267_fu_4863_p4 = {{w14_q0[593:588]}};

assign w_268_fu_4877_p4 = {{w14_q0[599:594]}};

assign w_269_fu_4901_p4 = {{w14_q0[605:600]}};

assign w_270_fu_4915_p4 = {{w14_q0[611:606]}};

assign w_271_fu_4939_p4 = {{w14_q0[617:612]}};

assign w_272_fu_4953_p4 = {{w14_q0[623:618]}};

assign w_273_fu_4977_p4 = {{w14_q0[629:624]}};

assign w_274_fu_4991_p4 = {{w14_q0[635:630]}};

assign w_275_fu_5005_p4 = {{w14_q0[641:636]}};

assign w_fu_2371_p1 = w14_q0[5:0];

assign w_index_fu_2339_p2 = (ap_phi_mux_w_index3_phi_fu_619_p6 + 2'd1);

assign zext_ln46_fu_2334_p1 = ap_phi_mux_w_index3_phi_fu_619_p6;

assign zext_ln73_40_fu_2423_p1 = a_38_fu_2393_p9;

assign zext_ln73_41_fu_2461_p1 = a_39_fu_2431_p9;

assign zext_ln73_42_fu_2509_p1 = a_40_fu_2479_p9;

assign zext_ln73_43_fu_2547_p1 = a_41_fu_2517_p9;

assign zext_ln73_44_fu_2595_p1 = a_42_fu_2565_p9;

assign zext_ln73_45_fu_2633_p1 = a_43_fu_2603_p9;

assign zext_ln73_46_fu_2671_p1 = a_44_fu_2641_p9;

assign zext_ln73_47_fu_2719_p1 = a_45_fu_2689_p9;

assign zext_ln73_48_fu_2757_p1 = a_46_fu_2727_p9;

assign zext_ln73_49_fu_2805_p1 = a_47_fu_2775_p9;

assign zext_ln73_50_fu_2843_p1 = a_48_fu_2813_p9;

assign zext_ln73_51_fu_2891_p1 = a_49_fu_2861_p9;

assign zext_ln73_52_fu_2929_p1 = a_50_fu_2899_p9;

assign zext_ln73_53_fu_2977_p1 = a_51_fu_2947_p9;

assign zext_ln73_54_fu_3015_p1 = a_52_fu_2985_p9;

assign zext_ln73_55_fu_3053_p1 = a_53_fu_3023_p9;

assign zext_ln73_56_fu_3101_p1 = a_54_fu_3071_p9;

assign zext_ln73_fu_2375_p1 = a_fu_2351_p9;

endmodule //myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s
