<strong>vhdl-packages-regexp</strong> is a variable defined in `<code>vhdl-mode.el</code>'.</br>
Its value is <pre></br>
"\\<\\(\\(?:ieee\\|numeric_\\(?:bit\\|std\\)\\|st\\(?:andard\\|d\\(?:_logic_\\(?:1164\\|arith\\|misc\\|signed\\|textio\\|unsigned\\)\\)?\\)\\|textio\\|work\\)\\)\\>"</pre></br>
</br>
<strong id="documentation">Documentation:</strong></br>
Regexp for VHDL standardized packages and libraries.