

================================================================
== Vitis HLS Report for 'conv_accel_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Wed Dec 10 12:26:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        conv_accel_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      911|      911|  9.110 us|  9.110 us|  911|  911|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |      909|      909|        42|         28|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    27|        -|        -|    -|
|Expression           |        -|     -|        0|     3616|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      380|    -|
|Register             |        -|     -|     3025|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    27|     3025|     3996|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_24ns_24_4_1_U1   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U2   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U3   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U4   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U5   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U6   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U7   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U8   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U9   |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U10  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U11  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U12  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U13  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U14  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U15  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U16  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U17  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U18  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U19  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U20  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U21  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U22  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U23  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U24  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U25  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U26  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U27  |mac_muladd_16s_16s_24ns_24_4_1  |  i0 + i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln19_fu_857_p2                 |         +|   0|  0|  13|           6|           1|
    |add_ln21_1_fu_893_p2               |         +|   0|  0|  17|          10|           5|
    |add_ln21_fu_873_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln24_10_fu_1068_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_11_fu_1087_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_12_fu_1106_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_13_fu_1132_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_14_fu_1168_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_15_fu_1204_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_16_fu_1240_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_17_fu_1276_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_18_fu_1312_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_19_fu_1348_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_1_fu_924_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln24_20_fu_1384_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_21_fu_1400_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_22_fu_1416_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_23_fu_1432_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_24_fu_1448_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_25_fu_1464_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_26_fu_1480_p2             |         +|   0|  0|  64|          64|          64|
    |add_ln24_2_fu_940_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln24_3_fu_956_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln24_4_fu_972_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln24_54_fu_919_p2              |         +|   0|  0|  64|          64|           1|
    |add_ln24_55_fu_935_p2              |         +|   0|  0|  64|          64|           2|
    |add_ln24_56_fu_951_p2              |         +|   0|  0|  64|          64|           2|
    |add_ln24_57_fu_967_p2              |         +|   0|  0|  64|          64|           3|
    |add_ln24_58_fu_983_p2              |         +|   0|  0|  64|          64|           3|
    |add_ln24_59_fu_999_p2              |         +|   0|  0|  64|          64|           3|
    |add_ln24_5_fu_988_p2               |         +|   0|  0|  64|          64|          64|
    |add_ln24_60_fu_1015_p2             |         +|   0|  0|  64|          64|           3|
    |add_ln24_61_fu_1031_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_62_fu_1047_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_63_fu_1063_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_64_fu_1082_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_65_fu_1101_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_66_fu_1127_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_67_fu_1163_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_68_fu_1199_p2             |         +|   0|  0|  64|          64|           4|
    |add_ln24_69_fu_1235_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_6_fu_1004_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln24_70_fu_1271_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_71_fu_1307_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_72_fu_1343_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_73_fu_1379_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_74_fu_1395_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_75_fu_1411_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_76_fu_1427_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_77_fu_1443_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_78_fu_1459_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_79_fu_1475_p2             |         +|   0|  0|  64|          64|           5|
    |add_ln24_7_fu_1020_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln24_8_fu_1036_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln24_9_fu_1052_p2              |         +|   0|  0|  64|          64|          64|
    |add_ln24_fu_903_p2                 |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage18_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage19_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage20_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage21_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage22_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage23_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage24_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage25_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage26_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage27_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_851_p2                |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln28_fu_1883_p2               |      icmp|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage13_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |        or|   0|  0|   2|           1|           1|
    |select_ln28_fu_1889_p3             |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|3616|        3527|        1958|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  145|         29|    1|         29|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_oc_1        |    9|          2|    6|         12|
    |gmem_blk_n_AR                |    9|          2|    1|          2|
    |gmem_blk_n_R                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |m_axi_gmem_ARADDR            |  145|         29|   64|       1856|
    |oc_fu_190                    |    9|          2|    6|         12|
    |phi_mul_fu_186               |    9|          2|   10|         20|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  380|         78|   94|       1943|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  28|   0|   28|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_2550   |  16|   0|   16|          0|
    |gmem_addr_10_reg_2396        |  64|   0|   64|          0|
    |gmem_addr_11_read_reg_2571   |  16|   0|   16|          0|
    |gmem_addr_11_reg_2407        |  64|   0|   64|          0|
    |gmem_addr_12_read_reg_2592   |  16|   0|   16|          0|
    |gmem_addr_12_reg_2418        |  64|   0|   64|          0|
    |gmem_addr_13_read_reg_2613   |  16|   0|   16|          0|
    |gmem_addr_13_reg_2434        |  64|   0|   64|          0|
    |gmem_addr_14_read_reg_2670   |  16|   0|   16|          0|
    |gmem_addr_14_reg_2450        |  64|   0|   64|          0|
    |gmem_addr_15_read_reg_2685   |  16|   0|   16|          0|
    |gmem_addr_15_reg_2471        |  64|   0|   64|          0|
    |gmem_addr_16_read_reg_2700   |  16|   0|   16|          0|
    |gmem_addr_16_reg_2492        |  64|   0|   64|          0|
    |gmem_addr_17_read_reg_2715   |  16|   0|   16|          0|
    |gmem_addr_17_reg_2513        |  64|   0|   64|          0|
    |gmem_addr_18_read_reg_2730   |  16|   0|   16|          0|
    |gmem_addr_18_reg_2534        |  64|   0|   64|          0|
    |gmem_addr_19_read_reg_2745   |  16|   0|   16|          0|
    |gmem_addr_19_reg_2555        |  64|   0|   64|          0|
    |gmem_addr_1_reg_2307         |  64|   0|   64|          0|
    |gmem_addr_20_read_reg_2760   |  16|   0|   16|          0|
    |gmem_addr_20_reg_2576        |  64|   0|   64|          0|
    |gmem_addr_21_read_reg_2775   |  16|   0|   16|          0|
    |gmem_addr_21_reg_2597        |  64|   0|   64|          0|
    |gmem_addr_22_read_reg_2790   |  16|   0|   16|          0|
    |gmem_addr_22_reg_2618        |  64|   0|   64|          0|
    |gmem_addr_23_read_reg_2805   |  16|   0|   16|          0|
    |gmem_addr_23_reg_2624        |  64|   0|   64|          0|
    |gmem_addr_24_read_reg_2820   |  16|   0|   16|          0|
    |gmem_addr_24_reg_2630        |  64|   0|   64|          0|
    |gmem_addr_25_read_reg_2835   |  16|   0|   16|          0|
    |gmem_addr_25_reg_2636        |  64|   0|   64|          0|
    |gmem_addr_26_read_reg_2850   |  16|   0|   16|          0|
    |gmem_addr_26_reg_2642        |  64|   0|   64|          0|
    |gmem_addr_27_read_reg_2865   |  16|   0|   16|          0|
    |gmem_addr_27_reg_2648        |  64|   0|   64|          0|
    |gmem_addr_28_read_reg_2880   |  16|   0|   16|          0|
    |gmem_addr_28_reg_2654        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_2402    |  16|   0|   16|          0|
    |gmem_addr_2_reg_2343         |  64|   0|   64|          0|
    |gmem_addr_3_read_reg_2413    |  16|   0|   16|          0|
    |gmem_addr_3_reg_2349         |  64|   0|   64|          0|
    |gmem_addr_4_read_reg_2429    |  16|   0|   16|          0|
    |gmem_addr_4_reg_2355         |  64|   0|   64|          0|
    |gmem_addr_5_read_reg_2445    |  16|   0|   16|          0|
    |gmem_addr_5_reg_2361         |  64|   0|   64|          0|
    |gmem_addr_6_read_reg_2466    |  16|   0|   16|          0|
    |gmem_addr_6_reg_2367         |  64|   0|   64|          0|
    |gmem_addr_7_read_reg_2487    |  16|   0|   16|          0|
    |gmem_addr_7_reg_2373         |  64|   0|   64|          0|
    |gmem_addr_8_read_reg_2508    |  16|   0|   16|          0|
    |gmem_addr_8_reg_2379         |  64|   0|   64|          0|
    |gmem_addr_9_read_reg_2529    |  16|   0|   16|          0|
    |gmem_addr_9_reg_2385         |  64|   0|   64|          0|
    |icmp_ln19_reg_2298           |   1|   0|    1|          0|
    |oc_fu_190                    |   6|   0|    6|          0|
    |phi_mul_fu_186               |  10|   0|   10|          0|
    |select_ln28_reg_2915         |  15|   0|   15|          0|
    |sext_ln19_cast_reg_2267      |  64|   0|   64|          0|
    |sext_ln24_11_cast_reg_2237   |  24|   0|   24|          0|
    |sext_ln24_13_cast_reg_2232   |  24|   0|   24|          0|
    |sext_ln24_15_cast_reg_2227   |  24|   0|   24|          0|
    |sext_ln24_17_cast_reg_2222   |  24|   0|   24|          0|
    |sext_ln24_19_cast_reg_2217   |  24|   0|   24|          0|
    |sext_ln24_1_cast_reg_2262    |  24|   0|   24|          0|
    |sext_ln24_21_cast_reg_2212   |  24|   0|   24|          0|
    |sext_ln24_23_cast_reg_2207   |  24|   0|   24|          0|
    |sext_ln24_25_cast_reg_2202   |  24|   0|   24|          0|
    |sext_ln24_27_cast_reg_2197   |  24|   0|   24|          0|
    |sext_ln24_29_cast_reg_2192   |  24|   0|   24|          0|
    |sext_ln24_31_cast_reg_2187   |  24|   0|   24|          0|
    |sext_ln24_33_cast_reg_2182   |  24|   0|   24|          0|
    |sext_ln24_35_cast_reg_2177   |  24|   0|   24|          0|
    |sext_ln24_37_cast_reg_2172   |  24|   0|   24|          0|
    |sext_ln24_39_cast_reg_2167   |  24|   0|   24|          0|
    |sext_ln24_3_cast_reg_2257    |  24|   0|   24|          0|
    |sext_ln24_41_cast_reg_2162   |  24|   0|   24|          0|
    |sext_ln24_43_cast_reg_2157   |  24|   0|   24|          0|
    |sext_ln24_45_cast_reg_2152   |  24|   0|   24|          0|
    |sext_ln24_47_cast_reg_2147   |  24|   0|   24|          0|
    |sext_ln24_49_cast_reg_2142   |  24|   0|   24|          0|
    |sext_ln24_51_cast_reg_2137   |  24|   0|   24|          0|
    |sext_ln24_53_cast_reg_2132   |  24|   0|   24|          0|
    |sext_ln24_5_cast_reg_2252    |  24|   0|   24|          0|
    |sext_ln24_7_cast_reg_2247    |  24|   0|   24|          0|
    |sext_ln24_9_cast_reg_2242    |  24|   0|   24|          0|
    |sum_reg_2391                 |  16|   0|   16|          0|
    |zext_ln21_reg_2313           |  10|   0|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |3025|   0| 3079|         54|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  conv_accel_Pipeline_VITIS_LOOP_19_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   16|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   16|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   10|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|sext_ln19_2          |   in|   63|     ap_none|                          sext_ln19_2|        scalar|
|sext_ln19_1          |   in|   63|     ap_none|                          sext_ln19_1|        scalar|
|sext_ln19            |   in|   63|     ap_none|                            sext_ln19|        scalar|
|sext_ln24_1          |   in|   16|     ap_none|                          sext_ln24_1|        scalar|
|sext_ln24_3          |   in|   16|     ap_none|                          sext_ln24_3|        scalar|
|sext_ln24_5          |   in|   16|     ap_none|                          sext_ln24_5|        scalar|
|sext_ln24_7          |   in|   16|     ap_none|                          sext_ln24_7|        scalar|
|sext_ln24_9          |   in|   16|     ap_none|                          sext_ln24_9|        scalar|
|sext_ln24_11         |   in|   16|     ap_none|                         sext_ln24_11|        scalar|
|sext_ln24_13         |   in|   16|     ap_none|                         sext_ln24_13|        scalar|
|sext_ln24_15         |   in|   16|     ap_none|                         sext_ln24_15|        scalar|
|sext_ln24_17         |   in|   16|     ap_none|                         sext_ln24_17|        scalar|
|sext_ln24_19         |   in|   16|     ap_none|                         sext_ln24_19|        scalar|
|sext_ln24_21         |   in|   16|     ap_none|                         sext_ln24_21|        scalar|
|sext_ln24_23         |   in|   16|     ap_none|                         sext_ln24_23|        scalar|
|sext_ln24_25         |   in|   16|     ap_none|                         sext_ln24_25|        scalar|
|sext_ln24_27         |   in|   16|     ap_none|                         sext_ln24_27|        scalar|
|sext_ln24_29         |   in|   16|     ap_none|                         sext_ln24_29|        scalar|
|sext_ln24_31         |   in|   16|     ap_none|                         sext_ln24_31|        scalar|
|sext_ln24_33         |   in|   16|     ap_none|                         sext_ln24_33|        scalar|
|sext_ln24_35         |   in|   16|     ap_none|                         sext_ln24_35|        scalar|
|sext_ln24_37         |   in|   16|     ap_none|                         sext_ln24_37|        scalar|
|sext_ln24_39         |   in|   16|     ap_none|                         sext_ln24_39|        scalar|
|sext_ln24_41         |   in|   16|     ap_none|                         sext_ln24_41|        scalar|
|sext_ln24_43         |   in|   16|     ap_none|                         sext_ln24_43|        scalar|
|sext_ln24_45         |   in|   16|     ap_none|                         sext_ln24_45|        scalar|
|sext_ln24_47         |   in|   16|     ap_none|                         sext_ln24_47|        scalar|
|sext_ln24_49         |   in|   16|     ap_none|                         sext_ln24_49|        scalar|
|sext_ln24_51         |   in|   16|     ap_none|                         sext_ln24_51|        scalar|
|sext_ln24_53         |   in|   16|     ap_none|                         sext_ln24_53|        scalar|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

