Classic Timing Analyzer report for two_adc
Tue Mar 19 13:15:27 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                    ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.747 ns                         ; MISO                    ; two_adc:inst1|memory1[0]                  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.413 ns                         ; two_adc:inst1|MOSI      ; MOSI                                      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.388 ns                        ; MISO1                   ; two_adc:inst1|memory2[7]                  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 173.94 MHz ( period = 5.749 ns ) ; BaudTickGen:inst|Acc[1] ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                         ;                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                       ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 173.94 MHz ( period = 5.749 ns )                    ; BaudTickGen:inst|Acc[1]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 175.78 MHz ( period = 5.689 ns )                    ; BaudTickGen:inst|Acc[2]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 176.93 MHz ( period = 5.652 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 177.24 MHz ( period = 5.642 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.401 ns                ;
; N/A                                     ; 177.43 MHz ( period = 5.636 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 5.395 ns                ;
; N/A                                     ; 177.49 MHz ( period = 5.634 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 178.03 MHz ( period = 5.617 ns )                    ; BaudTickGen:inst|Acc[3]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 178.09 MHz ( period = 5.615 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 178.28 MHz ( period = 5.609 ns )                    ; two_adc:inst1|TxD_state[0] ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 178.79 MHz ( period = 5.593 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[0]                  ; clk        ; clk      ; None                        ; None                      ; 5.352 ns                ;
; N/A                                     ; 178.95 MHz ( period = 5.588 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[4]                  ; clk        ; clk      ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 179.05 MHz ( period = 5.585 ns )                    ; two_adc:inst1|memory2[4]   ; two_adc:inst1|TxD_shift[4]                ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 3.095 ns                ;
; N/A                                     ; 179.44 MHz ( period = 5.573 ns )                    ; BaudTickGen:inst|Acc[4]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.326 ns                ;
; N/A                                     ; 181.39 MHz ( period = 5.513 ns )                    ; two_adc:inst1|memory2[9]   ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 182.35 MHz ( period = 5.484 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[3]                  ; clk        ; clk      ; None                        ; None                      ; 5.245 ns                ;
; N/A                                     ; 182.38 MHz ( period = 5.483 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[7]                  ; clk        ; clk      ; None                        ; None                      ; 5.244 ns                ;
; N/A                                     ; 182.58 MHz ( period = 5.477 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[0]                 ; clk        ; clk      ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 182.58 MHz ( period = 5.477 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[1]                 ; clk        ; clk      ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_state[0]                ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_state[1]                ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[2]                 ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[3]                 ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 183.02 MHz ( period = 5.464 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[4]                 ; clk        ; clk      ; None                        ; None                      ; 2.972 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[0]                 ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 183.82 MHz ( period = 5.440 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[1]                 ; clk        ; clk      ; None                        ; None                      ; 2.948 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; BaudTickGen:inst|Acc[5]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.191 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_state[0]                ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_state[1]                ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[2]                 ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[3]                 ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 184.26 MHz ( period = 5.427 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[4]                 ; clk        ; clk      ; None                        ; None                      ; 2.935 ns                ;
; N/A                                     ; 184.54 MHz ( period = 5.419 ns )                    ; two_adc:inst1|memory1[0]   ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.931 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[2]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|TxD_state[1] ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.178 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[3]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[4]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.60 MHz ( period = 5.417 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[5]                ; clk        ; clk      ; None                        ; None                      ; 2.927 ns                ;
; N/A                                     ; 184.67 MHz ( period = 5.415 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 5.177 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[0]                 ; clk        ; clk      ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 184.88 MHz ( period = 5.409 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[1]                 ; clk        ; clk      ; None                        ; None                      ; 2.917 ns                ;
; N/A                                     ; 184.95 MHz ( period = 5.407 ns )                    ; BaudTickGen:inst|Acc[6]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.160 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_state[0]                ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_state[1]                ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[2]                 ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[3]                 ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 185.32 MHz ( period = 5.396 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[4]                 ; clk        ; clk      ; None                        ; None                      ; 2.904 ns                ;
; N/A                                     ; 185.67 MHz ( period = 5.386 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; two_adc:inst1|i[26]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[2]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[3]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[4]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[5]                ; clk        ; clk      ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 5.139 ns                ;
; N/A                                     ; 185.94 MHz ( period = 5.378 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 5.137 ns                ;
; N/A                                     ; 186.32 MHz ( period = 5.367 ns )                    ; two_adc:inst1|i[25]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.130 ns                ;
; N/A                                     ; 186.78 MHz ( period = 5.354 ns )                    ; two_adc:inst1|memory2[0]   ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.865 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[2]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[3]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[4]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.95 MHz ( period = 5.349 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[5]                ; clk        ; clk      ; None                        ; None                      ; 2.859 ns                ;
; N/A                                     ; 186.99 MHz ( period = 5.348 ns )                    ; two_adc:inst1|memory1[8]   ; two_adc:inst1|TxD_shift[0]                ; clk        ; clk      ; None                        ; None                      ; 2.860 ns                ;
; N/A                                     ; 187.37 MHz ( period = 5.337 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[0]                  ; clk        ; clk      ; None                        ; None                      ; 5.096 ns                ;
; N/A                                     ; 187.51 MHz ( period = 5.333 ns )                    ; BaudTickGen:inst|Acc[7]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 5.086 ns                ;
; N/A                                     ; 187.55 MHz ( period = 5.332 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[4]                  ; clk        ; clk      ; None                        ; None                      ; 5.091 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[2]                  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 188.15 MHz ( period = 5.315 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[6]                  ; clk        ; clk      ; None                        ; None                      ; 5.076 ns                ;
; N/A                                     ; 188.39 MHz ( period = 5.308 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.61 MHz ( period = 5.302 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 5.061 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; two_adc:inst1|memory1[2]   ; two_adc:inst1|TxD_shift[2]                ; clk        ; clk      ; None                        ; None                      ; 2.811 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 188.89 MHz ( period = 5.294 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 5.053 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[2]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[1]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[14]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[15]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[13]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[12]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[7]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[6]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[4]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[5]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[10]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[9]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[8]                       ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.07 MHz ( period = 5.289 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i1[11]                      ; clk        ; clk      ; None                        ; None                      ; 5.052 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; two_adc:inst1|memory2[1]   ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.799 ns                ;
; N/A                                     ; 189.11 MHz ( period = 5.288 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 5.047 ns                ;
; N/A                                     ; 189.18 MHz ( period = 5.286 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 5.045 ns                ;
; N/A                                     ; 189.86 MHz ( period = 5.267 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 2.778 ns                ;
; N/A                                     ; 190.01 MHz ( period = 5.263 ns )                    ; two_adc:inst1|memory1[3]   ; two_adc:inst1|TxD_shift[3]                ; clk        ; clk      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 190.15 MHz ( period = 5.259 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[0]                  ; clk        ; clk      ; None                        ; None                      ; 5.018 ns                ;
; N/A                                     ; 190.33 MHz ( period = 5.254 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[4]                  ; clk        ; clk      ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 190.37 MHz ( period = 5.253 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|memory1[5]                  ; clk        ; clk      ; None                        ; None                      ; 5.012 ns                ;
; N/A                                     ; 190.62 MHz ( period = 5.246 ns )                    ; two_adc:inst1|memory1[1]   ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; 190.66 MHz ( period = 5.245 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[0]                  ; clk        ; clk      ; None                        ; None                      ; 5.004 ns                ;
; N/A                                     ; 190.80 MHz ( period = 5.241 ns )                    ; two_adc:inst1|memory1[4]   ; two_adc:inst1|TxD_shift[4]                ; clk        ; clk      ; None                        ; None                      ; 2.753 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[4]                  ; clk        ; clk      ; None                        ; None                      ; 4.999 ns                ;
; N/A                                     ; 190.88 MHz ( period = 5.239 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.06 MHz ( period = 5.234 ns )                    ; two_adc:inst1|i[27]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 191.24 MHz ( period = 5.229 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 191.28 MHz ( period = 5.228 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[3]                  ; clk        ; clk      ; None                        ; None                      ; 4.989 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory1[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 191.46 MHz ( period = 5.223 ns )                    ; BaudTickGen:inst|Acc[8]    ; two_adc:inst1|BaudTickGen:tickgen|Acc[16] ; clk        ; clk      ; None                        ; None                      ; 4.976 ns                ;
; N/A                                     ; 191.46 MHz ( period = 5.223 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 191.53 MHz ( period = 5.221 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 4.980 ns                ;
; N/A                                     ; 192.09 MHz ( period = 5.206 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|count2[2]                   ; clk        ; clk      ; None                        ; None                      ; 2.713 ns                ;
; N/A                                     ; 192.23 MHz ( period = 5.202 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|count2[1]                   ; clk        ; clk      ; None                        ; None                      ; 2.709 ns                ;
; N/A                                     ; 192.31 MHz ( period = 5.200 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|count2[0]                   ; clk        ; clk      ; None                        ; None                      ; 2.707 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[31]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[17]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[19]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[18]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[16]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[21]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[22]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[23]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[20]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[26]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[25]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[27]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[24]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[30]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[29]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; two_adc:inst1|count3[5]    ; two_adc:inst1|i[28]                       ; clk        ; clk      ; None                        ; None                      ; 4.954 ns                ;
; N/A                                     ; 192.68 MHz ( period = 5.190 ns )                    ; two_adc:inst1|memory1[5]   ; two_adc:inst1|TxD_shift[5]                ; clk        ; clk      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; two_adc:inst1|i[22]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.949 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_state[3]                ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_state[2]                ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_start                   ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_shift[7]                ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[5]                 ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[6]                 ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|TxD_data[7]                 ; clk        ; clk      ; None                        ; None                      ; 2.696 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory1[0]                  ; clk        ; clk      ; None                        ; None                      ; 4.939 ns                ;
; N/A                                     ; 193.05 MHz ( period = 5.180 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; 193.24 MHz ( period = 5.175 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|memory1[4]                  ; clk        ; clk      ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 193.46 MHz ( period = 5.169 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|count2[2]                   ; clk        ; clk      ; None                        ; None                      ; 2.676 ns                ;
; N/A                                     ; 193.61 MHz ( period = 5.165 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|count2[1]                   ; clk        ; clk      ; None                        ; None                      ; 2.672 ns                ;
; N/A                                     ; 193.69 MHz ( period = 5.163 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|count2[0]                   ; clk        ; clk      ; None                        ; None                      ; 2.670 ns                ;
; N/A                                     ; 193.84 MHz ( period = 5.159 ns )                    ; two_adc:inst1|count3[6]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 193.84 MHz ( period = 5.159 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.02 MHz ( period = 5.154 ns )                    ; two_adc:inst1|i[21]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 194.17 MHz ( period = 5.150 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[3]                  ; clk        ; clk      ; None                        ; None                      ; 4.911 ns                ;
; N/A                                     ; 194.21 MHz ( period = 5.149 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory1[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.910 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_state[3]                ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_state[2]                ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_start                   ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_shift[7]                ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[5]                 ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[6]                 ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.25 MHz ( period = 5.148 ns )                    ; two_adc:inst1|count3[4]    ; two_adc:inst1|TxD_data[7]                 ; clk        ; clk      ; None                        ; None                      ; 2.659 ns                ;
; N/A                                     ; 194.63 MHz ( period = 5.138 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|count2[2]                   ; clk        ; clk      ; None                        ; None                      ; 2.645 ns                ;
; N/A                                     ; 194.70 MHz ( period = 5.136 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[3]                  ; clk        ; clk      ; None                        ; None                      ; 4.897 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|memory1[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.896 ns                ;
; N/A                                     ; 194.78 MHz ( period = 5.134 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|count2[1]                   ; clk        ; clk      ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 194.86 MHz ( period = 5.132 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|count2[0]                   ; clk        ; clk      ; None                        ; None                      ; 2.639 ns                ;
; N/A                                     ; 194.93 MHz ( period = 5.130 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|TxD_shift[6]                ; clk        ; clk      ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; 195.35 MHz ( period = 5.119 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_state[3]                ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_state[2]                ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_start                   ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_shift[7]                ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[5]                 ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[6]                 ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.43 MHz ( period = 5.117 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|TxD_data[7]                 ; clk        ; clk      ; None                        ; None                      ; 2.628 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[2]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[1]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[14]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[15]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[13]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[12]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[7]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[6]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[4]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[5]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[10]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[9]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[8]                       ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.58 MHz ( period = 5.113 ns )                    ; two_adc:inst1|count3[2]    ; two_adc:inst1|i1[11]                      ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 195.77 MHz ( period = 5.108 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.867 ns                ;
; N/A                                     ; 196.00 MHz ( period = 5.102 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|memory1[9]                  ; clk        ; clk      ; None                        ; None                      ; 4.861 ns                ;
; N/A                                     ; 196.08 MHz ( period = 5.100 ns )                    ; two_adc:inst1|count3[1]    ; two_adc:inst1|memory1[8]                  ; clk        ; clk      ; None                        ; None                      ; 4.859 ns                ;
; N/A                                     ; 196.35 MHz ( period = 5.093 ns )                    ; two_adc:inst1|i[23]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_data[0]                 ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_data[1]                 ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; two_adc:inst1|i[24]        ; two_adc:inst1|memory1[1]                  ; clk        ; clk      ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 196.39 MHz ( period = 5.092 ns )                    ; two_adc:inst1|i[0]         ; two_adc:inst1|i[31]                       ; clk        ; clk      ; None                        ; None                      ; 4.853 ns                ;
; N/A                                     ; 196.43 MHz ( period = 5.091 ns )                    ; two_adc:inst1|memory1[9]   ; two_adc:inst1|TxD_shift[1]                ; clk        ; clk      ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 196.81 MHz ( period = 5.081 ns )                    ; two_adc:inst1|count3[7]    ; two_adc:inst1|memory2[7]                  ; clk        ; clk      ; None                        ; None                      ; 4.843 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_state[0]                ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_state[1]                ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_data[2]                 ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; N/A                                     ; 196.89 MHz ( period = 5.079 ns )                    ; two_adc:inst1|count3[3]    ; two_adc:inst1|TxD_data[3]                 ; clk        ; clk      ; None                        ; None                      ; 2.587 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 2.747 ns   ; MISO  ; two_adc:inst1|memory1[0] ; clk      ;
; N/A   ; None         ; 2.515 ns   ; MISO  ; two_adc:inst1|memory1[2] ; clk      ;
; N/A   ; None         ; 2.515 ns   ; MISO  ; two_adc:inst1|memory1[6] ; clk      ;
; N/A   ; None         ; 2.511 ns   ; MISO  ; two_adc:inst1|memory1[7] ; clk      ;
; N/A   ; None         ; 2.509 ns   ; MISO  ; two_adc:inst1|memory1[3] ; clk      ;
; N/A   ; None         ; 2.202 ns   ; MISO  ; two_adc:inst1|memory1[1] ; clk      ;
; N/A   ; None         ; 2.202 ns   ; MISO  ; two_adc:inst1|memory1[5] ; clk      ;
; N/A   ; None         ; 1.856 ns   ; MISO  ; two_adc:inst1|memory1[8] ; clk      ;
; N/A   ; None         ; 1.856 ns   ; MISO  ; two_adc:inst1|memory1[9] ; clk      ;
; N/A   ; None         ; 1.856 ns   ; MISO  ; two_adc:inst1|memory1[4] ; clk      ;
; N/A   ; None         ; 1.706 ns   ; MISO1 ; two_adc:inst1|memory2[5] ; clk      ;
; N/A   ; None         ; 1.704 ns   ; MISO1 ; two_adc:inst1|memory2[0] ; clk      ;
; N/A   ; None         ; 1.702 ns   ; MISO1 ; two_adc:inst1|memory2[1] ; clk      ;
; N/A   ; None         ; 1.701 ns   ; MISO1 ; two_adc:inst1|memory2[4] ; clk      ;
; N/A   ; None         ; 1.656 ns   ; MISO1 ; two_adc:inst1|memory2[2] ; clk      ;
; N/A   ; None         ; 1.656 ns   ; MISO1 ; two_adc:inst1|memory2[3] ; clk      ;
; N/A   ; None         ; 1.654 ns   ; MISO1 ; two_adc:inst1|memory2[9] ; clk      ;
; N/A   ; None         ; 1.652 ns   ; MISO1 ; two_adc:inst1|memory2[8] ; clk      ;
; N/A   ; None         ; 1.651 ns   ; MISO1 ; two_adc:inst1|memory2[6] ; clk      ;
; N/A   ; None         ; 1.636 ns   ; MISO1 ; two_adc:inst1|memory2[7] ; clk      ;
+-------+--------------+------------+-------+--------------------------+----------+


+-------------------------------------------------------------------------------------+
; tco                                                                                 ;
+-------+--------------+------------+----------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To    ; From Clock ;
+-------+--------------+------------+----------------------------+-------+------------+
; N/A   ; None         ; 9.413 ns   ; two_adc:inst1|MOSI         ; MOSI  ; clk        ;
; N/A   ; None         ; 9.375 ns   ; two_adc:inst1|MOSI1        ; MOSI1 ; clk        ;
; N/A   ; None         ; 9.372 ns   ; two_adc:inst1|SS1          ; SS1   ; clk        ;
; N/A   ; None         ; 9.178 ns   ; BaudTickGen:inst|Acc[16]   ; tick  ; clk        ;
; N/A   ; None         ; 9.107 ns   ; two_adc:inst1|SS2          ; SS2   ; clk        ;
; N/A   ; None         ; 8.523 ns   ; two_adc:inst1|TxD_state[3] ; TxD   ; clk        ;
; N/A   ; None         ; 8.401 ns   ; two_adc:inst1|TxD_state[2] ; TxD   ; clk        ;
; N/A   ; None         ; 8.194 ns   ; two_adc:inst1|TxD_shift[0] ; TxD   ; clk        ;
; N/A   ; None         ; 7.244 ns   ; two_adc:inst1|m[2]         ; SCK1  ; clk        ;
; N/A   ; None         ; 6.963 ns   ; two_adc:inst1|m[2]         ; SCK   ; clk        ;
+-------+--------------+------------+----------------------------+-------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -1.388 ns ; MISO1 ; two_adc:inst1|memory2[7] ; clk      ;
; N/A           ; None        ; -1.403 ns ; MISO1 ; two_adc:inst1|memory2[6] ; clk      ;
; N/A           ; None        ; -1.404 ns ; MISO1 ; two_adc:inst1|memory2[8] ; clk      ;
; N/A           ; None        ; -1.406 ns ; MISO1 ; two_adc:inst1|memory2[9] ; clk      ;
; N/A           ; None        ; -1.408 ns ; MISO1 ; two_adc:inst1|memory2[2] ; clk      ;
; N/A           ; None        ; -1.408 ns ; MISO1 ; two_adc:inst1|memory2[3] ; clk      ;
; N/A           ; None        ; -1.453 ns ; MISO1 ; two_adc:inst1|memory2[4] ; clk      ;
; N/A           ; None        ; -1.454 ns ; MISO1 ; two_adc:inst1|memory2[1] ; clk      ;
; N/A           ; None        ; -1.456 ns ; MISO1 ; two_adc:inst1|memory2[0] ; clk      ;
; N/A           ; None        ; -1.458 ns ; MISO1 ; two_adc:inst1|memory2[5] ; clk      ;
; N/A           ; None        ; -1.608 ns ; MISO  ; two_adc:inst1|memory1[8] ; clk      ;
; N/A           ; None        ; -1.608 ns ; MISO  ; two_adc:inst1|memory1[9] ; clk      ;
; N/A           ; None        ; -1.608 ns ; MISO  ; two_adc:inst1|memory1[4] ; clk      ;
; N/A           ; None        ; -1.954 ns ; MISO  ; two_adc:inst1|memory1[1] ; clk      ;
; N/A           ; None        ; -1.954 ns ; MISO  ; two_adc:inst1|memory1[5] ; clk      ;
; N/A           ; None        ; -2.261 ns ; MISO  ; two_adc:inst1|memory1[3] ; clk      ;
; N/A           ; None        ; -2.263 ns ; MISO  ; two_adc:inst1|memory1[7] ; clk      ;
; N/A           ; None        ; -2.267 ns ; MISO  ; two_adc:inst1|memory1[2] ; clk      ;
; N/A           ; None        ; -2.267 ns ; MISO  ; two_adc:inst1|memory1[6] ; clk      ;
; N/A           ; None        ; -2.499 ns ; MISO  ; two_adc:inst1|memory1[0] ; clk      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Mar 19 13:15:26 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off two_adc -c two_adc --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "two_adc:inst1|m[2]" as buffer
Info: Clock "clk" has Internal fmax of 173.94 MHz between source register "BaudTickGen:inst|Acc[1]" and destination register "two_adc:inst1|BaudTickGen:tickgen|Acc[16]" (period= 5.749 ns)
    Info: + Longest register to register delay is 5.502 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y26_N15; Fanout = 2; REG Node = 'BaudTickGen:inst|Acc[1]'
        Info: 2: + IC(0.546 ns) + CELL(0.517 ns) = 1.063 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~65'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.143 ns; Loc. = LCCOMB_X44_Y26_N2; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~67'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.223 ns; Loc. = LCCOMB_X44_Y26_N4; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~69'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.303 ns; Loc. = LCCOMB_X44_Y26_N6; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~71'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.383 ns; Loc. = LCCOMB_X44_Y26_N8; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~73'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.463 ns; Loc. = LCCOMB_X44_Y26_N10; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~75'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.543 ns; Loc. = LCCOMB_X44_Y26_N12; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~77'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.717 ns; Loc. = LCCOMB_X44_Y26_N14; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~79'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.797 ns; Loc. = LCCOMB_X44_Y26_N16; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~81'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.877 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~83'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.957 ns; Loc. = LCCOMB_X44_Y26_N20; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~85'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.037 ns; Loc. = LCCOMB_X44_Y26_N22; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~87'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.117 ns; Loc. = LCCOMB_X44_Y26_N24; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~89'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.197 ns; Loc. = LCCOMB_X44_Y26_N26; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~91'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.277 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 1; COMB Node = 'BaudTickGen:inst|Add0~93'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 2.735 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'BaudTickGen:inst|Add0~94'
        Info: 18: + IC(0.470 ns) + CELL(0.178 ns) = 3.383 ns; Loc. = LCCOMB_X43_Y26_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst|Add0~96'
        Info: 19: + IC(1.706 ns) + CELL(0.413 ns) = 5.502 ns; Loc. = LCFF_X33_Y24_N31; Fanout = 7; REG Node = 'two_adc:inst1|BaudTickGen:tickgen|Acc[16]'
        Info: Total cell delay = 2.780 ns ( 50.53 % )
        Info: Total interconnect delay = 2.722 ns ( 49.47 % )
    Info: - Smallest clock skew is -0.008 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.835 ns
            Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.835 ns; Loc. = LCFF_X33_Y24_N31; Fanout = 7; REG Node = 'two_adc:inst1|BaudTickGen:tickgen|Acc[16]'
            Info: Total cell delay = 1.608 ns ( 56.72 % )
            Info: Total interconnect delay = 1.227 ns ( 43.28 % )
        Info: - Longest clock path from clock "clk" to source register is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 43; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.843 ns; Loc. = LCFF_X43_Y26_N15; Fanout = 2; REG Node = 'BaudTickGen:inst|Acc[1]'
            Info: Total cell delay = 1.608 ns ( 56.56 % )
            Info: Total interconnect delay = 1.235 ns ( 43.44 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "two_adc:inst1|memory1[0]" (data pin = "MISO", clock pin = "clk") is 2.747 ns
    Info: + Longest pin to register delay is 7.871 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 10; PIN Node = 'MISO'
        Info: 2: + IC(6.367 ns) + CELL(0.545 ns) = 7.775 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 1; COMB Node = 'two_adc:inst1|memory1[0]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.871 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'two_adc:inst1|memory1[0]'
        Info: Total cell delay = 1.504 ns ( 19.11 % )
        Info: Total interconnect delay = 6.367 ns ( 80.89 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1|m[2]'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1|m[2]~clkctrl'
        Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 5.086 ns; Loc. = LCFF_X32_Y24_N15; Fanout = 2; REG Node = 'two_adc:inst1|memory1[0]'
        Info: Total cell delay = 2.487 ns ( 48.90 % )
        Info: Total interconnect delay = 2.599 ns ( 51.10 % )
Info: tco from clock "clk" to destination pin "MOSI" through register "two_adc:inst1|MOSI" is 9.413 ns
    Info: + Longest clock path from clock "clk" to source register is 5.086 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1|m[2]'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1|m[2]~clkctrl'
        Info: 4: + IC(0.988 ns) + CELL(0.602 ns) = 5.086 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 1; REG Node = 'two_adc:inst1|MOSI'
        Info: Total cell delay = 2.487 ns ( 48.90 % )
        Info: Total interconnect delay = 2.599 ns ( 51.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.050 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y25_N25; Fanout = 1; REG Node = 'two_adc:inst1|MOSI'
        Info: 2: + IC(1.044 ns) + CELL(3.006 ns) = 4.050 ns; Loc. = PIN_B13; Fanout = 0; PIN Node = 'MOSI'
        Info: Total cell delay = 3.006 ns ( 74.22 % )
        Info: Total interconnect delay = 1.044 ns ( 25.78 % )
Info: th for register "two_adc:inst1|memory2[7]" (data pin = "MISO1", clock pin = "clk") is -1.388 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.089 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(0.735 ns) + CELL(0.879 ns) = 2.620 ns; Loc. = LCFF_X25_Y26_N21; Fanout = 4; REG Node = 'two_adc:inst1|m[2]'
        Info: 3: + IC(0.876 ns) + CELL(0.000 ns) = 3.496 ns; Loc. = CLKCTRL_G8; Fanout = 108; COMB Node = 'two_adc:inst1|m[2]~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.602 ns) = 5.089 ns; Loc. = LCFF_X34_Y25_N31; Fanout = 2; REG Node = 'two_adc:inst1|memory2[7]'
        Info: Total cell delay = 2.487 ns ( 48.87 % )
        Info: Total interconnect delay = 2.602 ns ( 51.13 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.763 ns
        Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A15; Fanout = 10; PIN Node = 'MISO1'
        Info: 2: + IC(5.259 ns) + CELL(0.545 ns) = 6.667 ns; Loc. = LCCOMB_X34_Y25_N30; Fanout = 1; COMB Node = 'two_adc:inst1|memory2[7]~9'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.763 ns; Loc. = LCFF_X34_Y25_N31; Fanout = 2; REG Node = 'two_adc:inst1|memory2[7]'
        Info: Total cell delay = 1.504 ns ( 22.24 % )
        Info: Total interconnect delay = 5.259 ns ( 77.76 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 156 megabytes
    Info: Processing ended: Tue Mar 19 13:15:27 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


