#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 26 17:42:09 2019
# Process ID: 23248
# Current directory: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/am_bp_ila_synth_1
# Command line: vivado.exe -log am_bp_ila.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source am_bp_ila.tcl
# Log file: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/am_bp_ila_synth_1/am_bp_ila.vds
# Journal file: C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.runs/am_bp_ila_synth_1\vivado.jou
#-----------------------------------------------------------
