Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 22 13:53:36 2024
| Host         : LAPTOP-90IBO783 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   599 |
|    Minimum number of control sets                        |   343 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   256 |
| Unused register locations in slices containing registers |   844 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   599 |
| >= 0 to < 4        |   189 |
| >= 4 to < 6        |    96 |
| >= 6 to < 8        |    52 |
| >= 8 to < 10       |    73 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     7 |
| >= 16              |   130 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1599 |          417 |
| No           | No                    | Yes                    |              84 |           25 |
| No           | Yes                   | No                     |             552 |          234 |
| Yes          | No                    | No                     |            3238 |          651 |
| Yes          | No                    | Yes                    |             120 |           21 |
| Yes          | Yes                   | No                     |            3255 |          798 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                                                                                      Enable Signal                                                                                                                                      |                                                                                                              Set/Reset Signal                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarSelYuv_601_v_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg_0                                                                    |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                             |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/ap_CS_fsm_reg[4]_0                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier10_out                                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                           | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_v_tpgHlsDataFlow_fu_442_ap_start_reg_reg                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/entry_proc_U0/start_once_reg_reg_0[0]                                                                                                                                                                                               | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/width_val7_c_U/U_design_1_v_tpg_0_0_fifo_w13_d2_S_ShiftReg/ap_rst_n_0                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/ap_NS_fsm[1]                                                                                                                                                                                                       |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2242_state19_reg_0[0]                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_8[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_4[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_enable_reg_pp0_iter17_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_enable_reg_pp0_iter17_reg_1[0]                                                                                                                               |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_9[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_enable_reg_pp0_iter17_reg_2[0]                                                                                                                               |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_10[0]                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarSelYuv_601_v_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                 | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarArray_U/ap_enable_reg_pp0_iter21_reg                                                                      |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/entry_proc_U0/E[0]                                                                                                                                                                                                                  | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelRgb_r_U/tpgBarSelRgb_b_ce0                                                                                                                             |                                                                                                                                                                                                                                           |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/bckgndId_read_reg_735_reg[1]                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_2_n_3                                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_1[1] |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_3                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/E[0]                                                                                                                                        | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              5 |         1.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred617_state19_i_1_n_3                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter3_phi_ln1504_reg_14210                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/full_n_reg_2                                                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/E[0]                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter2_hHatch_reg_13880114_out                                                                                                                    |                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                        |                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/full_n_reg_0                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_v_U/E[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_5_0[9]_i_2_n_3                                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_1[0] |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/start_for_MultiPixStream2AXIvideo_U0_U/E[0]                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_1                                                                                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/full_n_reg_1                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_clr                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                5 |              6 |         1.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                    |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter11_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter12_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter17_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter9_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter8_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter7_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgSinTableArray_9bit_0_ce0                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter5_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter4_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter19_phi_ln1144_reg_1476[1]_i_1_n_3                                                              |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter13_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mul_20s_9ns_28_2_1_U33/CEA1                                                                                                                                     |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter10_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter18_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter6_phi_ln1144_reg_14760                                                                                                                       |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter15_phi_ln1144_reg_14760                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_1[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_enable_reg_pp0_iter19_reg_0[0]                                                                                                                               |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_3[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_2[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_6[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2386_state21_reg_0[0]                                                                                                                          |                                                                                                                                                                                                                                           |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/full_n_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/hdata0                                                                                                                                                                                                             |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/rampVal_10                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/rampVal_20                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/bckgndId_read_reg_735_reg[0]_0                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/bckgndId_read_reg_735_reg[0]                                                                                                                                              |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_6s_15ns_16_4_1_U39/design_1_v_tpg_0_0_mac_muladd_8ns_6s_15ns_16_4_1_DSP48_5_U/SS[0]                |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/r_reg_5154[7]_i_1_n_3                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/b_reg_5165[7]_i_1_n_3                                                                                             |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/g_reg_5160[7]_i_1_n_3                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgBarSelYuv_y_U/tpgBarSelYuv_y_ce0                                                                                                                             |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/mac_muladd_8ns_8s_16s_16_4_1_U41/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/SS[0]                  |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0[0]                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_reg_382[7]_i_1_n_3                                                                       |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/crossHairY_val19_c_U/empty_n_reg_0[0]                                                                                                                                                                                               | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                           |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                           |                6 |              9 |         1.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                5 |              9 |         1.80 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                                   |                5 |             10 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/grp_reg_ap_uint_10_s_fu_1713/E[0]                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/icmp_ln1072_reg_4920_reg[0][0]                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_0[9]_i_2_n_3                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_3[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly[0]                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount                                                                                                                                                          | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/width_read_reg_725_reg[9][0]                                             |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                            |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_2[9]_i_2_n_3                                                                                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/and_ln1449_reg_4967_reg[0][0]                                            |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/yCount_3                                                                                                                                                        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/width_read_reg_725_reg[9]_0[0]                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xCount_3_0[9]_i_2_n_3                                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_4[0] |                2 |             10 |         5.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                         |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |                7 |             11 |         1.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/xBar_0[10]_i_2_n_3                                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482_ap_start_reg_reg_2[0] |                2 |             11 |         5.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                              | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                                                    |                6 |             11 |         1.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                9 |             11 |         1.22 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                           | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                                |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                            | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[11]_i_1_n_0                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171_ap_start_reg0                                                                                                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                                                                              |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[11]_i_1_n_0                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                4 |             12 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[11]_i_1_n_0                                                                                                                                                                  |                2 |             12 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/motionSpeed_val14_c_U/E[0]                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_2                                                                                                                                                                                       |               11 |             13 |         1.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_6                                                                                                                                                                                       |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                             | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                      |                3 |             13 |         4.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_CS_fsm_state1                                                                                                                            |                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/p_20_in                                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/ap_NS_fsm1                                                                                    |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                6 |             13 |         2.17 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_5                                                                                                                                                                                       |                9 |             14 |         1.56 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/tpgTartanBarArray_U/DPtpgBarArray_ce0                                                                                                                           |                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                8 |             15 |         1.88 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_phi_reg_pp0_iter3_pix_3_reg_3630                                                                                                                             |                                                                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                           |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                                                                                      | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/motionSpeed_val14_c_U/push                                                                                                                                                            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/zonePlateVDelta[15]_i_1_n_3                                                                                                                                     |                                                                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                   | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_enable_reg_pp0_iter21_reg_0[0]                                        |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/ap_CS_fsm[2]_i_1__1_n_3                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/crossHairY_val19_c_U/push                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_phi_reg_pp0_iter7_phi_ln1144_reg_14760                                                                                                                       | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                                |                2 |             16 |         8.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/x_fu_132[15]_i_2_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                    |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_5[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_predicate_pred2267_state6_reg_0[0]                                                                                                                           |                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                                                                                             | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                                                                                            | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                                                                                              | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/ap_CS_fsm_reg[3]_7[0]                                                                                                                                           |                                                                                                                                                                                                                                           |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                                                                                          | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                                                                                                 | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                               |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                           |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                           |                6 |             18 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_1                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_7                                                                                                                                                                                       |                9 |             21 |         2.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                   |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                           |               10 |             21 |         2.10 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                9 |             21 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                           |                8 |             21 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                9 |             22 |         2.44 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/crossHairY_val19_c_U/E[0]                                                                                                                                                                                                           | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             24 |         3.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/push                                                                                                                                                            |                                                                                                                                                                                                                                           |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                   |                6 |             24 |         4.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/push                                                                                                                                                            |                                                                                                                                                                                                                                           |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                4 |             24 |         6.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/grp_reg_ap_uint_10_s_fu_1713/ap_ce_reg                                                                                                                          |                                                                                                                                                                                                                                           |               10 |             26 |         2.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_8                                                                                                                                                                                       |               15 |             27 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                           |                8 |             28 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                           |                9 |             28 |         3.11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                              |               15 |             28 |         1.87 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                           |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                           |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                           |                3 |             29 |         9.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN_4                                                                                                                                                                                       |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                           |                6 |             29 |         4.83 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_981_2_fu_171/p_15_in                                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             29 |         3.62 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                         |                8 |             31 |         3.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_CS_fsm_reg[3]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/count                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/count                                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/inst/s                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/icmp_ln774_reg_910_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/ap_CS_fsm_state2                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                   |                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/bSerie0                                                                                                                                                         |                                                                                                                                                                                                                                           |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             34 |        11.33 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                |                                                                                                                                                                                                                                           |               11 |             34 |         3.09 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                           |               18 |             34 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                           |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |               12 |             34 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                           |               15 |             34 |         2.27 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                           |               16 |             34 |         2.12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                           |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                           |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                           |               18 |             35 |         1.94 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |               11 |             35 |         3.18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                           |                8 |             35 |         4.38 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_565_2_fu_482/DPtpgBarSelYuv_601_v_U/DPtpgBarSelRgb_CEA_b_ce0                                                                                                                 |                                                                                                                                                                                                                                           |               14 |             37 |         2.64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |                9 |             39 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |               14 |             45 |         3.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |               14 |             45 |         3.21 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |                9 |             45 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |               12 |             45 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                           |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                           |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/MultiPixStream2AXIvideo_U0/MultiPixStream2AXIvideo_U0_field_id_val8_read                                                                                                                                                            |                                                                                                                                                                                                                                           |               11 |             46 |         4.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                   |                                                                                                                                                                                                                                           |               20 |             49 |         2.45 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_774_2_fu_220/ap_block_pp0_stage0_subdone                                                                                                                                     |                                                                                                                                                                                                                                           |               22 |             54 |         2.45 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               33 |             60 |         1.82 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                    |               34 |             65 |         1.91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               29 |             69 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                           |               24 |             69 |         2.88 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               32 |             69 |         2.16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                           |               26 |             69 |         2.65 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out_repN                                                                                                                                                                                         |               21 |             77 |         3.67 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/start_for_MultiPixStream2AXIvideo_U0_U/push                                                                                                                                                                                         |                                                                                                                                                                                                                                           |                8 |             88 |        11.00 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               29 |             91 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               28 |             91 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               28 |             91 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                        |               33 |             91 |         2.76 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         | design_1_i/rst_clk_wiz_0_148M/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               38 |             98 |         2.58 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/motionSpeed_val14_c_U/push                                                                                                                                                                                                          |                                                                                                                                                                                                                                           |               44 |            139 |         3.16 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg0                                                                                                                                                                             |               28 |            145 |         5.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/crossHairY_val19_c_U/push                                                                                                                                                                                                           |                                                                                                                                                                                                                                           |               38 |            197 |         5.18 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/ap_CS_fsm_state3                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                           |               61 |            208 |         3.41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |              137 |            347 |         2.53 |
|  design_1_i/clk_wiz_0/inst/clk_out1        | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_442/bckgndYUV_U/ap_block_pp0_stage0_subdone                                                                                                                                                                                             |                                                                                                                                                                                                                                           |              119 |            525 |         4.41 |
|  design_1_i/clk_wiz_0/inst/clk_out1        |                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                           |              297 |           1259 |         4.24 |
+--------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


