# do RISC2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying /home/virtualgod/Altera/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /home/virtualgod/Altera/15.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/dataHazard.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/dataHazard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Data_Hazard_Detector
# -- Compiling architecture behavioural of Data_Hazard_Detector
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/finalComponents.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/finalComponents.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package finalComponents
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/regRead.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/regRead.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regRead
# -- Compiling architecture behaviour of regRead
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/execute.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity execute
# -- Compiling architecture behaviour of execute
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/memPackage.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/memPackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package mem_package
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/datapathComponents.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/datapathComponents.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package datapathComponents
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/regWrite.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/regWrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity regWrite
# -- Compiling architecture behaviour of regWrite
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/memAccess.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/memAccess.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memAccess
# -- Compiling architecture behaviour of memAccess
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/fetch.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch
# -- Compiling architecture behaviour of fetch
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/decode.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decode
# -- Compiling architecture behaviour of decode
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/controlHazard.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/controlHazard.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlHazard
# -- Compiling architecture Behave of controlHazard
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/flipFlop.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/flipFlop.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package datapathComponents
# -- Compiling entity flipFlop
# -- Compiling architecture Behave of flipFlop
# End time: 12:16:44 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/dataRegister.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:44 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/dataRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package datapathComponents
# -- Compiling entity dataRegister
# -- Compiling architecture Behave of dataRegister
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/instrMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/instrMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Loading package mem_package
# -- Compiling entity instrMemory
# -- Compiling architecture Behave of instrMemory
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Compiling entity alu
# -- Compiling architecture Behave of alu
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/PE.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/PE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Compiling entity PE
# -- Compiling architecture behave of PE
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/dataMemory.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/dataMemory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Loading package mem_package
# -- Compiling entity dataMemory
# -- Compiling architecture Behave of dataMemory
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/Comparator.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/Comparator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package datapathComponents
# -- Compiling entity Comparator
# -- Compiling architecture Behave of Comparator
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Compiling entity Datapath_RISC
# -- Compiling architecture Build of DataPath_RISC
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/regFile.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/regFile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package datapathComponents
# -- Compiling entity regFile
# -- Compiling architecture Behave of regFile
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/RISC2.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/RISC2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package finalComponents
# -- Loading package datapathComponents
# -- Compiling entity RISC2
# -- Compiling architecture Struct of RISC2
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/virtualgod/Altera/RISC2/testbench_full.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 12:16:45 on Nov 29,2016
# vcom -reportprogress 300 -93 -work work /home/virtualgod/Altera/RISC2/testbench_full.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Testbench_full
# -- Compiling architecture Behave of Testbench_full
# End time: 12:16:45 on Nov 29,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  Testbench_full
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" Testbench_full 
# Start time: 12:16:45 on Nov 29,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench_full(behave)
# Loading work.finalcomponents
# Loading work.datapathcomponents
# Loading work.risc2(struct)
# Loading work.datapath_risc(build)
# Loading work.flipflop(behave)
# Loading work.pe(behave)
# Loading work.dataregister(behave)
# Loading work.alu(behave)
# Loading work.mem_package
# Loading work.instrmemory(behave)
# Loading work.regfile(behave)
# Loading work.comparator(behave)
# Loading work.datamemory(behave)
# Loading work.fetch(behaviour)
# Loading work.decode(behaviour)
# Loading work.regread(behaviour)
# Loading work.execute(behaviour)
# Loading work.memaccess(behaviour)
# Loading work.regwrite(behaviour)
# Loading work.controlhazard(behave)
# Loading work.data_hazard_detector(behavioural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/instr_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /testbench_full/dut/dp/rf
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/rf/reg
restart 
log -r *
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/data_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/rf
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /testbench_full/dut/dp/instr_mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /testbench_full/dut/dp/rf
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/data_mem/A \
sim:/testbench_full/dut/dp/data_mem/Din \
sim:/testbench_full/dut/dp/data_mem/memWR
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/data_mem/ram(27)
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/IR_DR \
sim:/testbench_full/dut/dp/IR_RE \
sim:/testbench_full/dut/dp/IR_EM \
sim:/testbench_full/dut/dp/IR_MW
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/IR_EM_En
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/instr_mem/A \
sim:/testbench_full/dut/dp/instr_mem/Dout
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/pc_fd/Dout
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/M2
add wave -position insertpoint  \
sim:/testbench_full/dut/dp/incrementer1/IP1 \
sim:/testbench_full/dut/dp/incrementer1/IP2 \
sim:/testbench_full/dut/dp/incrementer1/OP
add wave -position insertpoint  \
sim:/testbench_full/dut/stall
add wave -position insertpoint  \
sim:/testbench_full/dut/stall_E \
sim:/testbench_full/dut/stall_M \
sim:/testbench_full/dut/stall_W \
sim:/testbench_full/dut/stall_dh
add wave -position insertpoint  \
sim:/testbench_full/dut/dh/re_stall
add wave -position insertpoint  \
sim:/testbench_full/dut/dh/stall
add wave -position insertpoint  \
sim:/testbench_full/dut/dh/IR \
sim:/testbench_full/dut/dh/IR_OLD1
add wave -position insertpoint  \
sim:/testbench_full/dut/dh/IR_OLD2 \
sim:/testbench_full/dut/dh/IR_OLD3 \
sim:/testbench_full/dut/dh/NC_MW
# End time: 13:05:11 on Nov 29,2016, Elapsed time: 0:48:26
# Errors: 0, Warnings: 14
