
RTOS_DRS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008140  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000150  08008200  08008200  00018200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008350  08008350  00020104  2**0
                  CONTENTS
  4 .ARM          00000000  08008350  08008350  00020104  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008350  08008350  00020104  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008350  08008350  00018350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008354  08008354  00018354  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000104  20000000  08008358  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033a0  20000108  0800845c  00020108  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200034a8  0800845c  000234a8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020104  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001903e  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003352  00000000  00000000  0003916a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000015d0  00000000  00000000  0003c4c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001448  00000000  00000000  0003da90  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018c86  00000000  00000000  0003eed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00010377  00000000  00000000  00057b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008d021  00000000  00000000  00067ed5  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f4ef6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005084  00000000  00000000  000f4f74  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000108 	.word	0x20000108
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080081e8 	.word	0x080081e8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000010c 	.word	0x2000010c
 8000104:	080081e8 	.word	0x080081e8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 fc0d 	bl	8000c24 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb65 	bl	8000ae4 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 fbff 	bl	8000c24 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fbf5 	bl	8000c24 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fb87 	bl	8000b5c <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fb7d 	bl	8000b5c <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_d2uiz>:
 8000470:	b570      	push	{r4, r5, r6, lr}
 8000472:	2200      	movs	r2, #0
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <__aeabi_d2uiz+0x38>)
 8000476:	0004      	movs	r4, r0
 8000478:	000d      	movs	r5, r1
 800047a:	f7ff ffef 	bl	800045c <__aeabi_dcmpge>
 800047e:	2800      	cmp	r0, #0
 8000480:	d104      	bne.n	800048c <__aeabi_d2uiz+0x1c>
 8000482:	0020      	movs	r0, r4
 8000484:	0029      	movs	r1, r5
 8000486:	f001 f9ef 	bl	8001868 <__aeabi_d2iz>
 800048a:	bd70      	pop	{r4, r5, r6, pc}
 800048c:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <__aeabi_d2uiz+0x38>)
 800048e:	2200      	movs	r2, #0
 8000490:	0020      	movs	r0, r4
 8000492:	0029      	movs	r1, r5
 8000494:	f000 fea0 	bl	80011d8 <__aeabi_dsub>
 8000498:	f001 f9e6 	bl	8001868 <__aeabi_d2iz>
 800049c:	2380      	movs	r3, #128	; 0x80
 800049e:	061b      	lsls	r3, r3, #24
 80004a0:	469c      	mov	ip, r3
 80004a2:	4460      	add	r0, ip
 80004a4:	e7f1      	b.n	800048a <__aeabi_d2uiz+0x1a>
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	41e00000 	.word	0x41e00000

080004ac <__aeabi_dadd>:
 80004ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ae:	464f      	mov	r7, r9
 80004b0:	4646      	mov	r6, r8
 80004b2:	46d6      	mov	lr, sl
 80004b4:	000c      	movs	r4, r1
 80004b6:	0309      	lsls	r1, r1, #12
 80004b8:	b5c0      	push	{r6, r7, lr}
 80004ba:	0a49      	lsrs	r1, r1, #9
 80004bc:	0f47      	lsrs	r7, r0, #29
 80004be:	005e      	lsls	r6, r3, #1
 80004c0:	4339      	orrs	r1, r7
 80004c2:	031f      	lsls	r7, r3, #12
 80004c4:	0fdb      	lsrs	r3, r3, #31
 80004c6:	469c      	mov	ip, r3
 80004c8:	0065      	lsls	r5, r4, #1
 80004ca:	0a7b      	lsrs	r3, r7, #9
 80004cc:	0f57      	lsrs	r7, r2, #29
 80004ce:	431f      	orrs	r7, r3
 80004d0:	0d6d      	lsrs	r5, r5, #21
 80004d2:	0fe4      	lsrs	r4, r4, #31
 80004d4:	0d76      	lsrs	r6, r6, #21
 80004d6:	46a1      	mov	r9, r4
 80004d8:	00c0      	lsls	r0, r0, #3
 80004da:	46b8      	mov	r8, r7
 80004dc:	00d2      	lsls	r2, r2, #3
 80004de:	1bab      	subs	r3, r5, r6
 80004e0:	4564      	cmp	r4, ip
 80004e2:	d07b      	beq.n	80005dc <__aeabi_dadd+0x130>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	dd5f      	ble.n	80005a8 <__aeabi_dadd+0xfc>
 80004e8:	2e00      	cmp	r6, #0
 80004ea:	d000      	beq.n	80004ee <__aeabi_dadd+0x42>
 80004ec:	e0a4      	b.n	8000638 <__aeabi_dadd+0x18c>
 80004ee:	003e      	movs	r6, r7
 80004f0:	4316      	orrs	r6, r2
 80004f2:	d100      	bne.n	80004f6 <__aeabi_dadd+0x4a>
 80004f4:	e112      	b.n	800071c <__aeabi_dadd+0x270>
 80004f6:	1e5e      	subs	r6, r3, #1
 80004f8:	2e00      	cmp	r6, #0
 80004fa:	d000      	beq.n	80004fe <__aeabi_dadd+0x52>
 80004fc:	e19e      	b.n	800083c <__aeabi_dadd+0x390>
 80004fe:	1a87      	subs	r7, r0, r2
 8000500:	4643      	mov	r3, r8
 8000502:	42b8      	cmp	r0, r7
 8000504:	4180      	sbcs	r0, r0
 8000506:	2501      	movs	r5, #1
 8000508:	1ac9      	subs	r1, r1, r3
 800050a:	4240      	negs	r0, r0
 800050c:	1a09      	subs	r1, r1, r0
 800050e:	020b      	lsls	r3, r1, #8
 8000510:	d400      	bmi.n	8000514 <__aeabi_dadd+0x68>
 8000512:	e131      	b.n	8000778 <__aeabi_dadd+0x2cc>
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	0a4e      	lsrs	r6, r1, #9
 8000518:	2e00      	cmp	r6, #0
 800051a:	d100      	bne.n	800051e <__aeabi_dadd+0x72>
 800051c:	e16e      	b.n	80007fc <__aeabi_dadd+0x350>
 800051e:	0030      	movs	r0, r6
 8000520:	f001 fa12 	bl	8001948 <__clzsi2>
 8000524:	0003      	movs	r3, r0
 8000526:	3b08      	subs	r3, #8
 8000528:	2b1f      	cmp	r3, #31
 800052a:	dd00      	ble.n	800052e <__aeabi_dadd+0x82>
 800052c:	e161      	b.n	80007f2 <__aeabi_dadd+0x346>
 800052e:	2220      	movs	r2, #32
 8000530:	0039      	movs	r1, r7
 8000532:	1ad2      	subs	r2, r2, r3
 8000534:	409e      	lsls	r6, r3
 8000536:	40d1      	lsrs	r1, r2
 8000538:	409f      	lsls	r7, r3
 800053a:	430e      	orrs	r6, r1
 800053c:	429d      	cmp	r5, r3
 800053e:	dd00      	ble.n	8000542 <__aeabi_dadd+0x96>
 8000540:	e151      	b.n	80007e6 <__aeabi_dadd+0x33a>
 8000542:	1b5d      	subs	r5, r3, r5
 8000544:	1c6b      	adds	r3, r5, #1
 8000546:	2b1f      	cmp	r3, #31
 8000548:	dd00      	ble.n	800054c <__aeabi_dadd+0xa0>
 800054a:	e17c      	b.n	8000846 <__aeabi_dadd+0x39a>
 800054c:	2120      	movs	r1, #32
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	003d      	movs	r5, r7
 8000552:	0030      	movs	r0, r6
 8000554:	408f      	lsls	r7, r1
 8000556:	4088      	lsls	r0, r1
 8000558:	40dd      	lsrs	r5, r3
 800055a:	1e79      	subs	r1, r7, #1
 800055c:	418f      	sbcs	r7, r1
 800055e:	0031      	movs	r1, r6
 8000560:	2207      	movs	r2, #7
 8000562:	4328      	orrs	r0, r5
 8000564:	40d9      	lsrs	r1, r3
 8000566:	2500      	movs	r5, #0
 8000568:	4307      	orrs	r7, r0
 800056a:	403a      	ands	r2, r7
 800056c:	2a00      	cmp	r2, #0
 800056e:	d009      	beq.n	8000584 <__aeabi_dadd+0xd8>
 8000570:	230f      	movs	r3, #15
 8000572:	403b      	ands	r3, r7
 8000574:	2b04      	cmp	r3, #4
 8000576:	d005      	beq.n	8000584 <__aeabi_dadd+0xd8>
 8000578:	1d3b      	adds	r3, r7, #4
 800057a:	42bb      	cmp	r3, r7
 800057c:	41bf      	sbcs	r7, r7
 800057e:	427f      	negs	r7, r7
 8000580:	19c9      	adds	r1, r1, r7
 8000582:	001f      	movs	r7, r3
 8000584:	020b      	lsls	r3, r1, #8
 8000586:	d400      	bmi.n	800058a <__aeabi_dadd+0xde>
 8000588:	e226      	b.n	80009d8 <__aeabi_dadd+0x52c>
 800058a:	1c6a      	adds	r2, r5, #1
 800058c:	4bc6      	ldr	r3, [pc, #792]	; (80008a8 <__aeabi_dadd+0x3fc>)
 800058e:	0555      	lsls	r5, r2, #21
 8000590:	0d6d      	lsrs	r5, r5, #21
 8000592:	429a      	cmp	r2, r3
 8000594:	d100      	bne.n	8000598 <__aeabi_dadd+0xec>
 8000596:	e106      	b.n	80007a6 <__aeabi_dadd+0x2fa>
 8000598:	4ac4      	ldr	r2, [pc, #784]	; (80008ac <__aeabi_dadd+0x400>)
 800059a:	08ff      	lsrs	r7, r7, #3
 800059c:	400a      	ands	r2, r1
 800059e:	0753      	lsls	r3, r2, #29
 80005a0:	0252      	lsls	r2, r2, #9
 80005a2:	433b      	orrs	r3, r7
 80005a4:	0b12      	lsrs	r2, r2, #12
 80005a6:	e08e      	b.n	80006c6 <__aeabi_dadd+0x21a>
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d000      	beq.n	80005ae <__aeabi_dadd+0x102>
 80005ac:	e0b8      	b.n	8000720 <__aeabi_dadd+0x274>
 80005ae:	1c6b      	adds	r3, r5, #1
 80005b0:	055b      	lsls	r3, r3, #21
 80005b2:	0d5b      	lsrs	r3, r3, #21
 80005b4:	2b01      	cmp	r3, #1
 80005b6:	dc00      	bgt.n	80005ba <__aeabi_dadd+0x10e>
 80005b8:	e130      	b.n	800081c <__aeabi_dadd+0x370>
 80005ba:	1a87      	subs	r7, r0, r2
 80005bc:	4643      	mov	r3, r8
 80005be:	42b8      	cmp	r0, r7
 80005c0:	41b6      	sbcs	r6, r6
 80005c2:	1acb      	subs	r3, r1, r3
 80005c4:	4276      	negs	r6, r6
 80005c6:	1b9e      	subs	r6, r3, r6
 80005c8:	0233      	lsls	r3, r6, #8
 80005ca:	d500      	bpl.n	80005ce <__aeabi_dadd+0x122>
 80005cc:	e14c      	b.n	8000868 <__aeabi_dadd+0x3bc>
 80005ce:	003b      	movs	r3, r7
 80005d0:	4333      	orrs	r3, r6
 80005d2:	d1a1      	bne.n	8000518 <__aeabi_dadd+0x6c>
 80005d4:	2200      	movs	r2, #0
 80005d6:	2400      	movs	r4, #0
 80005d8:	2500      	movs	r5, #0
 80005da:	e070      	b.n	80006be <__aeabi_dadd+0x212>
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dc00      	bgt.n	80005e2 <__aeabi_dadd+0x136>
 80005e0:	e0e5      	b.n	80007ae <__aeabi_dadd+0x302>
 80005e2:	2e00      	cmp	r6, #0
 80005e4:	d100      	bne.n	80005e8 <__aeabi_dadd+0x13c>
 80005e6:	e083      	b.n	80006f0 <__aeabi_dadd+0x244>
 80005e8:	4eaf      	ldr	r6, [pc, #700]	; (80008a8 <__aeabi_dadd+0x3fc>)
 80005ea:	42b5      	cmp	r5, r6
 80005ec:	d060      	beq.n	80006b0 <__aeabi_dadd+0x204>
 80005ee:	2680      	movs	r6, #128	; 0x80
 80005f0:	0436      	lsls	r6, r6, #16
 80005f2:	4337      	orrs	r7, r6
 80005f4:	46b8      	mov	r8, r7
 80005f6:	2b38      	cmp	r3, #56	; 0x38
 80005f8:	dc00      	bgt.n	80005fc <__aeabi_dadd+0x150>
 80005fa:	e13e      	b.n	800087a <__aeabi_dadd+0x3ce>
 80005fc:	4643      	mov	r3, r8
 80005fe:	4313      	orrs	r3, r2
 8000600:	001f      	movs	r7, r3
 8000602:	1e7a      	subs	r2, r7, #1
 8000604:	4197      	sbcs	r7, r2
 8000606:	183f      	adds	r7, r7, r0
 8000608:	4287      	cmp	r7, r0
 800060a:	4180      	sbcs	r0, r0
 800060c:	4240      	negs	r0, r0
 800060e:	1809      	adds	r1, r1, r0
 8000610:	020b      	lsls	r3, r1, #8
 8000612:	d400      	bmi.n	8000616 <__aeabi_dadd+0x16a>
 8000614:	e0b0      	b.n	8000778 <__aeabi_dadd+0x2cc>
 8000616:	4ba4      	ldr	r3, [pc, #656]	; (80008a8 <__aeabi_dadd+0x3fc>)
 8000618:	3501      	adds	r5, #1
 800061a:	429d      	cmp	r5, r3
 800061c:	d100      	bne.n	8000620 <__aeabi_dadd+0x174>
 800061e:	e0c3      	b.n	80007a8 <__aeabi_dadd+0x2fc>
 8000620:	4aa2      	ldr	r2, [pc, #648]	; (80008ac <__aeabi_dadd+0x400>)
 8000622:	087b      	lsrs	r3, r7, #1
 8000624:	400a      	ands	r2, r1
 8000626:	2101      	movs	r1, #1
 8000628:	400f      	ands	r7, r1
 800062a:	431f      	orrs	r7, r3
 800062c:	0851      	lsrs	r1, r2, #1
 800062e:	07d3      	lsls	r3, r2, #31
 8000630:	2207      	movs	r2, #7
 8000632:	431f      	orrs	r7, r3
 8000634:	403a      	ands	r2, r7
 8000636:	e799      	b.n	800056c <__aeabi_dadd+0xc0>
 8000638:	4e9b      	ldr	r6, [pc, #620]	; (80008a8 <__aeabi_dadd+0x3fc>)
 800063a:	42b5      	cmp	r5, r6
 800063c:	d038      	beq.n	80006b0 <__aeabi_dadd+0x204>
 800063e:	2680      	movs	r6, #128	; 0x80
 8000640:	0436      	lsls	r6, r6, #16
 8000642:	4337      	orrs	r7, r6
 8000644:	46b8      	mov	r8, r7
 8000646:	2b38      	cmp	r3, #56	; 0x38
 8000648:	dd00      	ble.n	800064c <__aeabi_dadd+0x1a0>
 800064a:	e0dc      	b.n	8000806 <__aeabi_dadd+0x35a>
 800064c:	2b1f      	cmp	r3, #31
 800064e:	dc00      	bgt.n	8000652 <__aeabi_dadd+0x1a6>
 8000650:	e130      	b.n	80008b4 <__aeabi_dadd+0x408>
 8000652:	001e      	movs	r6, r3
 8000654:	4647      	mov	r7, r8
 8000656:	3e20      	subs	r6, #32
 8000658:	40f7      	lsrs	r7, r6
 800065a:	46bc      	mov	ip, r7
 800065c:	2b20      	cmp	r3, #32
 800065e:	d004      	beq.n	800066a <__aeabi_dadd+0x1be>
 8000660:	2640      	movs	r6, #64	; 0x40
 8000662:	1af3      	subs	r3, r6, r3
 8000664:	4646      	mov	r6, r8
 8000666:	409e      	lsls	r6, r3
 8000668:	4332      	orrs	r2, r6
 800066a:	0017      	movs	r7, r2
 800066c:	4663      	mov	r3, ip
 800066e:	1e7a      	subs	r2, r7, #1
 8000670:	4197      	sbcs	r7, r2
 8000672:	431f      	orrs	r7, r3
 8000674:	e0cc      	b.n	8000810 <__aeabi_dadd+0x364>
 8000676:	2b00      	cmp	r3, #0
 8000678:	d100      	bne.n	800067c <__aeabi_dadd+0x1d0>
 800067a:	e204      	b.n	8000a86 <__aeabi_dadd+0x5da>
 800067c:	4643      	mov	r3, r8
 800067e:	4313      	orrs	r3, r2
 8000680:	d100      	bne.n	8000684 <__aeabi_dadd+0x1d8>
 8000682:	e159      	b.n	8000938 <__aeabi_dadd+0x48c>
 8000684:	074b      	lsls	r3, r1, #29
 8000686:	08c0      	lsrs	r0, r0, #3
 8000688:	4318      	orrs	r0, r3
 800068a:	2380      	movs	r3, #128	; 0x80
 800068c:	08c9      	lsrs	r1, r1, #3
 800068e:	031b      	lsls	r3, r3, #12
 8000690:	4219      	tst	r1, r3
 8000692:	d008      	beq.n	80006a6 <__aeabi_dadd+0x1fa>
 8000694:	4645      	mov	r5, r8
 8000696:	08ed      	lsrs	r5, r5, #3
 8000698:	421d      	tst	r5, r3
 800069a:	d104      	bne.n	80006a6 <__aeabi_dadd+0x1fa>
 800069c:	4643      	mov	r3, r8
 800069e:	08d0      	lsrs	r0, r2, #3
 80006a0:	0759      	lsls	r1, r3, #29
 80006a2:	4308      	orrs	r0, r1
 80006a4:	0029      	movs	r1, r5
 80006a6:	0f42      	lsrs	r2, r0, #29
 80006a8:	00c9      	lsls	r1, r1, #3
 80006aa:	4d7f      	ldr	r5, [pc, #508]	; (80008a8 <__aeabi_dadd+0x3fc>)
 80006ac:	4311      	orrs	r1, r2
 80006ae:	00c0      	lsls	r0, r0, #3
 80006b0:	074b      	lsls	r3, r1, #29
 80006b2:	08ca      	lsrs	r2, r1, #3
 80006b4:	497c      	ldr	r1, [pc, #496]	; (80008a8 <__aeabi_dadd+0x3fc>)
 80006b6:	08c0      	lsrs	r0, r0, #3
 80006b8:	4303      	orrs	r3, r0
 80006ba:	428d      	cmp	r5, r1
 80006bc:	d068      	beq.n	8000790 <__aeabi_dadd+0x2e4>
 80006be:	0312      	lsls	r2, r2, #12
 80006c0:	056d      	lsls	r5, r5, #21
 80006c2:	0b12      	lsrs	r2, r2, #12
 80006c4:	0d6d      	lsrs	r5, r5, #21
 80006c6:	2100      	movs	r1, #0
 80006c8:	0312      	lsls	r2, r2, #12
 80006ca:	0018      	movs	r0, r3
 80006cc:	0b13      	lsrs	r3, r2, #12
 80006ce:	0d0a      	lsrs	r2, r1, #20
 80006d0:	0512      	lsls	r2, r2, #20
 80006d2:	431a      	orrs	r2, r3
 80006d4:	4b76      	ldr	r3, [pc, #472]	; (80008b0 <__aeabi_dadd+0x404>)
 80006d6:	052d      	lsls	r5, r5, #20
 80006d8:	4013      	ands	r3, r2
 80006da:	432b      	orrs	r3, r5
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	07e4      	lsls	r4, r4, #31
 80006e0:	085b      	lsrs	r3, r3, #1
 80006e2:	4323      	orrs	r3, r4
 80006e4:	0019      	movs	r1, r3
 80006e6:	bc1c      	pop	{r2, r3, r4}
 80006e8:	4690      	mov	r8, r2
 80006ea:	4699      	mov	r9, r3
 80006ec:	46a2      	mov	sl, r4
 80006ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006f0:	003e      	movs	r6, r7
 80006f2:	4316      	orrs	r6, r2
 80006f4:	d012      	beq.n	800071c <__aeabi_dadd+0x270>
 80006f6:	1e5e      	subs	r6, r3, #1
 80006f8:	2e00      	cmp	r6, #0
 80006fa:	d000      	beq.n	80006fe <__aeabi_dadd+0x252>
 80006fc:	e100      	b.n	8000900 <__aeabi_dadd+0x454>
 80006fe:	1887      	adds	r7, r0, r2
 8000700:	4287      	cmp	r7, r0
 8000702:	4180      	sbcs	r0, r0
 8000704:	4441      	add	r1, r8
 8000706:	4240      	negs	r0, r0
 8000708:	1809      	adds	r1, r1, r0
 800070a:	2501      	movs	r5, #1
 800070c:	020b      	lsls	r3, r1, #8
 800070e:	d533      	bpl.n	8000778 <__aeabi_dadd+0x2cc>
 8000710:	2502      	movs	r5, #2
 8000712:	e785      	b.n	8000620 <__aeabi_dadd+0x174>
 8000714:	4664      	mov	r4, ip
 8000716:	0033      	movs	r3, r6
 8000718:	4641      	mov	r1, r8
 800071a:	0010      	movs	r0, r2
 800071c:	001d      	movs	r5, r3
 800071e:	e7c7      	b.n	80006b0 <__aeabi_dadd+0x204>
 8000720:	2d00      	cmp	r5, #0
 8000722:	d000      	beq.n	8000726 <__aeabi_dadd+0x27a>
 8000724:	e0da      	b.n	80008dc <__aeabi_dadd+0x430>
 8000726:	000c      	movs	r4, r1
 8000728:	4304      	orrs	r4, r0
 800072a:	d0f3      	beq.n	8000714 <__aeabi_dadd+0x268>
 800072c:	1c5c      	adds	r4, r3, #1
 800072e:	d100      	bne.n	8000732 <__aeabi_dadd+0x286>
 8000730:	e19f      	b.n	8000a72 <__aeabi_dadd+0x5c6>
 8000732:	4c5d      	ldr	r4, [pc, #372]	; (80008a8 <__aeabi_dadd+0x3fc>)
 8000734:	42a6      	cmp	r6, r4
 8000736:	d100      	bne.n	800073a <__aeabi_dadd+0x28e>
 8000738:	e12f      	b.n	800099a <__aeabi_dadd+0x4ee>
 800073a:	43db      	mvns	r3, r3
 800073c:	2b38      	cmp	r3, #56	; 0x38
 800073e:	dd00      	ble.n	8000742 <__aeabi_dadd+0x296>
 8000740:	e166      	b.n	8000a10 <__aeabi_dadd+0x564>
 8000742:	2b1f      	cmp	r3, #31
 8000744:	dd00      	ble.n	8000748 <__aeabi_dadd+0x29c>
 8000746:	e183      	b.n	8000a50 <__aeabi_dadd+0x5a4>
 8000748:	2420      	movs	r4, #32
 800074a:	0005      	movs	r5, r0
 800074c:	1ae4      	subs	r4, r4, r3
 800074e:	000f      	movs	r7, r1
 8000750:	40dd      	lsrs	r5, r3
 8000752:	40d9      	lsrs	r1, r3
 8000754:	40a0      	lsls	r0, r4
 8000756:	4643      	mov	r3, r8
 8000758:	40a7      	lsls	r7, r4
 800075a:	1a5b      	subs	r3, r3, r1
 800075c:	1e44      	subs	r4, r0, #1
 800075e:	41a0      	sbcs	r0, r4
 8000760:	4698      	mov	r8, r3
 8000762:	432f      	orrs	r7, r5
 8000764:	4338      	orrs	r0, r7
 8000766:	1a17      	subs	r7, r2, r0
 8000768:	42ba      	cmp	r2, r7
 800076a:	4192      	sbcs	r2, r2
 800076c:	4643      	mov	r3, r8
 800076e:	4252      	negs	r2, r2
 8000770:	1a99      	subs	r1, r3, r2
 8000772:	4664      	mov	r4, ip
 8000774:	0035      	movs	r5, r6
 8000776:	e6ca      	b.n	800050e <__aeabi_dadd+0x62>
 8000778:	2207      	movs	r2, #7
 800077a:	403a      	ands	r2, r7
 800077c:	2a00      	cmp	r2, #0
 800077e:	d000      	beq.n	8000782 <__aeabi_dadd+0x2d6>
 8000780:	e6f6      	b.n	8000570 <__aeabi_dadd+0xc4>
 8000782:	074b      	lsls	r3, r1, #29
 8000784:	08ca      	lsrs	r2, r1, #3
 8000786:	4948      	ldr	r1, [pc, #288]	; (80008a8 <__aeabi_dadd+0x3fc>)
 8000788:	08ff      	lsrs	r7, r7, #3
 800078a:	433b      	orrs	r3, r7
 800078c:	428d      	cmp	r5, r1
 800078e:	d196      	bne.n	80006be <__aeabi_dadd+0x212>
 8000790:	0019      	movs	r1, r3
 8000792:	4311      	orrs	r1, r2
 8000794:	d100      	bne.n	8000798 <__aeabi_dadd+0x2ec>
 8000796:	e19e      	b.n	8000ad6 <__aeabi_dadd+0x62a>
 8000798:	2180      	movs	r1, #128	; 0x80
 800079a:	0309      	lsls	r1, r1, #12
 800079c:	430a      	orrs	r2, r1
 800079e:	0312      	lsls	r2, r2, #12
 80007a0:	0b12      	lsrs	r2, r2, #12
 80007a2:	4d41      	ldr	r5, [pc, #260]	; (80008a8 <__aeabi_dadd+0x3fc>)
 80007a4:	e78f      	b.n	80006c6 <__aeabi_dadd+0x21a>
 80007a6:	0015      	movs	r5, r2
 80007a8:	2200      	movs	r2, #0
 80007aa:	2300      	movs	r3, #0
 80007ac:	e78b      	b.n	80006c6 <__aeabi_dadd+0x21a>
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	d000      	beq.n	80007b4 <__aeabi_dadd+0x308>
 80007b2:	e0c7      	b.n	8000944 <__aeabi_dadd+0x498>
 80007b4:	1c6b      	adds	r3, r5, #1
 80007b6:	055f      	lsls	r7, r3, #21
 80007b8:	0d7f      	lsrs	r7, r7, #21
 80007ba:	2f01      	cmp	r7, #1
 80007bc:	dc00      	bgt.n	80007c0 <__aeabi_dadd+0x314>
 80007be:	e0f1      	b.n	80009a4 <__aeabi_dadd+0x4f8>
 80007c0:	4d39      	ldr	r5, [pc, #228]	; (80008a8 <__aeabi_dadd+0x3fc>)
 80007c2:	42ab      	cmp	r3, r5
 80007c4:	d100      	bne.n	80007c8 <__aeabi_dadd+0x31c>
 80007c6:	e0b9      	b.n	800093c <__aeabi_dadd+0x490>
 80007c8:	1885      	adds	r5, r0, r2
 80007ca:	000a      	movs	r2, r1
 80007cc:	4285      	cmp	r5, r0
 80007ce:	4189      	sbcs	r1, r1
 80007d0:	4442      	add	r2, r8
 80007d2:	4249      	negs	r1, r1
 80007d4:	1851      	adds	r1, r2, r1
 80007d6:	2207      	movs	r2, #7
 80007d8:	07cf      	lsls	r7, r1, #31
 80007da:	086d      	lsrs	r5, r5, #1
 80007dc:	432f      	orrs	r7, r5
 80007de:	0849      	lsrs	r1, r1, #1
 80007e0:	403a      	ands	r2, r7
 80007e2:	001d      	movs	r5, r3
 80007e4:	e6c2      	b.n	800056c <__aeabi_dadd+0xc0>
 80007e6:	2207      	movs	r2, #7
 80007e8:	4930      	ldr	r1, [pc, #192]	; (80008ac <__aeabi_dadd+0x400>)
 80007ea:	1aed      	subs	r5, r5, r3
 80007ec:	4031      	ands	r1, r6
 80007ee:	403a      	ands	r2, r7
 80007f0:	e6bc      	b.n	800056c <__aeabi_dadd+0xc0>
 80007f2:	003e      	movs	r6, r7
 80007f4:	3828      	subs	r0, #40	; 0x28
 80007f6:	4086      	lsls	r6, r0
 80007f8:	2700      	movs	r7, #0
 80007fa:	e69f      	b.n	800053c <__aeabi_dadd+0x90>
 80007fc:	0038      	movs	r0, r7
 80007fe:	f001 f8a3 	bl	8001948 <__clzsi2>
 8000802:	3020      	adds	r0, #32
 8000804:	e68e      	b.n	8000524 <__aeabi_dadd+0x78>
 8000806:	4643      	mov	r3, r8
 8000808:	4313      	orrs	r3, r2
 800080a:	001f      	movs	r7, r3
 800080c:	1e7a      	subs	r2, r7, #1
 800080e:	4197      	sbcs	r7, r2
 8000810:	1bc7      	subs	r7, r0, r7
 8000812:	42b8      	cmp	r0, r7
 8000814:	4180      	sbcs	r0, r0
 8000816:	4240      	negs	r0, r0
 8000818:	1a09      	subs	r1, r1, r0
 800081a:	e678      	b.n	800050e <__aeabi_dadd+0x62>
 800081c:	000e      	movs	r6, r1
 800081e:	003b      	movs	r3, r7
 8000820:	4306      	orrs	r6, r0
 8000822:	4313      	orrs	r3, r2
 8000824:	2d00      	cmp	r5, #0
 8000826:	d161      	bne.n	80008ec <__aeabi_dadd+0x440>
 8000828:	2e00      	cmp	r6, #0
 800082a:	d000      	beq.n	800082e <__aeabi_dadd+0x382>
 800082c:	e0f4      	b.n	8000a18 <__aeabi_dadd+0x56c>
 800082e:	2b00      	cmp	r3, #0
 8000830:	d100      	bne.n	8000834 <__aeabi_dadd+0x388>
 8000832:	e11b      	b.n	8000a6c <__aeabi_dadd+0x5c0>
 8000834:	4664      	mov	r4, ip
 8000836:	0039      	movs	r1, r7
 8000838:	0010      	movs	r0, r2
 800083a:	e739      	b.n	80006b0 <__aeabi_dadd+0x204>
 800083c:	4f1a      	ldr	r7, [pc, #104]	; (80008a8 <__aeabi_dadd+0x3fc>)
 800083e:	42bb      	cmp	r3, r7
 8000840:	d07a      	beq.n	8000938 <__aeabi_dadd+0x48c>
 8000842:	0033      	movs	r3, r6
 8000844:	e6ff      	b.n	8000646 <__aeabi_dadd+0x19a>
 8000846:	0030      	movs	r0, r6
 8000848:	3d1f      	subs	r5, #31
 800084a:	40e8      	lsrs	r0, r5
 800084c:	2b20      	cmp	r3, #32
 800084e:	d003      	beq.n	8000858 <__aeabi_dadd+0x3ac>
 8000850:	2140      	movs	r1, #64	; 0x40
 8000852:	1acb      	subs	r3, r1, r3
 8000854:	409e      	lsls	r6, r3
 8000856:	4337      	orrs	r7, r6
 8000858:	1e7b      	subs	r3, r7, #1
 800085a:	419f      	sbcs	r7, r3
 800085c:	2207      	movs	r2, #7
 800085e:	4307      	orrs	r7, r0
 8000860:	403a      	ands	r2, r7
 8000862:	2100      	movs	r1, #0
 8000864:	2500      	movs	r5, #0
 8000866:	e789      	b.n	800077c <__aeabi_dadd+0x2d0>
 8000868:	1a17      	subs	r7, r2, r0
 800086a:	4643      	mov	r3, r8
 800086c:	42ba      	cmp	r2, r7
 800086e:	41b6      	sbcs	r6, r6
 8000870:	1a59      	subs	r1, r3, r1
 8000872:	4276      	negs	r6, r6
 8000874:	1b8e      	subs	r6, r1, r6
 8000876:	4664      	mov	r4, ip
 8000878:	e64e      	b.n	8000518 <__aeabi_dadd+0x6c>
 800087a:	2b1f      	cmp	r3, #31
 800087c:	dd00      	ble.n	8000880 <__aeabi_dadd+0x3d4>
 800087e:	e0ad      	b.n	80009dc <__aeabi_dadd+0x530>
 8000880:	2620      	movs	r6, #32
 8000882:	4647      	mov	r7, r8
 8000884:	1af6      	subs	r6, r6, r3
 8000886:	40b7      	lsls	r7, r6
 8000888:	46b9      	mov	r9, r7
 800088a:	0017      	movs	r7, r2
 800088c:	46b2      	mov	sl, r6
 800088e:	40df      	lsrs	r7, r3
 8000890:	464e      	mov	r6, r9
 8000892:	433e      	orrs	r6, r7
 8000894:	0037      	movs	r7, r6
 8000896:	4656      	mov	r6, sl
 8000898:	40b2      	lsls	r2, r6
 800089a:	1e56      	subs	r6, r2, #1
 800089c:	41b2      	sbcs	r2, r6
 800089e:	4317      	orrs	r7, r2
 80008a0:	4642      	mov	r2, r8
 80008a2:	40da      	lsrs	r2, r3
 80008a4:	1889      	adds	r1, r1, r2
 80008a6:	e6ae      	b.n	8000606 <__aeabi_dadd+0x15a>
 80008a8:	000007ff 	.word	0x000007ff
 80008ac:	ff7fffff 	.word	0xff7fffff
 80008b0:	800fffff 	.word	0x800fffff
 80008b4:	2620      	movs	r6, #32
 80008b6:	4647      	mov	r7, r8
 80008b8:	1af6      	subs	r6, r6, r3
 80008ba:	40b7      	lsls	r7, r6
 80008bc:	46b9      	mov	r9, r7
 80008be:	0017      	movs	r7, r2
 80008c0:	46b2      	mov	sl, r6
 80008c2:	40df      	lsrs	r7, r3
 80008c4:	464e      	mov	r6, r9
 80008c6:	433e      	orrs	r6, r7
 80008c8:	0037      	movs	r7, r6
 80008ca:	4656      	mov	r6, sl
 80008cc:	40b2      	lsls	r2, r6
 80008ce:	1e56      	subs	r6, r2, #1
 80008d0:	41b2      	sbcs	r2, r6
 80008d2:	4317      	orrs	r7, r2
 80008d4:	4642      	mov	r2, r8
 80008d6:	40da      	lsrs	r2, r3
 80008d8:	1a89      	subs	r1, r1, r2
 80008da:	e799      	b.n	8000810 <__aeabi_dadd+0x364>
 80008dc:	4c7f      	ldr	r4, [pc, #508]	; (8000adc <__aeabi_dadd+0x630>)
 80008de:	42a6      	cmp	r6, r4
 80008e0:	d05b      	beq.n	800099a <__aeabi_dadd+0x4ee>
 80008e2:	2480      	movs	r4, #128	; 0x80
 80008e4:	0424      	lsls	r4, r4, #16
 80008e6:	425b      	negs	r3, r3
 80008e8:	4321      	orrs	r1, r4
 80008ea:	e727      	b.n	800073c <__aeabi_dadd+0x290>
 80008ec:	2e00      	cmp	r6, #0
 80008ee:	d10c      	bne.n	800090a <__aeabi_dadd+0x45e>
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d100      	bne.n	80008f6 <__aeabi_dadd+0x44a>
 80008f4:	e0cb      	b.n	8000a8e <__aeabi_dadd+0x5e2>
 80008f6:	4664      	mov	r4, ip
 80008f8:	0039      	movs	r1, r7
 80008fa:	0010      	movs	r0, r2
 80008fc:	4d77      	ldr	r5, [pc, #476]	; (8000adc <__aeabi_dadd+0x630>)
 80008fe:	e6d7      	b.n	80006b0 <__aeabi_dadd+0x204>
 8000900:	4f76      	ldr	r7, [pc, #472]	; (8000adc <__aeabi_dadd+0x630>)
 8000902:	42bb      	cmp	r3, r7
 8000904:	d018      	beq.n	8000938 <__aeabi_dadd+0x48c>
 8000906:	0033      	movs	r3, r6
 8000908:	e675      	b.n	80005f6 <__aeabi_dadd+0x14a>
 800090a:	2b00      	cmp	r3, #0
 800090c:	d014      	beq.n	8000938 <__aeabi_dadd+0x48c>
 800090e:	074b      	lsls	r3, r1, #29
 8000910:	08c0      	lsrs	r0, r0, #3
 8000912:	4318      	orrs	r0, r3
 8000914:	2380      	movs	r3, #128	; 0x80
 8000916:	08c9      	lsrs	r1, r1, #3
 8000918:	031b      	lsls	r3, r3, #12
 800091a:	4219      	tst	r1, r3
 800091c:	d007      	beq.n	800092e <__aeabi_dadd+0x482>
 800091e:	08fc      	lsrs	r4, r7, #3
 8000920:	421c      	tst	r4, r3
 8000922:	d104      	bne.n	800092e <__aeabi_dadd+0x482>
 8000924:	0779      	lsls	r1, r7, #29
 8000926:	08d0      	lsrs	r0, r2, #3
 8000928:	4308      	orrs	r0, r1
 800092a:	46e1      	mov	r9, ip
 800092c:	0021      	movs	r1, r4
 800092e:	464c      	mov	r4, r9
 8000930:	0f42      	lsrs	r2, r0, #29
 8000932:	00c9      	lsls	r1, r1, #3
 8000934:	4311      	orrs	r1, r2
 8000936:	00c0      	lsls	r0, r0, #3
 8000938:	4d68      	ldr	r5, [pc, #416]	; (8000adc <__aeabi_dadd+0x630>)
 800093a:	e6b9      	b.n	80006b0 <__aeabi_dadd+0x204>
 800093c:	001d      	movs	r5, r3
 800093e:	2200      	movs	r2, #0
 8000940:	2300      	movs	r3, #0
 8000942:	e6c0      	b.n	80006c6 <__aeabi_dadd+0x21a>
 8000944:	2d00      	cmp	r5, #0
 8000946:	d15b      	bne.n	8000a00 <__aeabi_dadd+0x554>
 8000948:	000d      	movs	r5, r1
 800094a:	4305      	orrs	r5, r0
 800094c:	d100      	bne.n	8000950 <__aeabi_dadd+0x4a4>
 800094e:	e6e2      	b.n	8000716 <__aeabi_dadd+0x26a>
 8000950:	1c5d      	adds	r5, r3, #1
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x4aa>
 8000954:	e0b0      	b.n	8000ab8 <__aeabi_dadd+0x60c>
 8000956:	4d61      	ldr	r5, [pc, #388]	; (8000adc <__aeabi_dadd+0x630>)
 8000958:	42ae      	cmp	r6, r5
 800095a:	d01f      	beq.n	800099c <__aeabi_dadd+0x4f0>
 800095c:	43db      	mvns	r3, r3
 800095e:	2b38      	cmp	r3, #56	; 0x38
 8000960:	dc71      	bgt.n	8000a46 <__aeabi_dadd+0x59a>
 8000962:	2b1f      	cmp	r3, #31
 8000964:	dd00      	ble.n	8000968 <__aeabi_dadd+0x4bc>
 8000966:	e096      	b.n	8000a96 <__aeabi_dadd+0x5ea>
 8000968:	2520      	movs	r5, #32
 800096a:	000f      	movs	r7, r1
 800096c:	1aed      	subs	r5, r5, r3
 800096e:	40af      	lsls	r7, r5
 8000970:	46b9      	mov	r9, r7
 8000972:	0007      	movs	r7, r0
 8000974:	46aa      	mov	sl, r5
 8000976:	40df      	lsrs	r7, r3
 8000978:	464d      	mov	r5, r9
 800097a:	433d      	orrs	r5, r7
 800097c:	002f      	movs	r7, r5
 800097e:	4655      	mov	r5, sl
 8000980:	40a8      	lsls	r0, r5
 8000982:	40d9      	lsrs	r1, r3
 8000984:	1e45      	subs	r5, r0, #1
 8000986:	41a8      	sbcs	r0, r5
 8000988:	4488      	add	r8, r1
 800098a:	4307      	orrs	r7, r0
 800098c:	18bf      	adds	r7, r7, r2
 800098e:	4297      	cmp	r7, r2
 8000990:	4192      	sbcs	r2, r2
 8000992:	4251      	negs	r1, r2
 8000994:	4441      	add	r1, r8
 8000996:	0035      	movs	r5, r6
 8000998:	e63a      	b.n	8000610 <__aeabi_dadd+0x164>
 800099a:	4664      	mov	r4, ip
 800099c:	0035      	movs	r5, r6
 800099e:	4641      	mov	r1, r8
 80009a0:	0010      	movs	r0, r2
 80009a2:	e685      	b.n	80006b0 <__aeabi_dadd+0x204>
 80009a4:	000b      	movs	r3, r1
 80009a6:	4303      	orrs	r3, r0
 80009a8:	2d00      	cmp	r5, #0
 80009aa:	d000      	beq.n	80009ae <__aeabi_dadd+0x502>
 80009ac:	e663      	b.n	8000676 <__aeabi_dadd+0x1ca>
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	d0f5      	beq.n	800099e <__aeabi_dadd+0x4f2>
 80009b2:	4643      	mov	r3, r8
 80009b4:	4313      	orrs	r3, r2
 80009b6:	d100      	bne.n	80009ba <__aeabi_dadd+0x50e>
 80009b8:	e67a      	b.n	80006b0 <__aeabi_dadd+0x204>
 80009ba:	1887      	adds	r7, r0, r2
 80009bc:	4287      	cmp	r7, r0
 80009be:	4180      	sbcs	r0, r0
 80009c0:	2207      	movs	r2, #7
 80009c2:	4441      	add	r1, r8
 80009c4:	4240      	negs	r0, r0
 80009c6:	1809      	adds	r1, r1, r0
 80009c8:	403a      	ands	r2, r7
 80009ca:	020b      	lsls	r3, r1, #8
 80009cc:	d400      	bmi.n	80009d0 <__aeabi_dadd+0x524>
 80009ce:	e6d5      	b.n	800077c <__aeabi_dadd+0x2d0>
 80009d0:	4b43      	ldr	r3, [pc, #268]	; (8000ae0 <__aeabi_dadd+0x634>)
 80009d2:	3501      	adds	r5, #1
 80009d4:	4019      	ands	r1, r3
 80009d6:	e5c9      	b.n	800056c <__aeabi_dadd+0xc0>
 80009d8:	0038      	movs	r0, r7
 80009da:	e669      	b.n	80006b0 <__aeabi_dadd+0x204>
 80009dc:	001e      	movs	r6, r3
 80009de:	4647      	mov	r7, r8
 80009e0:	3e20      	subs	r6, #32
 80009e2:	40f7      	lsrs	r7, r6
 80009e4:	46bc      	mov	ip, r7
 80009e6:	2b20      	cmp	r3, #32
 80009e8:	d004      	beq.n	80009f4 <__aeabi_dadd+0x548>
 80009ea:	2640      	movs	r6, #64	; 0x40
 80009ec:	1af3      	subs	r3, r6, r3
 80009ee:	4646      	mov	r6, r8
 80009f0:	409e      	lsls	r6, r3
 80009f2:	4332      	orrs	r2, r6
 80009f4:	0017      	movs	r7, r2
 80009f6:	4663      	mov	r3, ip
 80009f8:	1e7a      	subs	r2, r7, #1
 80009fa:	4197      	sbcs	r7, r2
 80009fc:	431f      	orrs	r7, r3
 80009fe:	e602      	b.n	8000606 <__aeabi_dadd+0x15a>
 8000a00:	4d36      	ldr	r5, [pc, #216]	; (8000adc <__aeabi_dadd+0x630>)
 8000a02:	42ae      	cmp	r6, r5
 8000a04:	d0ca      	beq.n	800099c <__aeabi_dadd+0x4f0>
 8000a06:	2580      	movs	r5, #128	; 0x80
 8000a08:	042d      	lsls	r5, r5, #16
 8000a0a:	425b      	negs	r3, r3
 8000a0c:	4329      	orrs	r1, r5
 8000a0e:	e7a6      	b.n	800095e <__aeabi_dadd+0x4b2>
 8000a10:	4308      	orrs	r0, r1
 8000a12:	1e41      	subs	r1, r0, #1
 8000a14:	4188      	sbcs	r0, r1
 8000a16:	e6a6      	b.n	8000766 <__aeabi_dadd+0x2ba>
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d100      	bne.n	8000a1e <__aeabi_dadd+0x572>
 8000a1c:	e648      	b.n	80006b0 <__aeabi_dadd+0x204>
 8000a1e:	1a87      	subs	r7, r0, r2
 8000a20:	4643      	mov	r3, r8
 8000a22:	42b8      	cmp	r0, r7
 8000a24:	41b6      	sbcs	r6, r6
 8000a26:	1acb      	subs	r3, r1, r3
 8000a28:	4276      	negs	r6, r6
 8000a2a:	1b9e      	subs	r6, r3, r6
 8000a2c:	0233      	lsls	r3, r6, #8
 8000a2e:	d54b      	bpl.n	8000ac8 <__aeabi_dadd+0x61c>
 8000a30:	1a17      	subs	r7, r2, r0
 8000a32:	4643      	mov	r3, r8
 8000a34:	42ba      	cmp	r2, r7
 8000a36:	4192      	sbcs	r2, r2
 8000a38:	1a59      	subs	r1, r3, r1
 8000a3a:	4252      	negs	r2, r2
 8000a3c:	1a89      	subs	r1, r1, r2
 8000a3e:	2207      	movs	r2, #7
 8000a40:	4664      	mov	r4, ip
 8000a42:	403a      	ands	r2, r7
 8000a44:	e592      	b.n	800056c <__aeabi_dadd+0xc0>
 8000a46:	4301      	orrs	r1, r0
 8000a48:	000f      	movs	r7, r1
 8000a4a:	1e79      	subs	r1, r7, #1
 8000a4c:	418f      	sbcs	r7, r1
 8000a4e:	e79d      	b.n	800098c <__aeabi_dadd+0x4e0>
 8000a50:	001c      	movs	r4, r3
 8000a52:	000f      	movs	r7, r1
 8000a54:	3c20      	subs	r4, #32
 8000a56:	40e7      	lsrs	r7, r4
 8000a58:	2b20      	cmp	r3, #32
 8000a5a:	d003      	beq.n	8000a64 <__aeabi_dadd+0x5b8>
 8000a5c:	2440      	movs	r4, #64	; 0x40
 8000a5e:	1ae3      	subs	r3, r4, r3
 8000a60:	4099      	lsls	r1, r3
 8000a62:	4308      	orrs	r0, r1
 8000a64:	1e41      	subs	r1, r0, #1
 8000a66:	4188      	sbcs	r0, r1
 8000a68:	4338      	orrs	r0, r7
 8000a6a:	e67c      	b.n	8000766 <__aeabi_dadd+0x2ba>
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	2400      	movs	r4, #0
 8000a70:	e625      	b.n	80006be <__aeabi_dadd+0x212>
 8000a72:	1a17      	subs	r7, r2, r0
 8000a74:	4643      	mov	r3, r8
 8000a76:	42ba      	cmp	r2, r7
 8000a78:	4192      	sbcs	r2, r2
 8000a7a:	1a59      	subs	r1, r3, r1
 8000a7c:	4252      	negs	r2, r2
 8000a7e:	1a89      	subs	r1, r1, r2
 8000a80:	4664      	mov	r4, ip
 8000a82:	0035      	movs	r5, r6
 8000a84:	e543      	b.n	800050e <__aeabi_dadd+0x62>
 8000a86:	4641      	mov	r1, r8
 8000a88:	0010      	movs	r0, r2
 8000a8a:	4d14      	ldr	r5, [pc, #80]	; (8000adc <__aeabi_dadd+0x630>)
 8000a8c:	e610      	b.n	80006b0 <__aeabi_dadd+0x204>
 8000a8e:	2280      	movs	r2, #128	; 0x80
 8000a90:	2400      	movs	r4, #0
 8000a92:	0312      	lsls	r2, r2, #12
 8000a94:	e680      	b.n	8000798 <__aeabi_dadd+0x2ec>
 8000a96:	001d      	movs	r5, r3
 8000a98:	000f      	movs	r7, r1
 8000a9a:	3d20      	subs	r5, #32
 8000a9c:	40ef      	lsrs	r7, r5
 8000a9e:	46bc      	mov	ip, r7
 8000aa0:	2b20      	cmp	r3, #32
 8000aa2:	d003      	beq.n	8000aac <__aeabi_dadd+0x600>
 8000aa4:	2540      	movs	r5, #64	; 0x40
 8000aa6:	1aeb      	subs	r3, r5, r3
 8000aa8:	4099      	lsls	r1, r3
 8000aaa:	4308      	orrs	r0, r1
 8000aac:	0007      	movs	r7, r0
 8000aae:	4663      	mov	r3, ip
 8000ab0:	1e78      	subs	r0, r7, #1
 8000ab2:	4187      	sbcs	r7, r0
 8000ab4:	431f      	orrs	r7, r3
 8000ab6:	e769      	b.n	800098c <__aeabi_dadd+0x4e0>
 8000ab8:	1887      	adds	r7, r0, r2
 8000aba:	4297      	cmp	r7, r2
 8000abc:	419b      	sbcs	r3, r3
 8000abe:	4441      	add	r1, r8
 8000ac0:	425b      	negs	r3, r3
 8000ac2:	18c9      	adds	r1, r1, r3
 8000ac4:	0035      	movs	r5, r6
 8000ac6:	e5a3      	b.n	8000610 <__aeabi_dadd+0x164>
 8000ac8:	003b      	movs	r3, r7
 8000aca:	4333      	orrs	r3, r6
 8000acc:	d0ce      	beq.n	8000a6c <__aeabi_dadd+0x5c0>
 8000ace:	2207      	movs	r2, #7
 8000ad0:	0031      	movs	r1, r6
 8000ad2:	403a      	ands	r2, r7
 8000ad4:	e652      	b.n	800077c <__aeabi_dadd+0x2d0>
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	001a      	movs	r2, r3
 8000ada:	e5f4      	b.n	80006c6 <__aeabi_dadd+0x21a>
 8000adc:	000007ff 	.word	0x000007ff
 8000ae0:	ff7fffff 	.word	0xff7fffff

08000ae4 <__eqdf2>:
 8000ae4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ae6:	464f      	mov	r7, r9
 8000ae8:	4646      	mov	r6, r8
 8000aea:	46d6      	mov	lr, sl
 8000aec:	4684      	mov	ip, r0
 8000aee:	b5c0      	push	{r6, r7, lr}
 8000af0:	4680      	mov	r8, r0
 8000af2:	4e19      	ldr	r6, [pc, #100]	; (8000b58 <__eqdf2+0x74>)
 8000af4:	0318      	lsls	r0, r3, #12
 8000af6:	030f      	lsls	r7, r1, #12
 8000af8:	004d      	lsls	r5, r1, #1
 8000afa:	0b00      	lsrs	r0, r0, #12
 8000afc:	005c      	lsls	r4, r3, #1
 8000afe:	4682      	mov	sl, r0
 8000b00:	0b3f      	lsrs	r7, r7, #12
 8000b02:	0d6d      	lsrs	r5, r5, #21
 8000b04:	0fc9      	lsrs	r1, r1, #31
 8000b06:	4691      	mov	r9, r2
 8000b08:	0d64      	lsrs	r4, r4, #21
 8000b0a:	0fdb      	lsrs	r3, r3, #31
 8000b0c:	2001      	movs	r0, #1
 8000b0e:	42b5      	cmp	r5, r6
 8000b10:	d00a      	beq.n	8000b28 <__eqdf2+0x44>
 8000b12:	42b4      	cmp	r4, r6
 8000b14:	d003      	beq.n	8000b1e <__eqdf2+0x3a>
 8000b16:	42a5      	cmp	r5, r4
 8000b18:	d101      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b1a:	4557      	cmp	r7, sl
 8000b1c:	d00c      	beq.n	8000b38 <__eqdf2+0x54>
 8000b1e:	bc1c      	pop	{r2, r3, r4}
 8000b20:	4690      	mov	r8, r2
 8000b22:	4699      	mov	r9, r3
 8000b24:	46a2      	mov	sl, r4
 8000b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b28:	4666      	mov	r6, ip
 8000b2a:	433e      	orrs	r6, r7
 8000b2c:	d1f7      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b2e:	42ac      	cmp	r4, r5
 8000b30:	d1f5      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b32:	4654      	mov	r4, sl
 8000b34:	4314      	orrs	r4, r2
 8000b36:	d1f2      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b38:	2001      	movs	r0, #1
 8000b3a:	45c8      	cmp	r8, r9
 8000b3c:	d1ef      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b3e:	4299      	cmp	r1, r3
 8000b40:	d007      	beq.n	8000b52 <__eqdf2+0x6e>
 8000b42:	2d00      	cmp	r5, #0
 8000b44:	d1eb      	bne.n	8000b1e <__eqdf2+0x3a>
 8000b46:	4663      	mov	r3, ip
 8000b48:	431f      	orrs	r7, r3
 8000b4a:	0038      	movs	r0, r7
 8000b4c:	1e47      	subs	r7, r0, #1
 8000b4e:	41b8      	sbcs	r0, r7
 8000b50:	e7e5      	b.n	8000b1e <__eqdf2+0x3a>
 8000b52:	2000      	movs	r0, #0
 8000b54:	e7e3      	b.n	8000b1e <__eqdf2+0x3a>
 8000b56:	46c0      	nop			; (mov r8, r8)
 8000b58:	000007ff 	.word	0x000007ff

08000b5c <__gedf2>:
 8000b5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b5e:	464f      	mov	r7, r9
 8000b60:	4646      	mov	r6, r8
 8000b62:	46d6      	mov	lr, sl
 8000b64:	004d      	lsls	r5, r1, #1
 8000b66:	b5c0      	push	{r6, r7, lr}
 8000b68:	030e      	lsls	r6, r1, #12
 8000b6a:	0fc9      	lsrs	r1, r1, #31
 8000b6c:	468a      	mov	sl, r1
 8000b6e:	492c      	ldr	r1, [pc, #176]	; (8000c20 <__gedf2+0xc4>)
 8000b70:	031f      	lsls	r7, r3, #12
 8000b72:	005c      	lsls	r4, r3, #1
 8000b74:	4680      	mov	r8, r0
 8000b76:	0b36      	lsrs	r6, r6, #12
 8000b78:	0d6d      	lsrs	r5, r5, #21
 8000b7a:	4691      	mov	r9, r2
 8000b7c:	0b3f      	lsrs	r7, r7, #12
 8000b7e:	0d64      	lsrs	r4, r4, #21
 8000b80:	0fdb      	lsrs	r3, r3, #31
 8000b82:	428d      	cmp	r5, r1
 8000b84:	d01e      	beq.n	8000bc4 <__gedf2+0x68>
 8000b86:	428c      	cmp	r4, r1
 8000b88:	d016      	beq.n	8000bb8 <__gedf2+0x5c>
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d11e      	bne.n	8000bcc <__gedf2+0x70>
 8000b8e:	4330      	orrs	r0, r6
 8000b90:	4684      	mov	ip, r0
 8000b92:	2c00      	cmp	r4, #0
 8000b94:	d101      	bne.n	8000b9a <__gedf2+0x3e>
 8000b96:	433a      	orrs	r2, r7
 8000b98:	d023      	beq.n	8000be2 <__gedf2+0x86>
 8000b9a:	4662      	mov	r2, ip
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	d01a      	beq.n	8000bd6 <__gedf2+0x7a>
 8000ba0:	459a      	cmp	sl, r3
 8000ba2:	d029      	beq.n	8000bf8 <__gedf2+0x9c>
 8000ba4:	4651      	mov	r1, sl
 8000ba6:	2002      	movs	r0, #2
 8000ba8:	3901      	subs	r1, #1
 8000baa:	4008      	ands	r0, r1
 8000bac:	3801      	subs	r0, #1
 8000bae:	bc1c      	pop	{r2, r3, r4}
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	4699      	mov	r9, r3
 8000bb4:	46a2      	mov	sl, r4
 8000bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bb8:	0039      	movs	r1, r7
 8000bba:	4311      	orrs	r1, r2
 8000bbc:	d0e5      	beq.n	8000b8a <__gedf2+0x2e>
 8000bbe:	2002      	movs	r0, #2
 8000bc0:	4240      	negs	r0, r0
 8000bc2:	e7f4      	b.n	8000bae <__gedf2+0x52>
 8000bc4:	4330      	orrs	r0, r6
 8000bc6:	d1fa      	bne.n	8000bbe <__gedf2+0x62>
 8000bc8:	42ac      	cmp	r4, r5
 8000bca:	d00f      	beq.n	8000bec <__gedf2+0x90>
 8000bcc:	2c00      	cmp	r4, #0
 8000bce:	d10f      	bne.n	8000bf0 <__gedf2+0x94>
 8000bd0:	433a      	orrs	r2, r7
 8000bd2:	d0e7      	beq.n	8000ba4 <__gedf2+0x48>
 8000bd4:	e00c      	b.n	8000bf0 <__gedf2+0x94>
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	3b01      	subs	r3, #1
 8000bda:	4393      	bics	r3, r2
 8000bdc:	0018      	movs	r0, r3
 8000bde:	3001      	adds	r0, #1
 8000be0:	e7e5      	b.n	8000bae <__gedf2+0x52>
 8000be2:	4663      	mov	r3, ip
 8000be4:	2000      	movs	r0, #0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d0e1      	beq.n	8000bae <__gedf2+0x52>
 8000bea:	e7db      	b.n	8000ba4 <__gedf2+0x48>
 8000bec:	433a      	orrs	r2, r7
 8000bee:	d1e6      	bne.n	8000bbe <__gedf2+0x62>
 8000bf0:	459a      	cmp	sl, r3
 8000bf2:	d1d7      	bne.n	8000ba4 <__gedf2+0x48>
 8000bf4:	42a5      	cmp	r5, r4
 8000bf6:	dcd5      	bgt.n	8000ba4 <__gedf2+0x48>
 8000bf8:	42a5      	cmp	r5, r4
 8000bfa:	db05      	blt.n	8000c08 <__gedf2+0xac>
 8000bfc:	42be      	cmp	r6, r7
 8000bfe:	d8d1      	bhi.n	8000ba4 <__gedf2+0x48>
 8000c00:	d008      	beq.n	8000c14 <__gedf2+0xb8>
 8000c02:	2000      	movs	r0, #0
 8000c04:	42be      	cmp	r6, r7
 8000c06:	d2d2      	bcs.n	8000bae <__gedf2+0x52>
 8000c08:	4650      	mov	r0, sl
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	3801      	subs	r0, #1
 8000c0e:	4398      	bics	r0, r3
 8000c10:	3001      	adds	r0, #1
 8000c12:	e7cc      	b.n	8000bae <__gedf2+0x52>
 8000c14:	45c8      	cmp	r8, r9
 8000c16:	d8c5      	bhi.n	8000ba4 <__gedf2+0x48>
 8000c18:	2000      	movs	r0, #0
 8000c1a:	45c8      	cmp	r8, r9
 8000c1c:	d3f4      	bcc.n	8000c08 <__gedf2+0xac>
 8000c1e:	e7c6      	b.n	8000bae <__gedf2+0x52>
 8000c20:	000007ff 	.word	0x000007ff

08000c24 <__ledf2>:
 8000c24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c26:	464f      	mov	r7, r9
 8000c28:	4646      	mov	r6, r8
 8000c2a:	46d6      	mov	lr, sl
 8000c2c:	004d      	lsls	r5, r1, #1
 8000c2e:	b5c0      	push	{r6, r7, lr}
 8000c30:	030e      	lsls	r6, r1, #12
 8000c32:	0fc9      	lsrs	r1, r1, #31
 8000c34:	468a      	mov	sl, r1
 8000c36:	492e      	ldr	r1, [pc, #184]	; (8000cf0 <__ledf2+0xcc>)
 8000c38:	031f      	lsls	r7, r3, #12
 8000c3a:	005c      	lsls	r4, r3, #1
 8000c3c:	4680      	mov	r8, r0
 8000c3e:	0b36      	lsrs	r6, r6, #12
 8000c40:	0d6d      	lsrs	r5, r5, #21
 8000c42:	4691      	mov	r9, r2
 8000c44:	0b3f      	lsrs	r7, r7, #12
 8000c46:	0d64      	lsrs	r4, r4, #21
 8000c48:	0fdb      	lsrs	r3, r3, #31
 8000c4a:	428d      	cmp	r5, r1
 8000c4c:	d018      	beq.n	8000c80 <__ledf2+0x5c>
 8000c4e:	428c      	cmp	r4, r1
 8000c50:	d011      	beq.n	8000c76 <__ledf2+0x52>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	d118      	bne.n	8000c88 <__ledf2+0x64>
 8000c56:	4330      	orrs	r0, r6
 8000c58:	4684      	mov	ip, r0
 8000c5a:	2c00      	cmp	r4, #0
 8000c5c:	d11e      	bne.n	8000c9c <__ledf2+0x78>
 8000c5e:	433a      	orrs	r2, r7
 8000c60:	d11c      	bne.n	8000c9c <__ledf2+0x78>
 8000c62:	4663      	mov	r3, ip
 8000c64:	2000      	movs	r0, #0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d030      	beq.n	8000ccc <__ledf2+0xa8>
 8000c6a:	4651      	mov	r1, sl
 8000c6c:	2002      	movs	r0, #2
 8000c6e:	3901      	subs	r1, #1
 8000c70:	4008      	ands	r0, r1
 8000c72:	3801      	subs	r0, #1
 8000c74:	e02a      	b.n	8000ccc <__ledf2+0xa8>
 8000c76:	0039      	movs	r1, r7
 8000c78:	4311      	orrs	r1, r2
 8000c7a:	d0ea      	beq.n	8000c52 <__ledf2+0x2e>
 8000c7c:	2002      	movs	r0, #2
 8000c7e:	e025      	b.n	8000ccc <__ledf2+0xa8>
 8000c80:	4330      	orrs	r0, r6
 8000c82:	d1fb      	bne.n	8000c7c <__ledf2+0x58>
 8000c84:	42ac      	cmp	r4, r5
 8000c86:	d026      	beq.n	8000cd6 <__ledf2+0xb2>
 8000c88:	2c00      	cmp	r4, #0
 8000c8a:	d126      	bne.n	8000cda <__ledf2+0xb6>
 8000c8c:	433a      	orrs	r2, r7
 8000c8e:	d124      	bne.n	8000cda <__ledf2+0xb6>
 8000c90:	4651      	mov	r1, sl
 8000c92:	2002      	movs	r0, #2
 8000c94:	3901      	subs	r1, #1
 8000c96:	4008      	ands	r0, r1
 8000c98:	3801      	subs	r0, #1
 8000c9a:	e017      	b.n	8000ccc <__ledf2+0xa8>
 8000c9c:	4662      	mov	r2, ip
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d00f      	beq.n	8000cc2 <__ledf2+0x9e>
 8000ca2:	459a      	cmp	sl, r3
 8000ca4:	d1e1      	bne.n	8000c6a <__ledf2+0x46>
 8000ca6:	42a5      	cmp	r5, r4
 8000ca8:	db05      	blt.n	8000cb6 <__ledf2+0x92>
 8000caa:	42be      	cmp	r6, r7
 8000cac:	d8dd      	bhi.n	8000c6a <__ledf2+0x46>
 8000cae:	d019      	beq.n	8000ce4 <__ledf2+0xc0>
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	42be      	cmp	r6, r7
 8000cb4:	d20a      	bcs.n	8000ccc <__ledf2+0xa8>
 8000cb6:	4650      	mov	r0, sl
 8000cb8:	2301      	movs	r3, #1
 8000cba:	3801      	subs	r0, #1
 8000cbc:	4398      	bics	r0, r3
 8000cbe:	3001      	adds	r0, #1
 8000cc0:	e004      	b.n	8000ccc <__ledf2+0xa8>
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	3b01      	subs	r3, #1
 8000cc6:	4393      	bics	r3, r2
 8000cc8:	0018      	movs	r0, r3
 8000cca:	3001      	adds	r0, #1
 8000ccc:	bc1c      	pop	{r2, r3, r4}
 8000cce:	4690      	mov	r8, r2
 8000cd0:	4699      	mov	r9, r3
 8000cd2:	46a2      	mov	sl, r4
 8000cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cd6:	433a      	orrs	r2, r7
 8000cd8:	d1d0      	bne.n	8000c7c <__ledf2+0x58>
 8000cda:	459a      	cmp	sl, r3
 8000cdc:	d1c5      	bne.n	8000c6a <__ledf2+0x46>
 8000cde:	42a5      	cmp	r5, r4
 8000ce0:	dcc3      	bgt.n	8000c6a <__ledf2+0x46>
 8000ce2:	e7e0      	b.n	8000ca6 <__ledf2+0x82>
 8000ce4:	45c8      	cmp	r8, r9
 8000ce6:	d8c0      	bhi.n	8000c6a <__ledf2+0x46>
 8000ce8:	2000      	movs	r0, #0
 8000cea:	45c8      	cmp	r8, r9
 8000cec:	d3e3      	bcc.n	8000cb6 <__ledf2+0x92>
 8000cee:	e7ed      	b.n	8000ccc <__ledf2+0xa8>
 8000cf0:	000007ff 	.word	0x000007ff

08000cf4 <__aeabi_dmul>:
 8000cf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cf6:	4657      	mov	r7, sl
 8000cf8:	46de      	mov	lr, fp
 8000cfa:	464e      	mov	r6, r9
 8000cfc:	4645      	mov	r5, r8
 8000cfe:	b5e0      	push	{r5, r6, r7, lr}
 8000d00:	4683      	mov	fp, r0
 8000d02:	0006      	movs	r6, r0
 8000d04:	030f      	lsls	r7, r1, #12
 8000d06:	0048      	lsls	r0, r1, #1
 8000d08:	b087      	sub	sp, #28
 8000d0a:	4692      	mov	sl, r2
 8000d0c:	001d      	movs	r5, r3
 8000d0e:	0b3f      	lsrs	r7, r7, #12
 8000d10:	0d40      	lsrs	r0, r0, #21
 8000d12:	0fcc      	lsrs	r4, r1, #31
 8000d14:	2800      	cmp	r0, #0
 8000d16:	d100      	bne.n	8000d1a <__aeabi_dmul+0x26>
 8000d18:	e06f      	b.n	8000dfa <__aeabi_dmul+0x106>
 8000d1a:	4bde      	ldr	r3, [pc, #888]	; (8001094 <__aeabi_dmul+0x3a0>)
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	d038      	beq.n	8000d92 <__aeabi_dmul+0x9e>
 8000d20:	2380      	movs	r3, #128	; 0x80
 8000d22:	00ff      	lsls	r7, r7, #3
 8000d24:	041b      	lsls	r3, r3, #16
 8000d26:	431f      	orrs	r7, r3
 8000d28:	0f73      	lsrs	r3, r6, #29
 8000d2a:	433b      	orrs	r3, r7
 8000d2c:	9301      	str	r3, [sp, #4]
 8000d2e:	4bda      	ldr	r3, [pc, #872]	; (8001098 <__aeabi_dmul+0x3a4>)
 8000d30:	2700      	movs	r7, #0
 8000d32:	4699      	mov	r9, r3
 8000d34:	2300      	movs	r3, #0
 8000d36:	469b      	mov	fp, r3
 8000d38:	00f6      	lsls	r6, r6, #3
 8000d3a:	4481      	add	r9, r0
 8000d3c:	032b      	lsls	r3, r5, #12
 8000d3e:	0069      	lsls	r1, r5, #1
 8000d40:	0b1b      	lsrs	r3, r3, #12
 8000d42:	4652      	mov	r2, sl
 8000d44:	4698      	mov	r8, r3
 8000d46:	0d49      	lsrs	r1, r1, #21
 8000d48:	0fed      	lsrs	r5, r5, #31
 8000d4a:	2900      	cmp	r1, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_dmul+0x5c>
 8000d4e:	e085      	b.n	8000e5c <__aeabi_dmul+0x168>
 8000d50:	4bd0      	ldr	r3, [pc, #832]	; (8001094 <__aeabi_dmul+0x3a0>)
 8000d52:	4299      	cmp	r1, r3
 8000d54:	d100      	bne.n	8000d58 <__aeabi_dmul+0x64>
 8000d56:	e073      	b.n	8000e40 <__aeabi_dmul+0x14c>
 8000d58:	4643      	mov	r3, r8
 8000d5a:	00da      	lsls	r2, r3, #3
 8000d5c:	2380      	movs	r3, #128	; 0x80
 8000d5e:	041b      	lsls	r3, r3, #16
 8000d60:	4313      	orrs	r3, r2
 8000d62:	4652      	mov	r2, sl
 8000d64:	48cc      	ldr	r0, [pc, #816]	; (8001098 <__aeabi_dmul+0x3a4>)
 8000d66:	0f52      	lsrs	r2, r2, #29
 8000d68:	4684      	mov	ip, r0
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	4652      	mov	r2, sl
 8000d6e:	2000      	movs	r0, #0
 8000d70:	4461      	add	r1, ip
 8000d72:	00d2      	lsls	r2, r2, #3
 8000d74:	4489      	add	r9, r1
 8000d76:	0021      	movs	r1, r4
 8000d78:	4069      	eors	r1, r5
 8000d7a:	9100      	str	r1, [sp, #0]
 8000d7c:	468c      	mov	ip, r1
 8000d7e:	2101      	movs	r1, #1
 8000d80:	4449      	add	r1, r9
 8000d82:	468a      	mov	sl, r1
 8000d84:	2f0f      	cmp	r7, #15
 8000d86:	d900      	bls.n	8000d8a <__aeabi_dmul+0x96>
 8000d88:	e090      	b.n	8000eac <__aeabi_dmul+0x1b8>
 8000d8a:	49c4      	ldr	r1, [pc, #784]	; (800109c <__aeabi_dmul+0x3a8>)
 8000d8c:	00bf      	lsls	r7, r7, #2
 8000d8e:	59cf      	ldr	r7, [r1, r7]
 8000d90:	46bf      	mov	pc, r7
 8000d92:	465b      	mov	r3, fp
 8000d94:	433b      	orrs	r3, r7
 8000d96:	9301      	str	r3, [sp, #4]
 8000d98:	d000      	beq.n	8000d9c <__aeabi_dmul+0xa8>
 8000d9a:	e16a      	b.n	8001072 <__aeabi_dmul+0x37e>
 8000d9c:	2302      	movs	r3, #2
 8000d9e:	2708      	movs	r7, #8
 8000da0:	2600      	movs	r6, #0
 8000da2:	4681      	mov	r9, r0
 8000da4:	469b      	mov	fp, r3
 8000da6:	e7c9      	b.n	8000d3c <__aeabi_dmul+0x48>
 8000da8:	0032      	movs	r2, r6
 8000daa:	4658      	mov	r0, fp
 8000dac:	9b01      	ldr	r3, [sp, #4]
 8000dae:	4661      	mov	r1, ip
 8000db0:	9100      	str	r1, [sp, #0]
 8000db2:	2802      	cmp	r0, #2
 8000db4:	d100      	bne.n	8000db8 <__aeabi_dmul+0xc4>
 8000db6:	e075      	b.n	8000ea4 <__aeabi_dmul+0x1b0>
 8000db8:	2803      	cmp	r0, #3
 8000dba:	d100      	bne.n	8000dbe <__aeabi_dmul+0xca>
 8000dbc:	e1fe      	b.n	80011bc <__aeabi_dmul+0x4c8>
 8000dbe:	2801      	cmp	r0, #1
 8000dc0:	d000      	beq.n	8000dc4 <__aeabi_dmul+0xd0>
 8000dc2:	e12c      	b.n	800101e <__aeabi_dmul+0x32a>
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	2700      	movs	r7, #0
 8000dc8:	2600      	movs	r6, #0
 8000dca:	2500      	movs	r5, #0
 8000dcc:	033f      	lsls	r7, r7, #12
 8000dce:	0d2a      	lsrs	r2, r5, #20
 8000dd0:	0b3f      	lsrs	r7, r7, #12
 8000dd2:	48b3      	ldr	r0, [pc, #716]	; (80010a0 <__aeabi_dmul+0x3ac>)
 8000dd4:	0512      	lsls	r2, r2, #20
 8000dd6:	433a      	orrs	r2, r7
 8000dd8:	4002      	ands	r2, r0
 8000dda:	051b      	lsls	r3, r3, #20
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	9a00      	ldr	r2, [sp, #0]
 8000de0:	005b      	lsls	r3, r3, #1
 8000de2:	07d1      	lsls	r1, r2, #31
 8000de4:	085b      	lsrs	r3, r3, #1
 8000de6:	430b      	orrs	r3, r1
 8000de8:	0030      	movs	r0, r6
 8000dea:	0019      	movs	r1, r3
 8000dec:	b007      	add	sp, #28
 8000dee:	bc3c      	pop	{r2, r3, r4, r5}
 8000df0:	4690      	mov	r8, r2
 8000df2:	4699      	mov	r9, r3
 8000df4:	46a2      	mov	sl, r4
 8000df6:	46ab      	mov	fp, r5
 8000df8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000dfa:	465b      	mov	r3, fp
 8000dfc:	433b      	orrs	r3, r7
 8000dfe:	9301      	str	r3, [sp, #4]
 8000e00:	d100      	bne.n	8000e04 <__aeabi_dmul+0x110>
 8000e02:	e12f      	b.n	8001064 <__aeabi_dmul+0x370>
 8000e04:	2f00      	cmp	r7, #0
 8000e06:	d100      	bne.n	8000e0a <__aeabi_dmul+0x116>
 8000e08:	e1a5      	b.n	8001156 <__aeabi_dmul+0x462>
 8000e0a:	0038      	movs	r0, r7
 8000e0c:	f000 fd9c 	bl	8001948 <__clzsi2>
 8000e10:	0003      	movs	r3, r0
 8000e12:	3b0b      	subs	r3, #11
 8000e14:	2b1c      	cmp	r3, #28
 8000e16:	dd00      	ble.n	8000e1a <__aeabi_dmul+0x126>
 8000e18:	e196      	b.n	8001148 <__aeabi_dmul+0x454>
 8000e1a:	221d      	movs	r2, #29
 8000e1c:	1ad3      	subs	r3, r2, r3
 8000e1e:	465a      	mov	r2, fp
 8000e20:	0001      	movs	r1, r0
 8000e22:	40da      	lsrs	r2, r3
 8000e24:	465e      	mov	r6, fp
 8000e26:	3908      	subs	r1, #8
 8000e28:	408f      	lsls	r7, r1
 8000e2a:	0013      	movs	r3, r2
 8000e2c:	408e      	lsls	r6, r1
 8000e2e:	433b      	orrs	r3, r7
 8000e30:	9301      	str	r3, [sp, #4]
 8000e32:	4b9c      	ldr	r3, [pc, #624]	; (80010a4 <__aeabi_dmul+0x3b0>)
 8000e34:	2700      	movs	r7, #0
 8000e36:	1a1b      	subs	r3, r3, r0
 8000e38:	4699      	mov	r9, r3
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	469b      	mov	fp, r3
 8000e3e:	e77d      	b.n	8000d3c <__aeabi_dmul+0x48>
 8000e40:	4641      	mov	r1, r8
 8000e42:	4653      	mov	r3, sl
 8000e44:	430b      	orrs	r3, r1
 8000e46:	4993      	ldr	r1, [pc, #588]	; (8001094 <__aeabi_dmul+0x3a0>)
 8000e48:	468c      	mov	ip, r1
 8000e4a:	44e1      	add	r9, ip
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d000      	beq.n	8000e52 <__aeabi_dmul+0x15e>
 8000e50:	e11a      	b.n	8001088 <__aeabi_dmul+0x394>
 8000e52:	2202      	movs	r2, #2
 8000e54:	2002      	movs	r0, #2
 8000e56:	4317      	orrs	r7, r2
 8000e58:	2200      	movs	r2, #0
 8000e5a:	e78c      	b.n	8000d76 <__aeabi_dmul+0x82>
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dmul+0x16e>
 8000e60:	e10d      	b.n	800107e <__aeabi_dmul+0x38a>
 8000e62:	4643      	mov	r3, r8
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_dmul+0x176>
 8000e68:	e181      	b.n	800116e <__aeabi_dmul+0x47a>
 8000e6a:	4640      	mov	r0, r8
 8000e6c:	f000 fd6c 	bl	8001948 <__clzsi2>
 8000e70:	0002      	movs	r2, r0
 8000e72:	3a0b      	subs	r2, #11
 8000e74:	2a1c      	cmp	r2, #28
 8000e76:	dd00      	ble.n	8000e7a <__aeabi_dmul+0x186>
 8000e78:	e172      	b.n	8001160 <__aeabi_dmul+0x46c>
 8000e7a:	0001      	movs	r1, r0
 8000e7c:	4643      	mov	r3, r8
 8000e7e:	3908      	subs	r1, #8
 8000e80:	408b      	lsls	r3, r1
 8000e82:	4698      	mov	r8, r3
 8000e84:	231d      	movs	r3, #29
 8000e86:	1a9a      	subs	r2, r3, r2
 8000e88:	4653      	mov	r3, sl
 8000e8a:	40d3      	lsrs	r3, r2
 8000e8c:	001a      	movs	r2, r3
 8000e8e:	4643      	mov	r3, r8
 8000e90:	4313      	orrs	r3, r2
 8000e92:	4652      	mov	r2, sl
 8000e94:	408a      	lsls	r2, r1
 8000e96:	4649      	mov	r1, r9
 8000e98:	1a08      	subs	r0, r1, r0
 8000e9a:	4982      	ldr	r1, [pc, #520]	; (80010a4 <__aeabi_dmul+0x3b0>)
 8000e9c:	4689      	mov	r9, r1
 8000e9e:	4481      	add	r9, r0
 8000ea0:	2000      	movs	r0, #0
 8000ea2:	e768      	b.n	8000d76 <__aeabi_dmul+0x82>
 8000ea4:	4b7b      	ldr	r3, [pc, #492]	; (8001094 <__aeabi_dmul+0x3a0>)
 8000ea6:	2700      	movs	r7, #0
 8000ea8:	2600      	movs	r6, #0
 8000eaa:	e78e      	b.n	8000dca <__aeabi_dmul+0xd6>
 8000eac:	0c14      	lsrs	r4, r2, #16
 8000eae:	0412      	lsls	r2, r2, #16
 8000eb0:	0c12      	lsrs	r2, r2, #16
 8000eb2:	0011      	movs	r1, r2
 8000eb4:	0c37      	lsrs	r7, r6, #16
 8000eb6:	0436      	lsls	r6, r6, #16
 8000eb8:	0c35      	lsrs	r5, r6, #16
 8000eba:	4379      	muls	r1, r7
 8000ebc:	0028      	movs	r0, r5
 8000ebe:	468c      	mov	ip, r1
 8000ec0:	002e      	movs	r6, r5
 8000ec2:	4360      	muls	r0, r4
 8000ec4:	4460      	add	r0, ip
 8000ec6:	4683      	mov	fp, r0
 8000ec8:	4356      	muls	r6, r2
 8000eca:	0021      	movs	r1, r4
 8000ecc:	0c30      	lsrs	r0, r6, #16
 8000ece:	4680      	mov	r8, r0
 8000ed0:	4658      	mov	r0, fp
 8000ed2:	4379      	muls	r1, r7
 8000ed4:	4440      	add	r0, r8
 8000ed6:	9102      	str	r1, [sp, #8]
 8000ed8:	4584      	cmp	ip, r0
 8000eda:	d906      	bls.n	8000eea <__aeabi_dmul+0x1f6>
 8000edc:	4688      	mov	r8, r1
 8000ede:	2180      	movs	r1, #128	; 0x80
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	468c      	mov	ip, r1
 8000ee4:	44e0      	add	r8, ip
 8000ee6:	4641      	mov	r1, r8
 8000ee8:	9102      	str	r1, [sp, #8]
 8000eea:	0436      	lsls	r6, r6, #16
 8000eec:	0c01      	lsrs	r1, r0, #16
 8000eee:	0c36      	lsrs	r6, r6, #16
 8000ef0:	0400      	lsls	r0, r0, #16
 8000ef2:	468b      	mov	fp, r1
 8000ef4:	1981      	adds	r1, r0, r6
 8000ef6:	0c1e      	lsrs	r6, r3, #16
 8000ef8:	041b      	lsls	r3, r3, #16
 8000efa:	0c1b      	lsrs	r3, r3, #16
 8000efc:	9103      	str	r1, [sp, #12]
 8000efe:	0019      	movs	r1, r3
 8000f00:	4379      	muls	r1, r7
 8000f02:	468c      	mov	ip, r1
 8000f04:	0028      	movs	r0, r5
 8000f06:	4375      	muls	r5, r6
 8000f08:	4465      	add	r5, ip
 8000f0a:	46a8      	mov	r8, r5
 8000f0c:	4358      	muls	r0, r3
 8000f0e:	0c05      	lsrs	r5, r0, #16
 8000f10:	4445      	add	r5, r8
 8000f12:	4377      	muls	r7, r6
 8000f14:	42a9      	cmp	r1, r5
 8000f16:	d903      	bls.n	8000f20 <__aeabi_dmul+0x22c>
 8000f18:	2180      	movs	r1, #128	; 0x80
 8000f1a:	0249      	lsls	r1, r1, #9
 8000f1c:	468c      	mov	ip, r1
 8000f1e:	4467      	add	r7, ip
 8000f20:	0c29      	lsrs	r1, r5, #16
 8000f22:	468c      	mov	ip, r1
 8000f24:	0039      	movs	r1, r7
 8000f26:	0400      	lsls	r0, r0, #16
 8000f28:	0c00      	lsrs	r0, r0, #16
 8000f2a:	042d      	lsls	r5, r5, #16
 8000f2c:	182d      	adds	r5, r5, r0
 8000f2e:	4461      	add	r1, ip
 8000f30:	44ab      	add	fp, r5
 8000f32:	9105      	str	r1, [sp, #20]
 8000f34:	4659      	mov	r1, fp
 8000f36:	9104      	str	r1, [sp, #16]
 8000f38:	9901      	ldr	r1, [sp, #4]
 8000f3a:	040f      	lsls	r7, r1, #16
 8000f3c:	0c3f      	lsrs	r7, r7, #16
 8000f3e:	0c08      	lsrs	r0, r1, #16
 8000f40:	0039      	movs	r1, r7
 8000f42:	4351      	muls	r1, r2
 8000f44:	4342      	muls	r2, r0
 8000f46:	4690      	mov	r8, r2
 8000f48:	0002      	movs	r2, r0
 8000f4a:	468c      	mov	ip, r1
 8000f4c:	0c09      	lsrs	r1, r1, #16
 8000f4e:	468b      	mov	fp, r1
 8000f50:	4362      	muls	r2, r4
 8000f52:	437c      	muls	r4, r7
 8000f54:	4444      	add	r4, r8
 8000f56:	445c      	add	r4, fp
 8000f58:	45a0      	cmp	r8, r4
 8000f5a:	d903      	bls.n	8000f64 <__aeabi_dmul+0x270>
 8000f5c:	2180      	movs	r1, #128	; 0x80
 8000f5e:	0249      	lsls	r1, r1, #9
 8000f60:	4688      	mov	r8, r1
 8000f62:	4442      	add	r2, r8
 8000f64:	0c21      	lsrs	r1, r4, #16
 8000f66:	4688      	mov	r8, r1
 8000f68:	4661      	mov	r1, ip
 8000f6a:	0409      	lsls	r1, r1, #16
 8000f6c:	0c09      	lsrs	r1, r1, #16
 8000f6e:	468c      	mov	ip, r1
 8000f70:	0039      	movs	r1, r7
 8000f72:	4359      	muls	r1, r3
 8000f74:	4343      	muls	r3, r0
 8000f76:	4370      	muls	r0, r6
 8000f78:	437e      	muls	r6, r7
 8000f7a:	0c0f      	lsrs	r7, r1, #16
 8000f7c:	18f6      	adds	r6, r6, r3
 8000f7e:	0424      	lsls	r4, r4, #16
 8000f80:	19be      	adds	r6, r7, r6
 8000f82:	4464      	add	r4, ip
 8000f84:	4442      	add	r2, r8
 8000f86:	468c      	mov	ip, r1
 8000f88:	42b3      	cmp	r3, r6
 8000f8a:	d903      	bls.n	8000f94 <__aeabi_dmul+0x2a0>
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	025b      	lsls	r3, r3, #9
 8000f90:	4698      	mov	r8, r3
 8000f92:	4440      	add	r0, r8
 8000f94:	9b02      	ldr	r3, [sp, #8]
 8000f96:	4661      	mov	r1, ip
 8000f98:	4698      	mov	r8, r3
 8000f9a:	9b04      	ldr	r3, [sp, #16]
 8000f9c:	0437      	lsls	r7, r6, #16
 8000f9e:	4443      	add	r3, r8
 8000fa0:	469b      	mov	fp, r3
 8000fa2:	45ab      	cmp	fp, r5
 8000fa4:	41ad      	sbcs	r5, r5
 8000fa6:	426b      	negs	r3, r5
 8000fa8:	040d      	lsls	r5, r1, #16
 8000faa:	9905      	ldr	r1, [sp, #20]
 8000fac:	0c2d      	lsrs	r5, r5, #16
 8000fae:	468c      	mov	ip, r1
 8000fb0:	197f      	adds	r7, r7, r5
 8000fb2:	4467      	add	r7, ip
 8000fb4:	18fd      	adds	r5, r7, r3
 8000fb6:	46a8      	mov	r8, r5
 8000fb8:	465d      	mov	r5, fp
 8000fba:	192d      	adds	r5, r5, r4
 8000fbc:	42a5      	cmp	r5, r4
 8000fbe:	41a4      	sbcs	r4, r4
 8000fc0:	4693      	mov	fp, r2
 8000fc2:	4264      	negs	r4, r4
 8000fc4:	46a4      	mov	ip, r4
 8000fc6:	44c3      	add	fp, r8
 8000fc8:	44dc      	add	ip, fp
 8000fca:	428f      	cmp	r7, r1
 8000fcc:	41bf      	sbcs	r7, r7
 8000fce:	4598      	cmp	r8, r3
 8000fd0:	419b      	sbcs	r3, r3
 8000fd2:	4593      	cmp	fp, r2
 8000fd4:	4192      	sbcs	r2, r2
 8000fd6:	45a4      	cmp	ip, r4
 8000fd8:	41a4      	sbcs	r4, r4
 8000fda:	425b      	negs	r3, r3
 8000fdc:	427f      	negs	r7, r7
 8000fde:	431f      	orrs	r7, r3
 8000fe0:	0c36      	lsrs	r6, r6, #16
 8000fe2:	4252      	negs	r2, r2
 8000fe4:	4264      	negs	r4, r4
 8000fe6:	19bf      	adds	r7, r7, r6
 8000fe8:	4322      	orrs	r2, r4
 8000fea:	18bf      	adds	r7, r7, r2
 8000fec:	4662      	mov	r2, ip
 8000fee:	1838      	adds	r0, r7, r0
 8000ff0:	0243      	lsls	r3, r0, #9
 8000ff2:	0dd2      	lsrs	r2, r2, #23
 8000ff4:	9903      	ldr	r1, [sp, #12]
 8000ff6:	4313      	orrs	r3, r2
 8000ff8:	026a      	lsls	r2, r5, #9
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	1e50      	subs	r0, r2, #1
 8000ffe:	4182      	sbcs	r2, r0
 8001000:	4661      	mov	r1, ip
 8001002:	0ded      	lsrs	r5, r5, #23
 8001004:	432a      	orrs	r2, r5
 8001006:	024e      	lsls	r6, r1, #9
 8001008:	4332      	orrs	r2, r6
 800100a:	01d9      	lsls	r1, r3, #7
 800100c:	d400      	bmi.n	8001010 <__aeabi_dmul+0x31c>
 800100e:	e0b3      	b.n	8001178 <__aeabi_dmul+0x484>
 8001010:	2601      	movs	r6, #1
 8001012:	0850      	lsrs	r0, r2, #1
 8001014:	4032      	ands	r2, r6
 8001016:	4302      	orrs	r2, r0
 8001018:	07de      	lsls	r6, r3, #31
 800101a:	4332      	orrs	r2, r6
 800101c:	085b      	lsrs	r3, r3, #1
 800101e:	4c22      	ldr	r4, [pc, #136]	; (80010a8 <__aeabi_dmul+0x3b4>)
 8001020:	4454      	add	r4, sl
 8001022:	2c00      	cmp	r4, #0
 8001024:	dd62      	ble.n	80010ec <__aeabi_dmul+0x3f8>
 8001026:	0751      	lsls	r1, r2, #29
 8001028:	d009      	beq.n	800103e <__aeabi_dmul+0x34a>
 800102a:	200f      	movs	r0, #15
 800102c:	4010      	ands	r0, r2
 800102e:	2804      	cmp	r0, #4
 8001030:	d005      	beq.n	800103e <__aeabi_dmul+0x34a>
 8001032:	1d10      	adds	r0, r2, #4
 8001034:	4290      	cmp	r0, r2
 8001036:	4192      	sbcs	r2, r2
 8001038:	4252      	negs	r2, r2
 800103a:	189b      	adds	r3, r3, r2
 800103c:	0002      	movs	r2, r0
 800103e:	01d9      	lsls	r1, r3, #7
 8001040:	d504      	bpl.n	800104c <__aeabi_dmul+0x358>
 8001042:	2480      	movs	r4, #128	; 0x80
 8001044:	4819      	ldr	r0, [pc, #100]	; (80010ac <__aeabi_dmul+0x3b8>)
 8001046:	00e4      	lsls	r4, r4, #3
 8001048:	4003      	ands	r3, r0
 800104a:	4454      	add	r4, sl
 800104c:	4818      	ldr	r0, [pc, #96]	; (80010b0 <__aeabi_dmul+0x3bc>)
 800104e:	4284      	cmp	r4, r0
 8001050:	dd00      	ble.n	8001054 <__aeabi_dmul+0x360>
 8001052:	e727      	b.n	8000ea4 <__aeabi_dmul+0x1b0>
 8001054:	075e      	lsls	r6, r3, #29
 8001056:	025b      	lsls	r3, r3, #9
 8001058:	08d2      	lsrs	r2, r2, #3
 800105a:	0b1f      	lsrs	r7, r3, #12
 800105c:	0563      	lsls	r3, r4, #21
 800105e:	4316      	orrs	r6, r2
 8001060:	0d5b      	lsrs	r3, r3, #21
 8001062:	e6b2      	b.n	8000dca <__aeabi_dmul+0xd6>
 8001064:	2300      	movs	r3, #0
 8001066:	4699      	mov	r9, r3
 8001068:	3301      	adds	r3, #1
 800106a:	2704      	movs	r7, #4
 800106c:	2600      	movs	r6, #0
 800106e:	469b      	mov	fp, r3
 8001070:	e664      	b.n	8000d3c <__aeabi_dmul+0x48>
 8001072:	2303      	movs	r3, #3
 8001074:	9701      	str	r7, [sp, #4]
 8001076:	4681      	mov	r9, r0
 8001078:	270c      	movs	r7, #12
 800107a:	469b      	mov	fp, r3
 800107c:	e65e      	b.n	8000d3c <__aeabi_dmul+0x48>
 800107e:	2201      	movs	r2, #1
 8001080:	2001      	movs	r0, #1
 8001082:	4317      	orrs	r7, r2
 8001084:	2200      	movs	r2, #0
 8001086:	e676      	b.n	8000d76 <__aeabi_dmul+0x82>
 8001088:	2303      	movs	r3, #3
 800108a:	2003      	movs	r0, #3
 800108c:	431f      	orrs	r7, r3
 800108e:	4643      	mov	r3, r8
 8001090:	e671      	b.n	8000d76 <__aeabi_dmul+0x82>
 8001092:	46c0      	nop			; (mov r8, r8)
 8001094:	000007ff 	.word	0x000007ff
 8001098:	fffffc01 	.word	0xfffffc01
 800109c:	08008264 	.word	0x08008264
 80010a0:	800fffff 	.word	0x800fffff
 80010a4:	fffffc0d 	.word	0xfffffc0d
 80010a8:	000003ff 	.word	0x000003ff
 80010ac:	feffffff 	.word	0xfeffffff
 80010b0:	000007fe 	.word	0x000007fe
 80010b4:	2300      	movs	r3, #0
 80010b6:	2780      	movs	r7, #128	; 0x80
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	033f      	lsls	r7, r7, #12
 80010bc:	2600      	movs	r6, #0
 80010be:	4b43      	ldr	r3, [pc, #268]	; (80011cc <__aeabi_dmul+0x4d8>)
 80010c0:	e683      	b.n	8000dca <__aeabi_dmul+0xd6>
 80010c2:	9b01      	ldr	r3, [sp, #4]
 80010c4:	0032      	movs	r2, r6
 80010c6:	46a4      	mov	ip, r4
 80010c8:	4658      	mov	r0, fp
 80010ca:	e670      	b.n	8000dae <__aeabi_dmul+0xba>
 80010cc:	46ac      	mov	ip, r5
 80010ce:	e66e      	b.n	8000dae <__aeabi_dmul+0xba>
 80010d0:	2780      	movs	r7, #128	; 0x80
 80010d2:	9901      	ldr	r1, [sp, #4]
 80010d4:	033f      	lsls	r7, r7, #12
 80010d6:	4239      	tst	r1, r7
 80010d8:	d02d      	beq.n	8001136 <__aeabi_dmul+0x442>
 80010da:	423b      	tst	r3, r7
 80010dc:	d12b      	bne.n	8001136 <__aeabi_dmul+0x442>
 80010de:	431f      	orrs	r7, r3
 80010e0:	033f      	lsls	r7, r7, #12
 80010e2:	0b3f      	lsrs	r7, r7, #12
 80010e4:	9500      	str	r5, [sp, #0]
 80010e6:	0016      	movs	r6, r2
 80010e8:	4b38      	ldr	r3, [pc, #224]	; (80011cc <__aeabi_dmul+0x4d8>)
 80010ea:	e66e      	b.n	8000dca <__aeabi_dmul+0xd6>
 80010ec:	2501      	movs	r5, #1
 80010ee:	1b2d      	subs	r5, r5, r4
 80010f0:	2d38      	cmp	r5, #56	; 0x38
 80010f2:	dd00      	ble.n	80010f6 <__aeabi_dmul+0x402>
 80010f4:	e666      	b.n	8000dc4 <__aeabi_dmul+0xd0>
 80010f6:	2d1f      	cmp	r5, #31
 80010f8:	dc40      	bgt.n	800117c <__aeabi_dmul+0x488>
 80010fa:	4835      	ldr	r0, [pc, #212]	; (80011d0 <__aeabi_dmul+0x4dc>)
 80010fc:	001c      	movs	r4, r3
 80010fe:	4450      	add	r0, sl
 8001100:	0016      	movs	r6, r2
 8001102:	4082      	lsls	r2, r0
 8001104:	4084      	lsls	r4, r0
 8001106:	40ee      	lsrs	r6, r5
 8001108:	1e50      	subs	r0, r2, #1
 800110a:	4182      	sbcs	r2, r0
 800110c:	4334      	orrs	r4, r6
 800110e:	4314      	orrs	r4, r2
 8001110:	40eb      	lsrs	r3, r5
 8001112:	0762      	lsls	r2, r4, #29
 8001114:	d009      	beq.n	800112a <__aeabi_dmul+0x436>
 8001116:	220f      	movs	r2, #15
 8001118:	4022      	ands	r2, r4
 800111a:	2a04      	cmp	r2, #4
 800111c:	d005      	beq.n	800112a <__aeabi_dmul+0x436>
 800111e:	0022      	movs	r2, r4
 8001120:	1d14      	adds	r4, r2, #4
 8001122:	4294      	cmp	r4, r2
 8001124:	4180      	sbcs	r0, r0
 8001126:	4240      	negs	r0, r0
 8001128:	181b      	adds	r3, r3, r0
 800112a:	021a      	lsls	r2, r3, #8
 800112c:	d53e      	bpl.n	80011ac <__aeabi_dmul+0x4b8>
 800112e:	2301      	movs	r3, #1
 8001130:	2700      	movs	r7, #0
 8001132:	2600      	movs	r6, #0
 8001134:	e649      	b.n	8000dca <__aeabi_dmul+0xd6>
 8001136:	2780      	movs	r7, #128	; 0x80
 8001138:	9b01      	ldr	r3, [sp, #4]
 800113a:	033f      	lsls	r7, r7, #12
 800113c:	431f      	orrs	r7, r3
 800113e:	033f      	lsls	r7, r7, #12
 8001140:	0b3f      	lsrs	r7, r7, #12
 8001142:	9400      	str	r4, [sp, #0]
 8001144:	4b21      	ldr	r3, [pc, #132]	; (80011cc <__aeabi_dmul+0x4d8>)
 8001146:	e640      	b.n	8000dca <__aeabi_dmul+0xd6>
 8001148:	0003      	movs	r3, r0
 800114a:	465a      	mov	r2, fp
 800114c:	3b28      	subs	r3, #40	; 0x28
 800114e:	409a      	lsls	r2, r3
 8001150:	2600      	movs	r6, #0
 8001152:	9201      	str	r2, [sp, #4]
 8001154:	e66d      	b.n	8000e32 <__aeabi_dmul+0x13e>
 8001156:	4658      	mov	r0, fp
 8001158:	f000 fbf6 	bl	8001948 <__clzsi2>
 800115c:	3020      	adds	r0, #32
 800115e:	e657      	b.n	8000e10 <__aeabi_dmul+0x11c>
 8001160:	0003      	movs	r3, r0
 8001162:	4652      	mov	r2, sl
 8001164:	3b28      	subs	r3, #40	; 0x28
 8001166:	409a      	lsls	r2, r3
 8001168:	0013      	movs	r3, r2
 800116a:	2200      	movs	r2, #0
 800116c:	e693      	b.n	8000e96 <__aeabi_dmul+0x1a2>
 800116e:	4650      	mov	r0, sl
 8001170:	f000 fbea 	bl	8001948 <__clzsi2>
 8001174:	3020      	adds	r0, #32
 8001176:	e67b      	b.n	8000e70 <__aeabi_dmul+0x17c>
 8001178:	46ca      	mov	sl, r9
 800117a:	e750      	b.n	800101e <__aeabi_dmul+0x32a>
 800117c:	201f      	movs	r0, #31
 800117e:	001e      	movs	r6, r3
 8001180:	4240      	negs	r0, r0
 8001182:	1b04      	subs	r4, r0, r4
 8001184:	40e6      	lsrs	r6, r4
 8001186:	2d20      	cmp	r5, #32
 8001188:	d003      	beq.n	8001192 <__aeabi_dmul+0x49e>
 800118a:	4c12      	ldr	r4, [pc, #72]	; (80011d4 <__aeabi_dmul+0x4e0>)
 800118c:	4454      	add	r4, sl
 800118e:	40a3      	lsls	r3, r4
 8001190:	431a      	orrs	r2, r3
 8001192:	1e50      	subs	r0, r2, #1
 8001194:	4182      	sbcs	r2, r0
 8001196:	4332      	orrs	r2, r6
 8001198:	2607      	movs	r6, #7
 800119a:	2700      	movs	r7, #0
 800119c:	4016      	ands	r6, r2
 800119e:	d009      	beq.n	80011b4 <__aeabi_dmul+0x4c0>
 80011a0:	200f      	movs	r0, #15
 80011a2:	2300      	movs	r3, #0
 80011a4:	4010      	ands	r0, r2
 80011a6:	0014      	movs	r4, r2
 80011a8:	2804      	cmp	r0, #4
 80011aa:	d1b9      	bne.n	8001120 <__aeabi_dmul+0x42c>
 80011ac:	0022      	movs	r2, r4
 80011ae:	075e      	lsls	r6, r3, #29
 80011b0:	025b      	lsls	r3, r3, #9
 80011b2:	0b1f      	lsrs	r7, r3, #12
 80011b4:	08d2      	lsrs	r2, r2, #3
 80011b6:	4316      	orrs	r6, r2
 80011b8:	2300      	movs	r3, #0
 80011ba:	e606      	b.n	8000dca <__aeabi_dmul+0xd6>
 80011bc:	2780      	movs	r7, #128	; 0x80
 80011be:	033f      	lsls	r7, r7, #12
 80011c0:	431f      	orrs	r7, r3
 80011c2:	033f      	lsls	r7, r7, #12
 80011c4:	0b3f      	lsrs	r7, r7, #12
 80011c6:	0016      	movs	r6, r2
 80011c8:	4b00      	ldr	r3, [pc, #0]	; (80011cc <__aeabi_dmul+0x4d8>)
 80011ca:	e5fe      	b.n	8000dca <__aeabi_dmul+0xd6>
 80011cc:	000007ff 	.word	0x000007ff
 80011d0:	0000041e 	.word	0x0000041e
 80011d4:	0000043e 	.word	0x0000043e

080011d8 <__aeabi_dsub>:
 80011d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011da:	4657      	mov	r7, sl
 80011dc:	464e      	mov	r6, r9
 80011de:	4645      	mov	r5, r8
 80011e0:	46de      	mov	lr, fp
 80011e2:	000c      	movs	r4, r1
 80011e4:	0309      	lsls	r1, r1, #12
 80011e6:	b5e0      	push	{r5, r6, r7, lr}
 80011e8:	0a49      	lsrs	r1, r1, #9
 80011ea:	0f46      	lsrs	r6, r0, #29
 80011ec:	005f      	lsls	r7, r3, #1
 80011ee:	4331      	orrs	r1, r6
 80011f0:	031e      	lsls	r6, r3, #12
 80011f2:	0fdb      	lsrs	r3, r3, #31
 80011f4:	0a76      	lsrs	r6, r6, #9
 80011f6:	469b      	mov	fp, r3
 80011f8:	0f53      	lsrs	r3, r2, #29
 80011fa:	4333      	orrs	r3, r6
 80011fc:	4ec8      	ldr	r6, [pc, #800]	; (8001520 <__aeabi_dsub+0x348>)
 80011fe:	0065      	lsls	r5, r4, #1
 8001200:	00c0      	lsls	r0, r0, #3
 8001202:	0fe4      	lsrs	r4, r4, #31
 8001204:	00d2      	lsls	r2, r2, #3
 8001206:	0d6d      	lsrs	r5, r5, #21
 8001208:	46a2      	mov	sl, r4
 800120a:	4681      	mov	r9, r0
 800120c:	0d7f      	lsrs	r7, r7, #21
 800120e:	469c      	mov	ip, r3
 8001210:	4690      	mov	r8, r2
 8001212:	42b7      	cmp	r7, r6
 8001214:	d100      	bne.n	8001218 <__aeabi_dsub+0x40>
 8001216:	e0b9      	b.n	800138c <__aeabi_dsub+0x1b4>
 8001218:	465b      	mov	r3, fp
 800121a:	2601      	movs	r6, #1
 800121c:	4073      	eors	r3, r6
 800121e:	469b      	mov	fp, r3
 8001220:	1bee      	subs	r6, r5, r7
 8001222:	45a3      	cmp	fp, r4
 8001224:	d100      	bne.n	8001228 <__aeabi_dsub+0x50>
 8001226:	e083      	b.n	8001330 <__aeabi_dsub+0x158>
 8001228:	2e00      	cmp	r6, #0
 800122a:	dd63      	ble.n	80012f4 <__aeabi_dsub+0x11c>
 800122c:	2f00      	cmp	r7, #0
 800122e:	d000      	beq.n	8001232 <__aeabi_dsub+0x5a>
 8001230:	e0b1      	b.n	8001396 <__aeabi_dsub+0x1be>
 8001232:	4663      	mov	r3, ip
 8001234:	4313      	orrs	r3, r2
 8001236:	d100      	bne.n	800123a <__aeabi_dsub+0x62>
 8001238:	e123      	b.n	8001482 <__aeabi_dsub+0x2aa>
 800123a:	1e73      	subs	r3, r6, #1
 800123c:	2b00      	cmp	r3, #0
 800123e:	d000      	beq.n	8001242 <__aeabi_dsub+0x6a>
 8001240:	e1ba      	b.n	80015b8 <__aeabi_dsub+0x3e0>
 8001242:	1a86      	subs	r6, r0, r2
 8001244:	4663      	mov	r3, ip
 8001246:	42b0      	cmp	r0, r6
 8001248:	4180      	sbcs	r0, r0
 800124a:	2501      	movs	r5, #1
 800124c:	1ac9      	subs	r1, r1, r3
 800124e:	4240      	negs	r0, r0
 8001250:	1a09      	subs	r1, r1, r0
 8001252:	020b      	lsls	r3, r1, #8
 8001254:	d400      	bmi.n	8001258 <__aeabi_dsub+0x80>
 8001256:	e147      	b.n	80014e8 <__aeabi_dsub+0x310>
 8001258:	0249      	lsls	r1, r1, #9
 800125a:	0a4b      	lsrs	r3, r1, #9
 800125c:	4698      	mov	r8, r3
 800125e:	4643      	mov	r3, r8
 8001260:	2b00      	cmp	r3, #0
 8001262:	d100      	bne.n	8001266 <__aeabi_dsub+0x8e>
 8001264:	e189      	b.n	800157a <__aeabi_dsub+0x3a2>
 8001266:	4640      	mov	r0, r8
 8001268:	f000 fb6e 	bl	8001948 <__clzsi2>
 800126c:	0003      	movs	r3, r0
 800126e:	3b08      	subs	r3, #8
 8001270:	2b1f      	cmp	r3, #31
 8001272:	dd00      	ble.n	8001276 <__aeabi_dsub+0x9e>
 8001274:	e17c      	b.n	8001570 <__aeabi_dsub+0x398>
 8001276:	2220      	movs	r2, #32
 8001278:	0030      	movs	r0, r6
 800127a:	1ad2      	subs	r2, r2, r3
 800127c:	4641      	mov	r1, r8
 800127e:	40d0      	lsrs	r0, r2
 8001280:	4099      	lsls	r1, r3
 8001282:	0002      	movs	r2, r0
 8001284:	409e      	lsls	r6, r3
 8001286:	430a      	orrs	r2, r1
 8001288:	429d      	cmp	r5, r3
 800128a:	dd00      	ble.n	800128e <__aeabi_dsub+0xb6>
 800128c:	e16a      	b.n	8001564 <__aeabi_dsub+0x38c>
 800128e:	1b5d      	subs	r5, r3, r5
 8001290:	1c6b      	adds	r3, r5, #1
 8001292:	2b1f      	cmp	r3, #31
 8001294:	dd00      	ble.n	8001298 <__aeabi_dsub+0xc0>
 8001296:	e194      	b.n	80015c2 <__aeabi_dsub+0x3ea>
 8001298:	2120      	movs	r1, #32
 800129a:	0010      	movs	r0, r2
 800129c:	0035      	movs	r5, r6
 800129e:	1ac9      	subs	r1, r1, r3
 80012a0:	408e      	lsls	r6, r1
 80012a2:	40da      	lsrs	r2, r3
 80012a4:	4088      	lsls	r0, r1
 80012a6:	40dd      	lsrs	r5, r3
 80012a8:	1e71      	subs	r1, r6, #1
 80012aa:	418e      	sbcs	r6, r1
 80012ac:	0011      	movs	r1, r2
 80012ae:	2207      	movs	r2, #7
 80012b0:	4328      	orrs	r0, r5
 80012b2:	2500      	movs	r5, #0
 80012b4:	4306      	orrs	r6, r0
 80012b6:	4032      	ands	r2, r6
 80012b8:	2a00      	cmp	r2, #0
 80012ba:	d009      	beq.n	80012d0 <__aeabi_dsub+0xf8>
 80012bc:	230f      	movs	r3, #15
 80012be:	4033      	ands	r3, r6
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d005      	beq.n	80012d0 <__aeabi_dsub+0xf8>
 80012c4:	1d33      	adds	r3, r6, #4
 80012c6:	42b3      	cmp	r3, r6
 80012c8:	41b6      	sbcs	r6, r6
 80012ca:	4276      	negs	r6, r6
 80012cc:	1989      	adds	r1, r1, r6
 80012ce:	001e      	movs	r6, r3
 80012d0:	020b      	lsls	r3, r1, #8
 80012d2:	d400      	bmi.n	80012d6 <__aeabi_dsub+0xfe>
 80012d4:	e23d      	b.n	8001752 <__aeabi_dsub+0x57a>
 80012d6:	1c6a      	adds	r2, r5, #1
 80012d8:	4b91      	ldr	r3, [pc, #580]	; (8001520 <__aeabi_dsub+0x348>)
 80012da:	0555      	lsls	r5, r2, #21
 80012dc:	0d6d      	lsrs	r5, r5, #21
 80012de:	429a      	cmp	r2, r3
 80012e0:	d100      	bne.n	80012e4 <__aeabi_dsub+0x10c>
 80012e2:	e119      	b.n	8001518 <__aeabi_dsub+0x340>
 80012e4:	4a8f      	ldr	r2, [pc, #572]	; (8001524 <__aeabi_dsub+0x34c>)
 80012e6:	08f6      	lsrs	r6, r6, #3
 80012e8:	400a      	ands	r2, r1
 80012ea:	0757      	lsls	r7, r2, #29
 80012ec:	0252      	lsls	r2, r2, #9
 80012ee:	4337      	orrs	r7, r6
 80012f0:	0b12      	lsrs	r2, r2, #12
 80012f2:	e09b      	b.n	800142c <__aeabi_dsub+0x254>
 80012f4:	2e00      	cmp	r6, #0
 80012f6:	d000      	beq.n	80012fa <__aeabi_dsub+0x122>
 80012f8:	e0c5      	b.n	8001486 <__aeabi_dsub+0x2ae>
 80012fa:	1c6e      	adds	r6, r5, #1
 80012fc:	0576      	lsls	r6, r6, #21
 80012fe:	0d76      	lsrs	r6, r6, #21
 8001300:	2e01      	cmp	r6, #1
 8001302:	dc00      	bgt.n	8001306 <__aeabi_dsub+0x12e>
 8001304:	e148      	b.n	8001598 <__aeabi_dsub+0x3c0>
 8001306:	4667      	mov	r7, ip
 8001308:	1a86      	subs	r6, r0, r2
 800130a:	1bcb      	subs	r3, r1, r7
 800130c:	42b0      	cmp	r0, r6
 800130e:	41bf      	sbcs	r7, r7
 8001310:	427f      	negs	r7, r7
 8001312:	46b8      	mov	r8, r7
 8001314:	001f      	movs	r7, r3
 8001316:	4643      	mov	r3, r8
 8001318:	1aff      	subs	r7, r7, r3
 800131a:	003b      	movs	r3, r7
 800131c:	46b8      	mov	r8, r7
 800131e:	021b      	lsls	r3, r3, #8
 8001320:	d500      	bpl.n	8001324 <__aeabi_dsub+0x14c>
 8001322:	e15f      	b.n	80015e4 <__aeabi_dsub+0x40c>
 8001324:	4337      	orrs	r7, r6
 8001326:	d19a      	bne.n	800125e <__aeabi_dsub+0x86>
 8001328:	2200      	movs	r2, #0
 800132a:	2400      	movs	r4, #0
 800132c:	2500      	movs	r5, #0
 800132e:	e079      	b.n	8001424 <__aeabi_dsub+0x24c>
 8001330:	2e00      	cmp	r6, #0
 8001332:	dc00      	bgt.n	8001336 <__aeabi_dsub+0x15e>
 8001334:	e0fa      	b.n	800152c <__aeabi_dsub+0x354>
 8001336:	2f00      	cmp	r7, #0
 8001338:	d100      	bne.n	800133c <__aeabi_dsub+0x164>
 800133a:	e08d      	b.n	8001458 <__aeabi_dsub+0x280>
 800133c:	4b78      	ldr	r3, [pc, #480]	; (8001520 <__aeabi_dsub+0x348>)
 800133e:	429d      	cmp	r5, r3
 8001340:	d067      	beq.n	8001412 <__aeabi_dsub+0x23a>
 8001342:	2380      	movs	r3, #128	; 0x80
 8001344:	4667      	mov	r7, ip
 8001346:	041b      	lsls	r3, r3, #16
 8001348:	431f      	orrs	r7, r3
 800134a:	46bc      	mov	ip, r7
 800134c:	2e38      	cmp	r6, #56	; 0x38
 800134e:	dc00      	bgt.n	8001352 <__aeabi_dsub+0x17a>
 8001350:	e152      	b.n	80015f8 <__aeabi_dsub+0x420>
 8001352:	4663      	mov	r3, ip
 8001354:	4313      	orrs	r3, r2
 8001356:	1e5a      	subs	r2, r3, #1
 8001358:	4193      	sbcs	r3, r2
 800135a:	181e      	adds	r6, r3, r0
 800135c:	4286      	cmp	r6, r0
 800135e:	4180      	sbcs	r0, r0
 8001360:	4240      	negs	r0, r0
 8001362:	1809      	adds	r1, r1, r0
 8001364:	020b      	lsls	r3, r1, #8
 8001366:	d400      	bmi.n	800136a <__aeabi_dsub+0x192>
 8001368:	e0be      	b.n	80014e8 <__aeabi_dsub+0x310>
 800136a:	4b6d      	ldr	r3, [pc, #436]	; (8001520 <__aeabi_dsub+0x348>)
 800136c:	3501      	adds	r5, #1
 800136e:	429d      	cmp	r5, r3
 8001370:	d100      	bne.n	8001374 <__aeabi_dsub+0x19c>
 8001372:	e0d2      	b.n	800151a <__aeabi_dsub+0x342>
 8001374:	4a6b      	ldr	r2, [pc, #428]	; (8001524 <__aeabi_dsub+0x34c>)
 8001376:	0873      	lsrs	r3, r6, #1
 8001378:	400a      	ands	r2, r1
 800137a:	2101      	movs	r1, #1
 800137c:	400e      	ands	r6, r1
 800137e:	431e      	orrs	r6, r3
 8001380:	0851      	lsrs	r1, r2, #1
 8001382:	07d3      	lsls	r3, r2, #31
 8001384:	2207      	movs	r2, #7
 8001386:	431e      	orrs	r6, r3
 8001388:	4032      	ands	r2, r6
 800138a:	e795      	b.n	80012b8 <__aeabi_dsub+0xe0>
 800138c:	001e      	movs	r6, r3
 800138e:	4316      	orrs	r6, r2
 8001390:	d000      	beq.n	8001394 <__aeabi_dsub+0x1bc>
 8001392:	e745      	b.n	8001220 <__aeabi_dsub+0x48>
 8001394:	e740      	b.n	8001218 <__aeabi_dsub+0x40>
 8001396:	4b62      	ldr	r3, [pc, #392]	; (8001520 <__aeabi_dsub+0x348>)
 8001398:	429d      	cmp	r5, r3
 800139a:	d03a      	beq.n	8001412 <__aeabi_dsub+0x23a>
 800139c:	2380      	movs	r3, #128	; 0x80
 800139e:	4667      	mov	r7, ip
 80013a0:	041b      	lsls	r3, r3, #16
 80013a2:	431f      	orrs	r7, r3
 80013a4:	46bc      	mov	ip, r7
 80013a6:	2e38      	cmp	r6, #56	; 0x38
 80013a8:	dd00      	ble.n	80013ac <__aeabi_dsub+0x1d4>
 80013aa:	e0eb      	b.n	8001584 <__aeabi_dsub+0x3ac>
 80013ac:	2e1f      	cmp	r6, #31
 80013ae:	dc00      	bgt.n	80013b2 <__aeabi_dsub+0x1da>
 80013b0:	e13a      	b.n	8001628 <__aeabi_dsub+0x450>
 80013b2:	0033      	movs	r3, r6
 80013b4:	4667      	mov	r7, ip
 80013b6:	3b20      	subs	r3, #32
 80013b8:	40df      	lsrs	r7, r3
 80013ba:	003b      	movs	r3, r7
 80013bc:	2e20      	cmp	r6, #32
 80013be:	d005      	beq.n	80013cc <__aeabi_dsub+0x1f4>
 80013c0:	2740      	movs	r7, #64	; 0x40
 80013c2:	1bbf      	subs	r7, r7, r6
 80013c4:	4666      	mov	r6, ip
 80013c6:	40be      	lsls	r6, r7
 80013c8:	4332      	orrs	r2, r6
 80013ca:	4690      	mov	r8, r2
 80013cc:	4646      	mov	r6, r8
 80013ce:	1e72      	subs	r2, r6, #1
 80013d0:	4196      	sbcs	r6, r2
 80013d2:	4333      	orrs	r3, r6
 80013d4:	e0da      	b.n	800158c <__aeabi_dsub+0x3b4>
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d100      	bne.n	80013dc <__aeabi_dsub+0x204>
 80013da:	e214      	b.n	8001806 <__aeabi_dsub+0x62e>
 80013dc:	4663      	mov	r3, ip
 80013de:	4313      	orrs	r3, r2
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dsub+0x20c>
 80013e2:	e168      	b.n	80016b6 <__aeabi_dsub+0x4de>
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	074e      	lsls	r6, r1, #29
 80013e8:	08c0      	lsrs	r0, r0, #3
 80013ea:	08c9      	lsrs	r1, r1, #3
 80013ec:	031b      	lsls	r3, r3, #12
 80013ee:	4306      	orrs	r6, r0
 80013f0:	4219      	tst	r1, r3
 80013f2:	d008      	beq.n	8001406 <__aeabi_dsub+0x22e>
 80013f4:	4660      	mov	r0, ip
 80013f6:	08c0      	lsrs	r0, r0, #3
 80013f8:	4218      	tst	r0, r3
 80013fa:	d104      	bne.n	8001406 <__aeabi_dsub+0x22e>
 80013fc:	4663      	mov	r3, ip
 80013fe:	0001      	movs	r1, r0
 8001400:	08d2      	lsrs	r2, r2, #3
 8001402:	075e      	lsls	r6, r3, #29
 8001404:	4316      	orrs	r6, r2
 8001406:	00f3      	lsls	r3, r6, #3
 8001408:	4699      	mov	r9, r3
 800140a:	00c9      	lsls	r1, r1, #3
 800140c:	0f72      	lsrs	r2, r6, #29
 800140e:	4d44      	ldr	r5, [pc, #272]	; (8001520 <__aeabi_dsub+0x348>)
 8001410:	4311      	orrs	r1, r2
 8001412:	464b      	mov	r3, r9
 8001414:	08de      	lsrs	r6, r3, #3
 8001416:	4b42      	ldr	r3, [pc, #264]	; (8001520 <__aeabi_dsub+0x348>)
 8001418:	074f      	lsls	r7, r1, #29
 800141a:	4337      	orrs	r7, r6
 800141c:	08ca      	lsrs	r2, r1, #3
 800141e:	429d      	cmp	r5, r3
 8001420:	d100      	bne.n	8001424 <__aeabi_dsub+0x24c>
 8001422:	e06e      	b.n	8001502 <__aeabi_dsub+0x32a>
 8001424:	0312      	lsls	r2, r2, #12
 8001426:	056d      	lsls	r5, r5, #21
 8001428:	0b12      	lsrs	r2, r2, #12
 800142a:	0d6d      	lsrs	r5, r5, #21
 800142c:	2100      	movs	r1, #0
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	0b13      	lsrs	r3, r2, #12
 8001432:	0d0a      	lsrs	r2, r1, #20
 8001434:	0512      	lsls	r2, r2, #20
 8001436:	431a      	orrs	r2, r3
 8001438:	4b3b      	ldr	r3, [pc, #236]	; (8001528 <__aeabi_dsub+0x350>)
 800143a:	052d      	lsls	r5, r5, #20
 800143c:	4013      	ands	r3, r2
 800143e:	432b      	orrs	r3, r5
 8001440:	005b      	lsls	r3, r3, #1
 8001442:	07e4      	lsls	r4, r4, #31
 8001444:	085b      	lsrs	r3, r3, #1
 8001446:	4323      	orrs	r3, r4
 8001448:	0038      	movs	r0, r7
 800144a:	0019      	movs	r1, r3
 800144c:	bc3c      	pop	{r2, r3, r4, r5}
 800144e:	4690      	mov	r8, r2
 8001450:	4699      	mov	r9, r3
 8001452:	46a2      	mov	sl, r4
 8001454:	46ab      	mov	fp, r5
 8001456:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001458:	4663      	mov	r3, ip
 800145a:	4313      	orrs	r3, r2
 800145c:	d011      	beq.n	8001482 <__aeabi_dsub+0x2aa>
 800145e:	1e73      	subs	r3, r6, #1
 8001460:	2b00      	cmp	r3, #0
 8001462:	d000      	beq.n	8001466 <__aeabi_dsub+0x28e>
 8001464:	e107      	b.n	8001676 <__aeabi_dsub+0x49e>
 8001466:	1886      	adds	r6, r0, r2
 8001468:	4286      	cmp	r6, r0
 800146a:	4180      	sbcs	r0, r0
 800146c:	4461      	add	r1, ip
 800146e:	4240      	negs	r0, r0
 8001470:	1809      	adds	r1, r1, r0
 8001472:	2501      	movs	r5, #1
 8001474:	020b      	lsls	r3, r1, #8
 8001476:	d537      	bpl.n	80014e8 <__aeabi_dsub+0x310>
 8001478:	2502      	movs	r5, #2
 800147a:	e77b      	b.n	8001374 <__aeabi_dsub+0x19c>
 800147c:	003e      	movs	r6, r7
 800147e:	4661      	mov	r1, ip
 8001480:	4691      	mov	r9, r2
 8001482:	0035      	movs	r5, r6
 8001484:	e7c5      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001486:	465c      	mov	r4, fp
 8001488:	2d00      	cmp	r5, #0
 800148a:	d000      	beq.n	800148e <__aeabi_dsub+0x2b6>
 800148c:	e0e1      	b.n	8001652 <__aeabi_dsub+0x47a>
 800148e:	000b      	movs	r3, r1
 8001490:	4303      	orrs	r3, r0
 8001492:	d0f3      	beq.n	800147c <__aeabi_dsub+0x2a4>
 8001494:	1c73      	adds	r3, r6, #1
 8001496:	d100      	bne.n	800149a <__aeabi_dsub+0x2c2>
 8001498:	e1ac      	b.n	80017f4 <__aeabi_dsub+0x61c>
 800149a:	4b21      	ldr	r3, [pc, #132]	; (8001520 <__aeabi_dsub+0x348>)
 800149c:	429f      	cmp	r7, r3
 800149e:	d100      	bne.n	80014a2 <__aeabi_dsub+0x2ca>
 80014a0:	e13a      	b.n	8001718 <__aeabi_dsub+0x540>
 80014a2:	43f3      	mvns	r3, r6
 80014a4:	2b38      	cmp	r3, #56	; 0x38
 80014a6:	dd00      	ble.n	80014aa <__aeabi_dsub+0x2d2>
 80014a8:	e16f      	b.n	800178a <__aeabi_dsub+0x5b2>
 80014aa:	2b1f      	cmp	r3, #31
 80014ac:	dd00      	ble.n	80014b0 <__aeabi_dsub+0x2d8>
 80014ae:	e18c      	b.n	80017ca <__aeabi_dsub+0x5f2>
 80014b0:	2520      	movs	r5, #32
 80014b2:	000e      	movs	r6, r1
 80014b4:	1aed      	subs	r5, r5, r3
 80014b6:	40ae      	lsls	r6, r5
 80014b8:	46b0      	mov	r8, r6
 80014ba:	0006      	movs	r6, r0
 80014bc:	46aa      	mov	sl, r5
 80014be:	40de      	lsrs	r6, r3
 80014c0:	4645      	mov	r5, r8
 80014c2:	4335      	orrs	r5, r6
 80014c4:	002e      	movs	r6, r5
 80014c6:	4655      	mov	r5, sl
 80014c8:	40d9      	lsrs	r1, r3
 80014ca:	40a8      	lsls	r0, r5
 80014cc:	4663      	mov	r3, ip
 80014ce:	1e45      	subs	r5, r0, #1
 80014d0:	41a8      	sbcs	r0, r5
 80014d2:	1a5b      	subs	r3, r3, r1
 80014d4:	469c      	mov	ip, r3
 80014d6:	4330      	orrs	r0, r6
 80014d8:	1a16      	subs	r6, r2, r0
 80014da:	42b2      	cmp	r2, r6
 80014dc:	4192      	sbcs	r2, r2
 80014de:	4663      	mov	r3, ip
 80014e0:	4252      	negs	r2, r2
 80014e2:	1a99      	subs	r1, r3, r2
 80014e4:	003d      	movs	r5, r7
 80014e6:	e6b4      	b.n	8001252 <__aeabi_dsub+0x7a>
 80014e8:	2207      	movs	r2, #7
 80014ea:	4032      	ands	r2, r6
 80014ec:	2a00      	cmp	r2, #0
 80014ee:	d000      	beq.n	80014f2 <__aeabi_dsub+0x31a>
 80014f0:	e6e4      	b.n	80012bc <__aeabi_dsub+0xe4>
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <__aeabi_dsub+0x348>)
 80014f4:	08f6      	lsrs	r6, r6, #3
 80014f6:	074f      	lsls	r7, r1, #29
 80014f8:	4337      	orrs	r7, r6
 80014fa:	08ca      	lsrs	r2, r1, #3
 80014fc:	429d      	cmp	r5, r3
 80014fe:	d000      	beq.n	8001502 <__aeabi_dsub+0x32a>
 8001500:	e790      	b.n	8001424 <__aeabi_dsub+0x24c>
 8001502:	003b      	movs	r3, r7
 8001504:	4313      	orrs	r3, r2
 8001506:	d100      	bne.n	800150a <__aeabi_dsub+0x332>
 8001508:	e1a6      	b.n	8001858 <__aeabi_dsub+0x680>
 800150a:	2380      	movs	r3, #128	; 0x80
 800150c:	031b      	lsls	r3, r3, #12
 800150e:	431a      	orrs	r2, r3
 8001510:	0312      	lsls	r2, r2, #12
 8001512:	0b12      	lsrs	r2, r2, #12
 8001514:	4d02      	ldr	r5, [pc, #8]	; (8001520 <__aeabi_dsub+0x348>)
 8001516:	e789      	b.n	800142c <__aeabi_dsub+0x254>
 8001518:	0015      	movs	r5, r2
 800151a:	2200      	movs	r2, #0
 800151c:	2700      	movs	r7, #0
 800151e:	e785      	b.n	800142c <__aeabi_dsub+0x254>
 8001520:	000007ff 	.word	0x000007ff
 8001524:	ff7fffff 	.word	0xff7fffff
 8001528:	800fffff 	.word	0x800fffff
 800152c:	2e00      	cmp	r6, #0
 800152e:	d000      	beq.n	8001532 <__aeabi_dsub+0x35a>
 8001530:	e0c7      	b.n	80016c2 <__aeabi_dsub+0x4ea>
 8001532:	1c6b      	adds	r3, r5, #1
 8001534:	055e      	lsls	r6, r3, #21
 8001536:	0d76      	lsrs	r6, r6, #21
 8001538:	2e01      	cmp	r6, #1
 800153a:	dc00      	bgt.n	800153e <__aeabi_dsub+0x366>
 800153c:	e0f0      	b.n	8001720 <__aeabi_dsub+0x548>
 800153e:	4dc8      	ldr	r5, [pc, #800]	; (8001860 <__aeabi_dsub+0x688>)
 8001540:	42ab      	cmp	r3, r5
 8001542:	d100      	bne.n	8001546 <__aeabi_dsub+0x36e>
 8001544:	e0b9      	b.n	80016ba <__aeabi_dsub+0x4e2>
 8001546:	1885      	adds	r5, r0, r2
 8001548:	000a      	movs	r2, r1
 800154a:	4285      	cmp	r5, r0
 800154c:	4189      	sbcs	r1, r1
 800154e:	4462      	add	r2, ip
 8001550:	4249      	negs	r1, r1
 8001552:	1851      	adds	r1, r2, r1
 8001554:	2207      	movs	r2, #7
 8001556:	07ce      	lsls	r6, r1, #31
 8001558:	086d      	lsrs	r5, r5, #1
 800155a:	432e      	orrs	r6, r5
 800155c:	0849      	lsrs	r1, r1, #1
 800155e:	4032      	ands	r2, r6
 8001560:	001d      	movs	r5, r3
 8001562:	e6a9      	b.n	80012b8 <__aeabi_dsub+0xe0>
 8001564:	49bf      	ldr	r1, [pc, #764]	; (8001864 <__aeabi_dsub+0x68c>)
 8001566:	1aed      	subs	r5, r5, r3
 8001568:	4011      	ands	r1, r2
 800156a:	2207      	movs	r2, #7
 800156c:	4032      	ands	r2, r6
 800156e:	e6a3      	b.n	80012b8 <__aeabi_dsub+0xe0>
 8001570:	0032      	movs	r2, r6
 8001572:	3828      	subs	r0, #40	; 0x28
 8001574:	4082      	lsls	r2, r0
 8001576:	2600      	movs	r6, #0
 8001578:	e686      	b.n	8001288 <__aeabi_dsub+0xb0>
 800157a:	0030      	movs	r0, r6
 800157c:	f000 f9e4 	bl	8001948 <__clzsi2>
 8001580:	3020      	adds	r0, #32
 8001582:	e673      	b.n	800126c <__aeabi_dsub+0x94>
 8001584:	4663      	mov	r3, ip
 8001586:	4313      	orrs	r3, r2
 8001588:	1e5a      	subs	r2, r3, #1
 800158a:	4193      	sbcs	r3, r2
 800158c:	1ac6      	subs	r6, r0, r3
 800158e:	42b0      	cmp	r0, r6
 8001590:	4180      	sbcs	r0, r0
 8001592:	4240      	negs	r0, r0
 8001594:	1a09      	subs	r1, r1, r0
 8001596:	e65c      	b.n	8001252 <__aeabi_dsub+0x7a>
 8001598:	000e      	movs	r6, r1
 800159a:	4667      	mov	r7, ip
 800159c:	4306      	orrs	r6, r0
 800159e:	4317      	orrs	r7, r2
 80015a0:	2d00      	cmp	r5, #0
 80015a2:	d15e      	bne.n	8001662 <__aeabi_dsub+0x48a>
 80015a4:	2e00      	cmp	r6, #0
 80015a6:	d000      	beq.n	80015aa <__aeabi_dsub+0x3d2>
 80015a8:	e0f3      	b.n	8001792 <__aeabi_dsub+0x5ba>
 80015aa:	2f00      	cmp	r7, #0
 80015ac:	d100      	bne.n	80015b0 <__aeabi_dsub+0x3d8>
 80015ae:	e11e      	b.n	80017ee <__aeabi_dsub+0x616>
 80015b0:	465c      	mov	r4, fp
 80015b2:	4661      	mov	r1, ip
 80015b4:	4691      	mov	r9, r2
 80015b6:	e72c      	b.n	8001412 <__aeabi_dsub+0x23a>
 80015b8:	4fa9      	ldr	r7, [pc, #676]	; (8001860 <__aeabi_dsub+0x688>)
 80015ba:	42be      	cmp	r6, r7
 80015bc:	d07b      	beq.n	80016b6 <__aeabi_dsub+0x4de>
 80015be:	001e      	movs	r6, r3
 80015c0:	e6f1      	b.n	80013a6 <__aeabi_dsub+0x1ce>
 80015c2:	0010      	movs	r0, r2
 80015c4:	3d1f      	subs	r5, #31
 80015c6:	40e8      	lsrs	r0, r5
 80015c8:	2b20      	cmp	r3, #32
 80015ca:	d003      	beq.n	80015d4 <__aeabi_dsub+0x3fc>
 80015cc:	2140      	movs	r1, #64	; 0x40
 80015ce:	1acb      	subs	r3, r1, r3
 80015d0:	409a      	lsls	r2, r3
 80015d2:	4316      	orrs	r6, r2
 80015d4:	1e73      	subs	r3, r6, #1
 80015d6:	419e      	sbcs	r6, r3
 80015d8:	2207      	movs	r2, #7
 80015da:	4306      	orrs	r6, r0
 80015dc:	4032      	ands	r2, r6
 80015de:	2100      	movs	r1, #0
 80015e0:	2500      	movs	r5, #0
 80015e2:	e783      	b.n	80014ec <__aeabi_dsub+0x314>
 80015e4:	1a16      	subs	r6, r2, r0
 80015e6:	4663      	mov	r3, ip
 80015e8:	42b2      	cmp	r2, r6
 80015ea:	4180      	sbcs	r0, r0
 80015ec:	1a59      	subs	r1, r3, r1
 80015ee:	4240      	negs	r0, r0
 80015f0:	1a0b      	subs	r3, r1, r0
 80015f2:	4698      	mov	r8, r3
 80015f4:	465c      	mov	r4, fp
 80015f6:	e632      	b.n	800125e <__aeabi_dsub+0x86>
 80015f8:	2e1f      	cmp	r6, #31
 80015fa:	dd00      	ble.n	80015fe <__aeabi_dsub+0x426>
 80015fc:	e0ab      	b.n	8001756 <__aeabi_dsub+0x57e>
 80015fe:	2720      	movs	r7, #32
 8001600:	1bbb      	subs	r3, r7, r6
 8001602:	469a      	mov	sl, r3
 8001604:	4663      	mov	r3, ip
 8001606:	4657      	mov	r7, sl
 8001608:	40bb      	lsls	r3, r7
 800160a:	4699      	mov	r9, r3
 800160c:	0013      	movs	r3, r2
 800160e:	464f      	mov	r7, r9
 8001610:	40f3      	lsrs	r3, r6
 8001612:	431f      	orrs	r7, r3
 8001614:	003b      	movs	r3, r7
 8001616:	4657      	mov	r7, sl
 8001618:	40ba      	lsls	r2, r7
 800161a:	1e57      	subs	r7, r2, #1
 800161c:	41ba      	sbcs	r2, r7
 800161e:	4313      	orrs	r3, r2
 8001620:	4662      	mov	r2, ip
 8001622:	40f2      	lsrs	r2, r6
 8001624:	1889      	adds	r1, r1, r2
 8001626:	e698      	b.n	800135a <__aeabi_dsub+0x182>
 8001628:	2720      	movs	r7, #32
 800162a:	1bbb      	subs	r3, r7, r6
 800162c:	469a      	mov	sl, r3
 800162e:	4663      	mov	r3, ip
 8001630:	4657      	mov	r7, sl
 8001632:	40bb      	lsls	r3, r7
 8001634:	4699      	mov	r9, r3
 8001636:	0013      	movs	r3, r2
 8001638:	464f      	mov	r7, r9
 800163a:	40f3      	lsrs	r3, r6
 800163c:	431f      	orrs	r7, r3
 800163e:	003b      	movs	r3, r7
 8001640:	4657      	mov	r7, sl
 8001642:	40ba      	lsls	r2, r7
 8001644:	1e57      	subs	r7, r2, #1
 8001646:	41ba      	sbcs	r2, r7
 8001648:	4313      	orrs	r3, r2
 800164a:	4662      	mov	r2, ip
 800164c:	40f2      	lsrs	r2, r6
 800164e:	1a89      	subs	r1, r1, r2
 8001650:	e79c      	b.n	800158c <__aeabi_dsub+0x3b4>
 8001652:	4b83      	ldr	r3, [pc, #524]	; (8001860 <__aeabi_dsub+0x688>)
 8001654:	429f      	cmp	r7, r3
 8001656:	d05f      	beq.n	8001718 <__aeabi_dsub+0x540>
 8001658:	2580      	movs	r5, #128	; 0x80
 800165a:	042d      	lsls	r5, r5, #16
 800165c:	4273      	negs	r3, r6
 800165e:	4329      	orrs	r1, r5
 8001660:	e720      	b.n	80014a4 <__aeabi_dsub+0x2cc>
 8001662:	2e00      	cmp	r6, #0
 8001664:	d10c      	bne.n	8001680 <__aeabi_dsub+0x4a8>
 8001666:	2f00      	cmp	r7, #0
 8001668:	d100      	bne.n	800166c <__aeabi_dsub+0x494>
 800166a:	e0d0      	b.n	800180e <__aeabi_dsub+0x636>
 800166c:	465c      	mov	r4, fp
 800166e:	4661      	mov	r1, ip
 8001670:	4691      	mov	r9, r2
 8001672:	4d7b      	ldr	r5, [pc, #492]	; (8001860 <__aeabi_dsub+0x688>)
 8001674:	e6cd      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001676:	4f7a      	ldr	r7, [pc, #488]	; (8001860 <__aeabi_dsub+0x688>)
 8001678:	42be      	cmp	r6, r7
 800167a:	d01c      	beq.n	80016b6 <__aeabi_dsub+0x4de>
 800167c:	001e      	movs	r6, r3
 800167e:	e665      	b.n	800134c <__aeabi_dsub+0x174>
 8001680:	2f00      	cmp	r7, #0
 8001682:	d018      	beq.n	80016b6 <__aeabi_dsub+0x4de>
 8001684:	08c0      	lsrs	r0, r0, #3
 8001686:	074e      	lsls	r6, r1, #29
 8001688:	4306      	orrs	r6, r0
 800168a:	2080      	movs	r0, #128	; 0x80
 800168c:	08c9      	lsrs	r1, r1, #3
 800168e:	0300      	lsls	r0, r0, #12
 8001690:	4201      	tst	r1, r0
 8001692:	d008      	beq.n	80016a6 <__aeabi_dsub+0x4ce>
 8001694:	4663      	mov	r3, ip
 8001696:	08dc      	lsrs	r4, r3, #3
 8001698:	4204      	tst	r4, r0
 800169a:	d104      	bne.n	80016a6 <__aeabi_dsub+0x4ce>
 800169c:	0021      	movs	r1, r4
 800169e:	46da      	mov	sl, fp
 80016a0:	08d2      	lsrs	r2, r2, #3
 80016a2:	075e      	lsls	r6, r3, #29
 80016a4:	4316      	orrs	r6, r2
 80016a6:	00f3      	lsls	r3, r6, #3
 80016a8:	4699      	mov	r9, r3
 80016aa:	2401      	movs	r4, #1
 80016ac:	4653      	mov	r3, sl
 80016ae:	00c9      	lsls	r1, r1, #3
 80016b0:	0f72      	lsrs	r2, r6, #29
 80016b2:	4311      	orrs	r1, r2
 80016b4:	401c      	ands	r4, r3
 80016b6:	4d6a      	ldr	r5, [pc, #424]	; (8001860 <__aeabi_dsub+0x688>)
 80016b8:	e6ab      	b.n	8001412 <__aeabi_dsub+0x23a>
 80016ba:	001d      	movs	r5, r3
 80016bc:	2200      	movs	r2, #0
 80016be:	2700      	movs	r7, #0
 80016c0:	e6b4      	b.n	800142c <__aeabi_dsub+0x254>
 80016c2:	2d00      	cmp	r5, #0
 80016c4:	d159      	bne.n	800177a <__aeabi_dsub+0x5a2>
 80016c6:	000b      	movs	r3, r1
 80016c8:	4303      	orrs	r3, r0
 80016ca:	d100      	bne.n	80016ce <__aeabi_dsub+0x4f6>
 80016cc:	e6d6      	b.n	800147c <__aeabi_dsub+0x2a4>
 80016ce:	1c73      	adds	r3, r6, #1
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dsub+0x4fc>
 80016d2:	e0b2      	b.n	800183a <__aeabi_dsub+0x662>
 80016d4:	4b62      	ldr	r3, [pc, #392]	; (8001860 <__aeabi_dsub+0x688>)
 80016d6:	429f      	cmp	r7, r3
 80016d8:	d01e      	beq.n	8001718 <__aeabi_dsub+0x540>
 80016da:	43f3      	mvns	r3, r6
 80016dc:	2b38      	cmp	r3, #56	; 0x38
 80016de:	dc6f      	bgt.n	80017c0 <__aeabi_dsub+0x5e8>
 80016e0:	2b1f      	cmp	r3, #31
 80016e2:	dd00      	ble.n	80016e6 <__aeabi_dsub+0x50e>
 80016e4:	e097      	b.n	8001816 <__aeabi_dsub+0x63e>
 80016e6:	2520      	movs	r5, #32
 80016e8:	000e      	movs	r6, r1
 80016ea:	1aed      	subs	r5, r5, r3
 80016ec:	40ae      	lsls	r6, r5
 80016ee:	46b0      	mov	r8, r6
 80016f0:	0006      	movs	r6, r0
 80016f2:	46aa      	mov	sl, r5
 80016f4:	40de      	lsrs	r6, r3
 80016f6:	4645      	mov	r5, r8
 80016f8:	4335      	orrs	r5, r6
 80016fa:	002e      	movs	r6, r5
 80016fc:	4655      	mov	r5, sl
 80016fe:	40a8      	lsls	r0, r5
 8001700:	40d9      	lsrs	r1, r3
 8001702:	1e45      	subs	r5, r0, #1
 8001704:	41a8      	sbcs	r0, r5
 8001706:	448c      	add	ip, r1
 8001708:	4306      	orrs	r6, r0
 800170a:	18b6      	adds	r6, r6, r2
 800170c:	4296      	cmp	r6, r2
 800170e:	4192      	sbcs	r2, r2
 8001710:	4251      	negs	r1, r2
 8001712:	4461      	add	r1, ip
 8001714:	003d      	movs	r5, r7
 8001716:	e625      	b.n	8001364 <__aeabi_dsub+0x18c>
 8001718:	003d      	movs	r5, r7
 800171a:	4661      	mov	r1, ip
 800171c:	4691      	mov	r9, r2
 800171e:	e678      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001720:	000b      	movs	r3, r1
 8001722:	4303      	orrs	r3, r0
 8001724:	2d00      	cmp	r5, #0
 8001726:	d000      	beq.n	800172a <__aeabi_dsub+0x552>
 8001728:	e655      	b.n	80013d6 <__aeabi_dsub+0x1fe>
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f5      	beq.n	800171a <__aeabi_dsub+0x542>
 800172e:	4663      	mov	r3, ip
 8001730:	4313      	orrs	r3, r2
 8001732:	d100      	bne.n	8001736 <__aeabi_dsub+0x55e>
 8001734:	e66d      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001736:	1886      	adds	r6, r0, r2
 8001738:	4286      	cmp	r6, r0
 800173a:	4180      	sbcs	r0, r0
 800173c:	4461      	add	r1, ip
 800173e:	4240      	negs	r0, r0
 8001740:	1809      	adds	r1, r1, r0
 8001742:	2200      	movs	r2, #0
 8001744:	020b      	lsls	r3, r1, #8
 8001746:	d400      	bmi.n	800174a <__aeabi_dsub+0x572>
 8001748:	e6d0      	b.n	80014ec <__aeabi_dsub+0x314>
 800174a:	4b46      	ldr	r3, [pc, #280]	; (8001864 <__aeabi_dsub+0x68c>)
 800174c:	3501      	adds	r5, #1
 800174e:	4019      	ands	r1, r3
 8001750:	e5b2      	b.n	80012b8 <__aeabi_dsub+0xe0>
 8001752:	46b1      	mov	r9, r6
 8001754:	e65d      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001756:	0033      	movs	r3, r6
 8001758:	4667      	mov	r7, ip
 800175a:	3b20      	subs	r3, #32
 800175c:	40df      	lsrs	r7, r3
 800175e:	003b      	movs	r3, r7
 8001760:	2e20      	cmp	r6, #32
 8001762:	d005      	beq.n	8001770 <__aeabi_dsub+0x598>
 8001764:	2740      	movs	r7, #64	; 0x40
 8001766:	1bbf      	subs	r7, r7, r6
 8001768:	4666      	mov	r6, ip
 800176a:	40be      	lsls	r6, r7
 800176c:	4332      	orrs	r2, r6
 800176e:	4690      	mov	r8, r2
 8001770:	4646      	mov	r6, r8
 8001772:	1e72      	subs	r2, r6, #1
 8001774:	4196      	sbcs	r6, r2
 8001776:	4333      	orrs	r3, r6
 8001778:	e5ef      	b.n	800135a <__aeabi_dsub+0x182>
 800177a:	4b39      	ldr	r3, [pc, #228]	; (8001860 <__aeabi_dsub+0x688>)
 800177c:	429f      	cmp	r7, r3
 800177e:	d0cb      	beq.n	8001718 <__aeabi_dsub+0x540>
 8001780:	2580      	movs	r5, #128	; 0x80
 8001782:	042d      	lsls	r5, r5, #16
 8001784:	4273      	negs	r3, r6
 8001786:	4329      	orrs	r1, r5
 8001788:	e7a8      	b.n	80016dc <__aeabi_dsub+0x504>
 800178a:	4308      	orrs	r0, r1
 800178c:	1e41      	subs	r1, r0, #1
 800178e:	4188      	sbcs	r0, r1
 8001790:	e6a2      	b.n	80014d8 <__aeabi_dsub+0x300>
 8001792:	2f00      	cmp	r7, #0
 8001794:	d100      	bne.n	8001798 <__aeabi_dsub+0x5c0>
 8001796:	e63c      	b.n	8001412 <__aeabi_dsub+0x23a>
 8001798:	4663      	mov	r3, ip
 800179a:	1a86      	subs	r6, r0, r2
 800179c:	1acf      	subs	r7, r1, r3
 800179e:	42b0      	cmp	r0, r6
 80017a0:	419b      	sbcs	r3, r3
 80017a2:	425b      	negs	r3, r3
 80017a4:	1afb      	subs	r3, r7, r3
 80017a6:	4698      	mov	r8, r3
 80017a8:	021b      	lsls	r3, r3, #8
 80017aa:	d54e      	bpl.n	800184a <__aeabi_dsub+0x672>
 80017ac:	1a16      	subs	r6, r2, r0
 80017ae:	4663      	mov	r3, ip
 80017b0:	42b2      	cmp	r2, r6
 80017b2:	4192      	sbcs	r2, r2
 80017b4:	1a59      	subs	r1, r3, r1
 80017b6:	4252      	negs	r2, r2
 80017b8:	1a89      	subs	r1, r1, r2
 80017ba:	465c      	mov	r4, fp
 80017bc:	2200      	movs	r2, #0
 80017be:	e57b      	b.n	80012b8 <__aeabi_dsub+0xe0>
 80017c0:	4301      	orrs	r1, r0
 80017c2:	000e      	movs	r6, r1
 80017c4:	1e71      	subs	r1, r6, #1
 80017c6:	418e      	sbcs	r6, r1
 80017c8:	e79f      	b.n	800170a <__aeabi_dsub+0x532>
 80017ca:	001d      	movs	r5, r3
 80017cc:	000e      	movs	r6, r1
 80017ce:	3d20      	subs	r5, #32
 80017d0:	40ee      	lsrs	r6, r5
 80017d2:	46b0      	mov	r8, r6
 80017d4:	2b20      	cmp	r3, #32
 80017d6:	d004      	beq.n	80017e2 <__aeabi_dsub+0x60a>
 80017d8:	2540      	movs	r5, #64	; 0x40
 80017da:	1aeb      	subs	r3, r5, r3
 80017dc:	4099      	lsls	r1, r3
 80017de:	4308      	orrs	r0, r1
 80017e0:	4681      	mov	r9, r0
 80017e2:	4648      	mov	r0, r9
 80017e4:	4643      	mov	r3, r8
 80017e6:	1e41      	subs	r1, r0, #1
 80017e8:	4188      	sbcs	r0, r1
 80017ea:	4318      	orrs	r0, r3
 80017ec:	e674      	b.n	80014d8 <__aeabi_dsub+0x300>
 80017ee:	2200      	movs	r2, #0
 80017f0:	2400      	movs	r4, #0
 80017f2:	e617      	b.n	8001424 <__aeabi_dsub+0x24c>
 80017f4:	1a16      	subs	r6, r2, r0
 80017f6:	4663      	mov	r3, ip
 80017f8:	42b2      	cmp	r2, r6
 80017fa:	4192      	sbcs	r2, r2
 80017fc:	1a59      	subs	r1, r3, r1
 80017fe:	4252      	negs	r2, r2
 8001800:	1a89      	subs	r1, r1, r2
 8001802:	003d      	movs	r5, r7
 8001804:	e525      	b.n	8001252 <__aeabi_dsub+0x7a>
 8001806:	4661      	mov	r1, ip
 8001808:	4691      	mov	r9, r2
 800180a:	4d15      	ldr	r5, [pc, #84]	; (8001860 <__aeabi_dsub+0x688>)
 800180c:	e601      	b.n	8001412 <__aeabi_dsub+0x23a>
 800180e:	2280      	movs	r2, #128	; 0x80
 8001810:	2400      	movs	r4, #0
 8001812:	0312      	lsls	r2, r2, #12
 8001814:	e679      	b.n	800150a <__aeabi_dsub+0x332>
 8001816:	001d      	movs	r5, r3
 8001818:	000e      	movs	r6, r1
 800181a:	3d20      	subs	r5, #32
 800181c:	40ee      	lsrs	r6, r5
 800181e:	46b0      	mov	r8, r6
 8001820:	2b20      	cmp	r3, #32
 8001822:	d004      	beq.n	800182e <__aeabi_dsub+0x656>
 8001824:	2540      	movs	r5, #64	; 0x40
 8001826:	1aeb      	subs	r3, r5, r3
 8001828:	4099      	lsls	r1, r3
 800182a:	4308      	orrs	r0, r1
 800182c:	4681      	mov	r9, r0
 800182e:	464e      	mov	r6, r9
 8001830:	4643      	mov	r3, r8
 8001832:	1e71      	subs	r1, r6, #1
 8001834:	418e      	sbcs	r6, r1
 8001836:	431e      	orrs	r6, r3
 8001838:	e767      	b.n	800170a <__aeabi_dsub+0x532>
 800183a:	1886      	adds	r6, r0, r2
 800183c:	4296      	cmp	r6, r2
 800183e:	419b      	sbcs	r3, r3
 8001840:	4461      	add	r1, ip
 8001842:	425b      	negs	r3, r3
 8001844:	18c9      	adds	r1, r1, r3
 8001846:	003d      	movs	r5, r7
 8001848:	e58c      	b.n	8001364 <__aeabi_dsub+0x18c>
 800184a:	4647      	mov	r7, r8
 800184c:	4337      	orrs	r7, r6
 800184e:	d0ce      	beq.n	80017ee <__aeabi_dsub+0x616>
 8001850:	2207      	movs	r2, #7
 8001852:	4641      	mov	r1, r8
 8001854:	4032      	ands	r2, r6
 8001856:	e649      	b.n	80014ec <__aeabi_dsub+0x314>
 8001858:	2700      	movs	r7, #0
 800185a:	003a      	movs	r2, r7
 800185c:	e5e6      	b.n	800142c <__aeabi_dsub+0x254>
 800185e:	46c0      	nop			; (mov r8, r8)
 8001860:	000007ff 	.word	0x000007ff
 8001864:	ff7fffff 	.word	0xff7fffff

08001868 <__aeabi_d2iz>:
 8001868:	b530      	push	{r4, r5, lr}
 800186a:	4d14      	ldr	r5, [pc, #80]	; (80018bc <__aeabi_d2iz+0x54>)
 800186c:	030a      	lsls	r2, r1, #12
 800186e:	004b      	lsls	r3, r1, #1
 8001870:	0b12      	lsrs	r2, r2, #12
 8001872:	0d5b      	lsrs	r3, r3, #21
 8001874:	0fc9      	lsrs	r1, r1, #31
 8001876:	2400      	movs	r4, #0
 8001878:	42ab      	cmp	r3, r5
 800187a:	dd11      	ble.n	80018a0 <__aeabi_d2iz+0x38>
 800187c:	4c10      	ldr	r4, [pc, #64]	; (80018c0 <__aeabi_d2iz+0x58>)
 800187e:	42a3      	cmp	r3, r4
 8001880:	dc10      	bgt.n	80018a4 <__aeabi_d2iz+0x3c>
 8001882:	2480      	movs	r4, #128	; 0x80
 8001884:	0364      	lsls	r4, r4, #13
 8001886:	4322      	orrs	r2, r4
 8001888:	4c0e      	ldr	r4, [pc, #56]	; (80018c4 <__aeabi_d2iz+0x5c>)
 800188a:	1ae4      	subs	r4, r4, r3
 800188c:	2c1f      	cmp	r4, #31
 800188e:	dd0c      	ble.n	80018aa <__aeabi_d2iz+0x42>
 8001890:	480d      	ldr	r0, [pc, #52]	; (80018c8 <__aeabi_d2iz+0x60>)
 8001892:	1ac3      	subs	r3, r0, r3
 8001894:	40da      	lsrs	r2, r3
 8001896:	0013      	movs	r3, r2
 8001898:	425c      	negs	r4, r3
 800189a:	2900      	cmp	r1, #0
 800189c:	d100      	bne.n	80018a0 <__aeabi_d2iz+0x38>
 800189e:	001c      	movs	r4, r3
 80018a0:	0020      	movs	r0, r4
 80018a2:	bd30      	pop	{r4, r5, pc}
 80018a4:	4b09      	ldr	r3, [pc, #36]	; (80018cc <__aeabi_d2iz+0x64>)
 80018a6:	18cc      	adds	r4, r1, r3
 80018a8:	e7fa      	b.n	80018a0 <__aeabi_d2iz+0x38>
 80018aa:	4d09      	ldr	r5, [pc, #36]	; (80018d0 <__aeabi_d2iz+0x68>)
 80018ac:	40e0      	lsrs	r0, r4
 80018ae:	46ac      	mov	ip, r5
 80018b0:	4463      	add	r3, ip
 80018b2:	409a      	lsls	r2, r3
 80018b4:	0013      	movs	r3, r2
 80018b6:	4303      	orrs	r3, r0
 80018b8:	e7ee      	b.n	8001898 <__aeabi_d2iz+0x30>
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	000003fe 	.word	0x000003fe
 80018c0:	0000041d 	.word	0x0000041d
 80018c4:	00000433 	.word	0x00000433
 80018c8:	00000413 	.word	0x00000413
 80018cc:	7fffffff 	.word	0x7fffffff
 80018d0:	fffffbed 	.word	0xfffffbed

080018d4 <__aeabi_i2d>:
 80018d4:	b570      	push	{r4, r5, r6, lr}
 80018d6:	2800      	cmp	r0, #0
 80018d8:	d02d      	beq.n	8001936 <__aeabi_i2d+0x62>
 80018da:	17c3      	asrs	r3, r0, #31
 80018dc:	18c5      	adds	r5, r0, r3
 80018de:	405d      	eors	r5, r3
 80018e0:	0fc4      	lsrs	r4, r0, #31
 80018e2:	0028      	movs	r0, r5
 80018e4:	f000 f830 	bl	8001948 <__clzsi2>
 80018e8:	4b15      	ldr	r3, [pc, #84]	; (8001940 <__aeabi_i2d+0x6c>)
 80018ea:	1a1b      	subs	r3, r3, r0
 80018ec:	055b      	lsls	r3, r3, #21
 80018ee:	0d5b      	lsrs	r3, r3, #21
 80018f0:	280a      	cmp	r0, #10
 80018f2:	dd15      	ble.n	8001920 <__aeabi_i2d+0x4c>
 80018f4:	380b      	subs	r0, #11
 80018f6:	4085      	lsls	r5, r0
 80018f8:	2200      	movs	r2, #0
 80018fa:	032d      	lsls	r5, r5, #12
 80018fc:	0b2d      	lsrs	r5, r5, #12
 80018fe:	2100      	movs	r1, #0
 8001900:	0010      	movs	r0, r2
 8001902:	032d      	lsls	r5, r5, #12
 8001904:	0d0a      	lsrs	r2, r1, #20
 8001906:	0b2d      	lsrs	r5, r5, #12
 8001908:	0512      	lsls	r2, r2, #20
 800190a:	432a      	orrs	r2, r5
 800190c:	4d0d      	ldr	r5, [pc, #52]	; (8001944 <__aeabi_i2d+0x70>)
 800190e:	051b      	lsls	r3, r3, #20
 8001910:	402a      	ands	r2, r5
 8001912:	4313      	orrs	r3, r2
 8001914:	005b      	lsls	r3, r3, #1
 8001916:	07e4      	lsls	r4, r4, #31
 8001918:	085b      	lsrs	r3, r3, #1
 800191a:	4323      	orrs	r3, r4
 800191c:	0019      	movs	r1, r3
 800191e:	bd70      	pop	{r4, r5, r6, pc}
 8001920:	0002      	movs	r2, r0
 8001922:	0029      	movs	r1, r5
 8001924:	3215      	adds	r2, #21
 8001926:	4091      	lsls	r1, r2
 8001928:	000a      	movs	r2, r1
 800192a:	210b      	movs	r1, #11
 800192c:	1a08      	subs	r0, r1, r0
 800192e:	40c5      	lsrs	r5, r0
 8001930:	032d      	lsls	r5, r5, #12
 8001932:	0b2d      	lsrs	r5, r5, #12
 8001934:	e7e3      	b.n	80018fe <__aeabi_i2d+0x2a>
 8001936:	2400      	movs	r4, #0
 8001938:	2300      	movs	r3, #0
 800193a:	2500      	movs	r5, #0
 800193c:	2200      	movs	r2, #0
 800193e:	e7de      	b.n	80018fe <__aeabi_i2d+0x2a>
 8001940:	0000041e 	.word	0x0000041e
 8001944:	800fffff 	.word	0x800fffff

08001948 <__clzsi2>:
 8001948:	211c      	movs	r1, #28
 800194a:	2301      	movs	r3, #1
 800194c:	041b      	lsls	r3, r3, #16
 800194e:	4298      	cmp	r0, r3
 8001950:	d301      	bcc.n	8001956 <__clzsi2+0xe>
 8001952:	0c00      	lsrs	r0, r0, #16
 8001954:	3910      	subs	r1, #16
 8001956:	0a1b      	lsrs	r3, r3, #8
 8001958:	4298      	cmp	r0, r3
 800195a:	d301      	bcc.n	8001960 <__clzsi2+0x18>
 800195c:	0a00      	lsrs	r0, r0, #8
 800195e:	3908      	subs	r1, #8
 8001960:	091b      	lsrs	r3, r3, #4
 8001962:	4298      	cmp	r0, r3
 8001964:	d301      	bcc.n	800196a <__clzsi2+0x22>
 8001966:	0900      	lsrs	r0, r0, #4
 8001968:	3904      	subs	r1, #4
 800196a:	a202      	add	r2, pc, #8	; (adr r2, 8001974 <__clzsi2+0x2c>)
 800196c:	5c10      	ldrb	r0, [r2, r0]
 800196e:	1840      	adds	r0, r0, r1
 8001970:	4770      	bx	lr
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	02020304 	.word	0x02020304
 8001978:	01010101 	.word	0x01010101
	...

08001984 <ACM_Init>:
	received_steering_angle.update_enabled = TRUE;
	received_brake_pressure.update_enabled = TRUE;
	received_acceleration.update_enabled = TRUE;
}

void ACM_Init(void) {
 8001984:	b580      	push	{r7, lr}
 8001986:	af00      	add	r7, sp, #0

	// all unsigned parameters
	parameters[0] = wheel_speed;
 8001988:	4a19      	ldr	r2, [pc, #100]	; (80019f0 <ACM_Init+0x6c>)
 800198a:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <ACM_Init+0x70>)
 800198c:	0010      	movs	r0, r2
 800198e:	0019      	movs	r1, r3
 8001990:	2328      	movs	r3, #40	; 0x28
 8001992:	001a      	movs	r2, r3
 8001994:	f006 fc16 	bl	80081c4 <memcpy>
	parameters[1] = air_speed;
 8001998:	4b15      	ldr	r3, [pc, #84]	; (80019f0 <ACM_Init+0x6c>)
 800199a:	4a17      	ldr	r2, [pc, #92]	; (80019f8 <ACM_Init+0x74>)
 800199c:	3328      	adds	r3, #40	; 0x28
 800199e:	0011      	movs	r1, r2
 80019a0:	2228      	movs	r2, #40	; 0x28
 80019a2:	0018      	movs	r0, r3
 80019a4:	f006 fc0e 	bl	80081c4 <memcpy>
	parameters[2] = throttle_position;
 80019a8:	4b11      	ldr	r3, [pc, #68]	; (80019f0 <ACM_Init+0x6c>)
 80019aa:	4a14      	ldr	r2, [pc, #80]	; (80019fc <ACM_Init+0x78>)
 80019ac:	3350      	adds	r3, #80	; 0x50
 80019ae:	0011      	movs	r1, r2
 80019b0:	2228      	movs	r2, #40	; 0x28
 80019b2:	0018      	movs	r0, r3
 80019b4:	f006 fc06 	bl	80081c4 <memcpy>
	parameters[3] = brake_pressure;
 80019b8:	4b0d      	ldr	r3, [pc, #52]	; (80019f0 <ACM_Init+0x6c>)
 80019ba:	4a11      	ldr	r2, [pc, #68]	; (8001a00 <ACM_Init+0x7c>)
 80019bc:	3378      	adds	r3, #120	; 0x78
 80019be:	0011      	movs	r1, r2
 80019c0:	2228      	movs	r2, #40	; 0x28
 80019c2:	0018      	movs	r0, r3
 80019c4:	f006 fbfe 	bl	80081c4 <memcpy>
	parameters[4] = acceleration;
 80019c8:	4b09      	ldr	r3, [pc, #36]	; (80019f0 <ACM_Init+0x6c>)
 80019ca:	22a0      	movs	r2, #160	; 0xa0
 80019cc:	490d      	ldr	r1, [pc, #52]	; (8001a04 <ACM_Init+0x80>)
 80019ce:	189b      	adds	r3, r3, r2
 80019d0:	2228      	movs	r2, #40	; 0x28
 80019d2:	0018      	movs	r0, r3
 80019d4:	f006 fbf6 	bl	80081c4 <memcpy>
	parameters[5] = steering_angle;
 80019d8:	4b05      	ldr	r3, [pc, #20]	; (80019f0 <ACM_Init+0x6c>)
 80019da:	22c8      	movs	r2, #200	; 0xc8
 80019dc:	490a      	ldr	r1, [pc, #40]	; (8001a08 <ACM_Init+0x84>)
 80019de:	189b      	adds	r3, r3, r2
 80019e0:	2228      	movs	r2, #40	; 0x28
 80019e2:	0018      	movs	r0, r3
 80019e4:	f006 fbee 	bl	80081c4 <memcpy>

	// Do the Wave
}
 80019e8:	46c0      	nop			; (mov r8, r8)
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	46c0      	nop			; (mov r8, r8)
 80019f0:	20001fe0 	.word	0x20001fe0
 80019f4:	20000000 	.word	0x20000000
 80019f8:	20000028 	.word	0x20000028
 80019fc:	20000050 	.word	0x20000050
 8001a00:	200000a0 	.word	0x200000a0
 8001a04:	200000c8 	.word	0x200000c8
 8001a08:	20000078 	.word	0x20000078

08001a0c <update_data>:
			// ERROR
		}
	}
}

void update_data(void) {
 8001a0c:	b590      	push	{r4, r7, lr}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
	U8 average_index;										// index of the next element added to the sum to find average
	S16 average_aggregate;									// sum of the elements before the average_index

	// Put all new received CAN data into parameters.
	// Absolutely awful, find a better way to do this.
	global_parameter_list = parameters;
 8001a12:	4b59      	ldr	r3, [pc, #356]	; (8001b78 <update_data+0x16c>)
 8001a14:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_wheel_speed.data;
 8001a16:	4b59      	ldr	r3, [pc, #356]	; (8001b7c <update_data+0x170>)
 8001a18:	2206      	movs	r2, #6
 8001a1a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	801a      	strh	r2, [r3, #0]
	global_parameter_list++;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3328      	adds	r3, #40	; 0x28
 8001a24:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_air_speed.data;
 8001a26:	4b56      	ldr	r3, [pc, #344]	; (8001b80 <update_data+0x174>)
 8001a28:	2206      	movs	r2, #6
 8001a2a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	801a      	strh	r2, [r3, #0]
	global_parameter_list++;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3328      	adds	r3, #40	; 0x28
 8001a34:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_throttle_position.data;
 8001a36:	4b53      	ldr	r3, [pc, #332]	; (8001b84 <update_data+0x178>)
 8001a38:	2206      	movs	r2, #6
 8001a3a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	801a      	strh	r2, [r3, #0]
	global_parameter_list++;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3328      	adds	r3, #40	; 0x28
 8001a44:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_steering_angle.data;
 8001a46:	4b50      	ldr	r3, [pc, #320]	; (8001b88 <update_data+0x17c>)
 8001a48:	2206      	movs	r2, #6
 8001a4a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	801a      	strh	r2, [r3, #0]
	global_parameter_list++;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	3328      	adds	r3, #40	; 0x28
 8001a54:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_brake_pressure.data;
 8001a56:	4b4d      	ldr	r3, [pc, #308]	; (8001b8c <update_data+0x180>)
 8001a58:	2206      	movs	r2, #6
 8001a5a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	801a      	strh	r2, [r3, #0]
	global_parameter_list++;
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	3328      	adds	r3, #40	; 0x28
 8001a64:	607b      	str	r3, [r7, #4]
	global_parameter_list->current_value = received_acceleration.data;
 8001a66:	4b4a      	ldr	r3, [pc, #296]	; (8001b90 <update_data+0x184>)
 8001a68:	2206      	movs	r2, #6
 8001a6a:	5e9a      	ldrsh	r2, [r3, r2]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	801a      	strh	r2, [r3, #0]

	//***************************  update data  ***************************//
	for(global_parameter_list = parameters;global_parameter_list < global_parameter_list + NUM_PARAMETERS;global_parameter_list++) {
 8001a70:	4b41      	ldr	r3, [pc, #260]	; (8001b78 <update_data+0x16c>)
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	e076      	b.n	8001b64 <update_data+0x158>

		// Skip this parameter if it is INOPERATIVE (too many errors)
		if(global_parameter_list->parameter_state != OPERATIVE) {
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2225      	movs	r2, #37	; 0x25
 8001a7a:	5c9b      	ldrb	r3, [r3, r2]
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d16d      	bne.n	8001b5c <update_data+0x150>
			continue;
		}

		if ((global_parameter_list->current_value <= global_parameter_list->upper_bound) ||
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	5e9a      	ldrsh	r2, [r3, r2]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2120      	movs	r1, #32
 8001a8a:	5e5b      	ldrsh	r3, [r3, r1]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	dd07      	ble.n	8001aa0 <update_data+0x94>
				(global_parameter_list->current_value >= global_parameter_list->lower_bound)) {
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	5e9a      	ldrsh	r2, [r3, r2]
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2122      	movs	r1, #34	; 0x22
 8001a9a:	5e5b      	ldrsh	r3, [r3, r1]
		if ((global_parameter_list->current_value <= global_parameter_list->upper_bound) ||
 8001a9c:	429a      	cmp	r2, r3
 8001a9e:	db0c      	blt.n	8001aba <update_data+0xae>

			// Add current value to buffer
			global_parameter_list->buffer[global_parameter_list->buffer_index] = global_parameter_list->current_value;	// Add current value to the buffer index of the specific variables buffer
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	7d1b      	ldrb	r3, [r3, #20]
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	5e59      	ldrsh	r1, [r3, r1]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	0043      	lsls	r3, r0, #1
 8001ab0:	18d3      	adds	r3, r2, r3
 8001ab2:	3304      	adds	r3, #4
 8001ab4:	1c0a      	adds	r2, r1, #0
 8001ab6:	801a      	strh	r2, [r3, #0]
 8001ab8:	e010      	b.n	8001adc <update_data+0xd0>
		} else {
			//Add 1 to error count because current_value is out of bounds
			global_parameter_list->error_count += 1;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2224      	movs	r2, #36	; 0x24
 8001abe:	5c9b      	ldrb	r3, [r3, r2]
 8001ac0:	3301      	adds	r3, #1
 8001ac2:	b2d9      	uxtb	r1, r3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2224      	movs	r2, #36	; 0x24
 8001ac8:	5499      	strb	r1, [r3, r2]

			// Render parameter INOPERATIVE if parameter has an error count that is too high
			if (global_parameter_list->error_count >= ERROR_THRESHOLD) {
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2224      	movs	r2, #36	; 0x24
 8001ace:	5c9b      	ldrb	r3, [r3, r2]
 8001ad0:	2b09      	cmp	r3, #9
 8001ad2:	d903      	bls.n	8001adc <update_data+0xd0>
				global_parameter_list->parameter_state = INOPERATIVE;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2225      	movs	r2, #37	; 0x25
 8001ad8:	2100      	movs	r1, #0
 8001ada:	5499      	strb	r1, [r3, r2]
			}
		}

		// add 1 to buffer and prevent buffer_index from going out of bounds
		global_parameter_list->buffer_index += 1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	7d1b      	ldrb	r3, [r3, #20]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	751a      	strb	r2, [r3, #20]
		global_parameter_list->buffer_index = global_parameter_list->buffer_index % BUFFER_OVERFLOW_MODULO;
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7d1b      	ldrb	r3, [r3, #20]
 8001aec:	2107      	movs	r1, #7
 8001aee:	0018      	movs	r0, r3
 8001af0:	f7fe fb90 	bl	8000214 <__aeabi_uidivmod>
 8001af4:	000b      	movs	r3, r1
 8001af6:	b2da      	uxtb	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	751a      	strb	r2, [r3, #20]

		// Aggregate all buffer values to calculate average
		for(average_index = 0;average_index < BUFFER_SIZE; average_index++) {
 8001afc:	1cfb      	adds	r3, r7, #3
 8001afe:	2200      	movs	r2, #0
 8001b00:	701a      	strb	r2, [r3, #0]
 8001b02:	e013      	b.n	8001b2c <update_data+0x120>
			average_aggregate += global_parameter_list->buffer[average_index];
 8001b04:	1cfb      	adds	r3, r7, #3
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	687a      	ldr	r2, [r7, #4]
 8001b0a:	005b      	lsls	r3, r3, #1
 8001b0c:	18d3      	adds	r3, r2, r3
 8001b0e:	3304      	adds	r3, #4
 8001b10:	2200      	movs	r2, #0
 8001b12:	5e9b      	ldrsh	r3, [r3, r2]
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	003b      	movs	r3, r7
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	18d3      	adds	r3, r2, r3
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	003b      	movs	r3, r7
 8001b20:	801a      	strh	r2, [r3, #0]
		for(average_index = 0;average_index < BUFFER_SIZE; average_index++) {
 8001b22:	1cfb      	adds	r3, r7, #3
 8001b24:	781a      	ldrb	r2, [r3, #0]
 8001b26:	1cfb      	adds	r3, r7, #3
 8001b28:	3201      	adds	r2, #1
 8001b2a:	701a      	strb	r2, [r3, #0]
 8001b2c:	1cfb      	adds	r3, r7, #3
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	2b07      	cmp	r3, #7
 8001b32:	d9e7      	bls.n	8001b04 <update_data+0xf8>
		}

		// Assign buffer average to specific "object"
		global_parameter_list->buffer_average = average_aggregate / BUFFER_SIZE;
 8001b34:	003b      	movs	r3, r7
 8001b36:	2200      	movs	r2, #0
 8001b38:	5e9b      	ldrsh	r3, [r3, r2]
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	da00      	bge.n	8001b40 <update_data+0x134>
 8001b3e:	3307      	adds	r3, #7
 8001b40:	10db      	asrs	r3, r3, #3
 8001b42:	b21b      	sxth	r3, r3
 8001b44:	0018      	movs	r0, r3
 8001b46:	f7ff fec5 	bl	80018d4 <__aeabi_i2d>
 8001b4a:	0003      	movs	r3, r0
 8001b4c:	000c      	movs	r4, r1
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	6193      	str	r3, [r2, #24]
 8001b52:	61d4      	str	r4, [r2, #28]
		average_aggregate = 0;		// Reset aggregate variable to correctly calculate average for all parameters
 8001b54:	003b      	movs	r3, r7
 8001b56:	2200      	movs	r2, #0
 8001b58:	801a      	strh	r2, [r3, #0]
 8001b5a:	e000      	b.n	8001b5e <update_data+0x152>
			continue;
 8001b5c:	46c0      	nop			; (mov r8, r8)
	for(global_parameter_list = parameters;global_parameter_list < global_parameter_list + NUM_PARAMETERS;global_parameter_list++) {
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	3328      	adds	r3, #40	; 0x28
 8001b62:	607b      	str	r3, [r7, #4]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	33f0      	adds	r3, #240	; 0xf0
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	429a      	cmp	r2, r3
 8001b6c:	d383      	bcc.n	8001a76 <update_data+0x6a>
	}
}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	46bd      	mov	sp, r7
 8001b72:	b003      	add	sp, #12
 8001b74:	bd90      	pop	{r4, r7, pc}
 8001b76:	46c0      	nop			; (mov r8, r8)
 8001b78:	20001fe0 	.word	0x20001fe0
 8001b7c:	20002e30 	.word	0x20002e30
 8001b80:	200032dc 	.word	0x200032dc
 8001b84:	20003040 	.word	0x20003040
 8001b88:	20003260 	.word	0x20003260
 8001b8c:	20003274 	.word	0x20003274
 8001b90:	20003050 	.word	0x20003050

08001b94 <calculate_wing_angle>:

void calculate_wing_angle(void) {
 8001b94:	b590      	push	{r4, r7, lr}
 8001b96:	b087      	sub	sp, #28
 8001b98:	af00      	add	r7, sp, #0
	double temp_front_left_servo_ticks;
	double temp_front_right_servo_ticks;
	double temp_rear_servo_ticks;

	if (control_state == AUTO && drs_button_state == 0) {
 8001b9a:	4b5f      	ldr	r3, [pc, #380]	; (8001d18 <calculate_wing_angle+0x184>)
 8001b9c:	781b      	ldrb	r3, [r3, #0]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d14c      	bne.n	8001c3c <calculate_wing_angle+0xa8>
 8001ba2:	4b5e      	ldr	r3, [pc, #376]	; (8001d1c <calculate_wing_angle+0x188>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d148      	bne.n	8001c3c <calculate_wing_angle+0xa8>
		//super cool kickflip pointer math for locating the piece of data in the map
		front_left_wing_map_position 	= *(*(*(front_left_wing_map + speed_index) + steering_angle_index) + acceleration_index);
 8001baa:	4b5d      	ldr	r3, [pc, #372]	; (8001d20 <calculate_wing_angle+0x18c>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	001a      	movs	r2, r3
 8001bb0:	0013      	movs	r3, r2
 8001bb2:	009b      	lsls	r3, r3, #2
 8001bb4:	189b      	adds	r3, r3, r2
 8001bb6:	011a      	lsls	r2, r3, #4
 8001bb8:	189a      	adds	r2, r3, r2
 8001bba:	4b5a      	ldr	r3, [pc, #360]	; (8001d24 <calculate_wing_angle+0x190>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	0019      	movs	r1, r3
 8001bc0:	000b      	movs	r3, r1
 8001bc2:	011b      	lsls	r3, r3, #4
 8001bc4:	185b      	adds	r3, r3, r1
 8001bc6:	18d3      	adds	r3, r2, r3
 8001bc8:	4a57      	ldr	r2, [pc, #348]	; (8001d28 <calculate_wing_angle+0x194>)
 8001bca:	7812      	ldrb	r2, [r2, #0]
 8001bcc:	189a      	adds	r2, r3, r2
 8001bce:	4b57      	ldr	r3, [pc, #348]	; (8001d2c <calculate_wing_angle+0x198>)
 8001bd0:	18d3      	adds	r3, r2, r3
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	569a      	ldrsb	r2, [r3, r2]
 8001bd6:	4b56      	ldr	r3, [pc, #344]	; (8001d30 <calculate_wing_angle+0x19c>)
 8001bd8:	701a      	strb	r2, [r3, #0]
		front_right_wing_map_position 	= *(*(*(front_right_wing_map + speed_index) + steering_angle_index) + acceleration_index);
 8001bda:	4b51      	ldr	r3, [pc, #324]	; (8001d20 <calculate_wing_angle+0x18c>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	001a      	movs	r2, r3
 8001be0:	0013      	movs	r3, r2
 8001be2:	009b      	lsls	r3, r3, #2
 8001be4:	189b      	adds	r3, r3, r2
 8001be6:	011a      	lsls	r2, r3, #4
 8001be8:	189a      	adds	r2, r3, r2
 8001bea:	4b4e      	ldr	r3, [pc, #312]	; (8001d24 <calculate_wing_angle+0x190>)
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	0019      	movs	r1, r3
 8001bf0:	000b      	movs	r3, r1
 8001bf2:	011b      	lsls	r3, r3, #4
 8001bf4:	185b      	adds	r3, r3, r1
 8001bf6:	18d3      	adds	r3, r2, r3
 8001bf8:	4a4b      	ldr	r2, [pc, #300]	; (8001d28 <calculate_wing_angle+0x194>)
 8001bfa:	7812      	ldrb	r2, [r2, #0]
 8001bfc:	189a      	adds	r2, r3, r2
 8001bfe:	4b4d      	ldr	r3, [pc, #308]	; (8001d34 <calculate_wing_angle+0x1a0>)
 8001c00:	18d3      	adds	r3, r2, r3
 8001c02:	2200      	movs	r2, #0
 8001c04:	569a      	ldrsb	r2, [r3, r2]
 8001c06:	4b4c      	ldr	r3, [pc, #304]	; (8001d38 <calculate_wing_angle+0x1a4>)
 8001c08:	701a      	strb	r2, [r3, #0]
		rear_wing_map_position 			= *(*(*(rear_wing_map + speed_index) + steering_angle_index) + acceleration_index);
 8001c0a:	4b45      	ldr	r3, [pc, #276]	; (8001d20 <calculate_wing_angle+0x18c>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	001a      	movs	r2, r3
 8001c10:	0013      	movs	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	189b      	adds	r3, r3, r2
 8001c16:	011a      	lsls	r2, r3, #4
 8001c18:	189a      	adds	r2, r3, r2
 8001c1a:	4b42      	ldr	r3, [pc, #264]	; (8001d24 <calculate_wing_angle+0x190>)
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	0019      	movs	r1, r3
 8001c20:	000b      	movs	r3, r1
 8001c22:	011b      	lsls	r3, r3, #4
 8001c24:	185b      	adds	r3, r3, r1
 8001c26:	18d3      	adds	r3, r2, r3
 8001c28:	4a3f      	ldr	r2, [pc, #252]	; (8001d28 <calculate_wing_angle+0x194>)
 8001c2a:	7812      	ldrb	r2, [r2, #0]
 8001c2c:	189a      	adds	r2, r3, r2
 8001c2e:	4b43      	ldr	r3, [pc, #268]	; (8001d3c <calculate_wing_angle+0x1a8>)
 8001c30:	18d3      	adds	r3, r2, r3
 8001c32:	2200      	movs	r2, #0
 8001c34:	569a      	ldrsb	r2, [r3, r2]
 8001c36:	4b42      	ldr	r3, [pc, #264]	; (8001d40 <calculate_wing_angle+0x1ac>)
 8001c38:	701a      	strb	r2, [r3, #0]
 8001c3a:	e01a      	b.n	8001c72 <calculate_wing_angle+0xde>

	} else if(control_state == MANUAL && drs_button_state == 0) {
 8001c3c:	4b36      	ldr	r3, [pc, #216]	; (8001d18 <calculate_wing_angle+0x184>)
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d10d      	bne.n	8001c60 <calculate_wing_angle+0xcc>
 8001c44:	4b35      	ldr	r3, [pc, #212]	; (8001d1c <calculate_wing_angle+0x188>)
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d109      	bne.n	8001c60 <calculate_wing_angle+0xcc>

		//Manual Mode
		front_left_wing_map_position = FRONT_LEFT_WING_MANUAL_POSITION;
 8001c4c:	4b38      	ldr	r3, [pc, #224]	; (8001d30 <calculate_wing_angle+0x19c>)
 8001c4e:	2264      	movs	r2, #100	; 0x64
 8001c50:	701a      	strb	r2, [r3, #0]
		front_right_wing_map_position = FRONT_RIGHT_WING_MANUAL_POSITION;
 8001c52:	4b39      	ldr	r3, [pc, #228]	; (8001d38 <calculate_wing_angle+0x1a4>)
 8001c54:	2264      	movs	r2, #100	; 0x64
 8001c56:	701a      	strb	r2, [r3, #0]
		rear_wing_map_position = REAR_WING_MANUAL_POSITION;
 8001c58:	4b39      	ldr	r3, [pc, #228]	; (8001d40 <calculate_wing_angle+0x1ac>)
 8001c5a:	2264      	movs	r2, #100	; 0x64
 8001c5c:	701a      	strb	r2, [r3, #0]
 8001c5e:	e008      	b.n	8001c72 <calculate_wing_angle+0xde>

	} else {
		// DRS ACTIVATED
		front_left_wing_map_position = FRONT_LEFT_WING_DRS_POSITION;
 8001c60:	4b33      	ldr	r3, [pc, #204]	; (8001d30 <calculate_wing_angle+0x19c>)
 8001c62:	2264      	movs	r2, #100	; 0x64
 8001c64:	701a      	strb	r2, [r3, #0]
		front_right_wing_map_position = FRONT_RIGHT_WING_DRS_POSITION;
 8001c66:	4b34      	ldr	r3, [pc, #208]	; (8001d38 <calculate_wing_angle+0x1a4>)
 8001c68:	2264      	movs	r2, #100	; 0x64
 8001c6a:	701a      	strb	r2, [r3, #0]
		rear_wing_map_position = REAR_WING_DRS_POSITION;
 8001c6c:	4b34      	ldr	r3, [pc, #208]	; (8001d40 <calculate_wing_angle+0x1ac>)
 8001c6e:	2264      	movs	r2, #100	; 0x64
 8001c70:	701a      	strb	r2, [r3, #0]
	}

	// start to converting angle to timer count
	temp_front_left_servo_ticks = LINEAR_POSITION_TO_TICKS * (front_left_wing_map_position + FRONT_RIGHT_TRIM);
 8001c72:	4b2f      	ldr	r3, [pc, #188]	; (8001d30 <calculate_wing_angle+0x19c>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	b25b      	sxtb	r3, r3
 8001c78:	0018      	movs	r0, r3
 8001c7a:	f7ff fe2b 	bl	80018d4 <__aeabi_i2d>
 8001c7e:	4a31      	ldr	r2, [pc, #196]	; (8001d44 <calculate_wing_angle+0x1b0>)
 8001c80:	4b31      	ldr	r3, [pc, #196]	; (8001d48 <calculate_wing_angle+0x1b4>)
 8001c82:	f7ff f837 	bl	8000cf4 <__aeabi_dmul>
 8001c86:	0003      	movs	r3, r0
 8001c88:	000c      	movs	r4, r1
 8001c8a:	613b      	str	r3, [r7, #16]
 8001c8c:	617c      	str	r4, [r7, #20]
	temp_front_right_servo_ticks = LINEAR_POSITION_TO_TICKS * (front_right_wing_map_position + FRONT_LEFT_TRIM);
 8001c8e:	4b2a      	ldr	r3, [pc, #168]	; (8001d38 <calculate_wing_angle+0x1a4>)
 8001c90:	781b      	ldrb	r3, [r3, #0]
 8001c92:	b25b      	sxtb	r3, r3
 8001c94:	0018      	movs	r0, r3
 8001c96:	f7ff fe1d 	bl	80018d4 <__aeabi_i2d>
 8001c9a:	4a2a      	ldr	r2, [pc, #168]	; (8001d44 <calculate_wing_angle+0x1b0>)
 8001c9c:	4b2a      	ldr	r3, [pc, #168]	; (8001d48 <calculate_wing_angle+0x1b4>)
 8001c9e:	f7ff f829 	bl	8000cf4 <__aeabi_dmul>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	000c      	movs	r4, r1
 8001ca6:	60bb      	str	r3, [r7, #8]
 8001ca8:	60fc      	str	r4, [r7, #12]
	temp_rear_servo_ticks = LINEAR_POSITION_TO_TICKS * (rear_wing_map_position + REAR_TRIM);
 8001caa:	4b25      	ldr	r3, [pc, #148]	; (8001d40 <calculate_wing_angle+0x1ac>)
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	b25b      	sxtb	r3, r3
 8001cb0:	0018      	movs	r0, r3
 8001cb2:	f7ff fe0f 	bl	80018d4 <__aeabi_i2d>
 8001cb6:	4a23      	ldr	r2, [pc, #140]	; (8001d44 <calculate_wing_angle+0x1b0>)
 8001cb8:	4b23      	ldr	r3, [pc, #140]	; (8001d48 <calculate_wing_angle+0x1b4>)
 8001cba:	f7ff f81b 	bl	8000cf4 <__aeabi_dmul>
 8001cbe:	0003      	movs	r3, r0
 8001cc0:	000c      	movs	r4, r1
 8001cc2:	603b      	str	r3, [r7, #0]
 8001cc4:	607c      	str	r4, [r7, #4]

	// Finish converting angle to timer count
	front_left_servo_ticks = (U16)temp_front_left_servo_ticks + 1700;
 8001cc6:	6938      	ldr	r0, [r7, #16]
 8001cc8:	6979      	ldr	r1, [r7, #20]
 8001cca:	f7fe fbd1 	bl	8000470 <__aeabi_d2uiz>
 8001cce:	0003      	movs	r3, r0
 8001cd0:	b29b      	uxth	r3, r3
 8001cd2:	4a1e      	ldr	r2, [pc, #120]	; (8001d4c <calculate_wing_angle+0x1b8>)
 8001cd4:	4694      	mov	ip, r2
 8001cd6:	4463      	add	r3, ip
 8001cd8:	b29a      	uxth	r2, r3
 8001cda:	4b1d      	ldr	r3, [pc, #116]	; (8001d50 <calculate_wing_angle+0x1bc>)
 8001cdc:	801a      	strh	r2, [r3, #0]
	front_right_servo_ticks = (U16)temp_front_right_servo_ticks + 1700;
 8001cde:	68b8      	ldr	r0, [r7, #8]
 8001ce0:	68f9      	ldr	r1, [r7, #12]
 8001ce2:	f7fe fbc5 	bl	8000470 <__aeabi_d2uiz>
 8001ce6:	0003      	movs	r3, r0
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	4a18      	ldr	r2, [pc, #96]	; (8001d4c <calculate_wing_angle+0x1b8>)
 8001cec:	4694      	mov	ip, r2
 8001cee:	4463      	add	r3, ip
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <calculate_wing_angle+0x1c0>)
 8001cf4:	801a      	strh	r2, [r3, #0]
	rear_servo_ticks = (U16)temp_rear_servo_ticks + 1700;
 8001cf6:	6838      	ldr	r0, [r7, #0]
 8001cf8:	6879      	ldr	r1, [r7, #4]
 8001cfa:	f7fe fbb9 	bl	8000470 <__aeabi_d2uiz>
 8001cfe:	0003      	movs	r3, r0
 8001d00:	b29b      	uxth	r3, r3
 8001d02:	4a12      	ldr	r2, [pc, #72]	; (8001d4c <calculate_wing_angle+0x1b8>)
 8001d04:	4694      	mov	ip, r2
 8001d06:	4463      	add	r3, ip
 8001d08:	b29a      	uxth	r2, r3
 8001d0a:	4b13      	ldr	r3, [pc, #76]	; (8001d58 <calculate_wing_angle+0x1c4>)
 8001d0c:	801a      	strh	r2, [r3, #0]
}
 8001d0e:	46c0      	nop			; (mov r8, r8)
 8001d10:	46bd      	mov	sp, r7
 8001d12:	b007      	add	sp, #28
 8001d14:	bd90      	pop	{r4, r7, pc}
 8001d16:	46c0      	nop			; (mov r8, r8)
 8001d18:	20001a2a 	.word	0x20001a2a
 8001d1c:	20001a29 	.word	0x20001a29
 8001d20:	20001a32 	.word	0x20001a32
 8001d24:	20002c21 	.word	0x20002c21
 8001d28:	20001a28 	.word	0x20001a28
 8001d2c:	2000267c 	.word	0x2000267c
 8001d30:	20001a2f 	.word	0x20001a2f
 8001d34:	20001a34 	.word	0x20001a34
 8001d38:	20002679 	.word	0x20002679
 8001d3c:	200020d4 	.word	0x200020d4
 8001d40:	20001a2e 	.word	0x20001a2e
 8001d44:	f5c28f5c 	.word	0xf5c28f5c
 8001d48:	40415c28 	.word	0x40415c28
 8001d4c:	000006a4 	.word	0x000006a4
 8001d50:	20001a2c 	.word	0x20001a2c
 8001d54:	20001a30 	.word	0x20001a30
 8001d58:	200020d0 	.word	0x200020d0

08001d5c <arbitrate_acceleration>:

void arbitrate_acceleration(void) {
 8001d5c:	b590      	push	{r4, r7, lr}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
	double average_acceleration;

	// if (throttle position or brake pressure) and acceleration are inoperative then go into manual mode
	if ((throttle_position.parameter_state == INOPERATIVE || brake_pressure.parameter_state == INOPERATIVE) && (acceleration.parameter_state == INOPERATIVE)) {
 8001d62:	4b8c      	ldr	r3, [pc, #560]	; (8001f94 <arbitrate_acceleration+0x238>)
 8001d64:	2225      	movs	r2, #37	; 0x25
 8001d66:	5c9b      	ldrb	r3, [r3, r2]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d004      	beq.n	8001d76 <arbitrate_acceleration+0x1a>
 8001d6c:	4b8a      	ldr	r3, [pc, #552]	; (8001f98 <arbitrate_acceleration+0x23c>)
 8001d6e:	2225      	movs	r2, #37	; 0x25
 8001d70:	5c9b      	ldrb	r3, [r3, r2]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d107      	bne.n	8001d86 <arbitrate_acceleration+0x2a>
 8001d76:	4b89      	ldr	r3, [pc, #548]	; (8001f9c <arbitrate_acceleration+0x240>)
 8001d78:	2225      	movs	r2, #37	; 0x25
 8001d7a:	5c9b      	ldrb	r3, [r3, r2]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <arbitrate_acceleration+0x2a>
		control_state = MANUAL;
 8001d80:	4b87      	ldr	r3, [pc, #540]	; (8001fa0 <arbitrate_acceleration+0x244>)
 8001d82:	2201      	movs	r2, #1
 8001d84:	701a      	strb	r2, [r3, #0]
	}

	// arbitrate acceleration only if the control mode is set to AUTO
	if (control_state == AUTO) {
 8001d86:	4b86      	ldr	r3, [pc, #536]	; (8001fa0 <arbitrate_acceleration+0x244>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d000      	beq.n	8001d90 <arbitrate_acceleration+0x34>
 8001d8e:	e0fd      	b.n	8001f8c <arbitrate_acceleration+0x230>

		// If either the throttle position or brake pressure is inoperative then use the accelerometer
		if (throttle_position.parameter_state == INOPERATIVE || brake_pressure.parameter_state == INOPERATIVE) {
 8001d90:	4b80      	ldr	r3, [pc, #512]	; (8001f94 <arbitrate_acceleration+0x238>)
 8001d92:	2225      	movs	r2, #37	; 0x25
 8001d94:	5c9b      	ldrb	r3, [r3, r2]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <arbitrate_acceleration+0x4a>
 8001d9a:	4b7f      	ldr	r3, [pc, #508]	; (8001f98 <arbitrate_acceleration+0x23c>)
 8001d9c:	2225      	movs	r2, #37	; 0x25
 8001d9e:	5c9b      	ldrb	r3, [r3, r2]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d000      	beq.n	8001da6 <arbitrate_acceleration+0x4a>
 8001da4:	e0da      	b.n	8001f5c <arbitrate_acceleration+0x200>

			// assign acceleration index for map. 127 is effectively 0 acceleration
			average_acceleration = acceleration.buffer_average + 127;
 8001da6:	4b7d      	ldr	r3, [pc, #500]	; (8001f9c <arbitrate_acceleration+0x240>)
 8001da8:	6998      	ldr	r0, [r3, #24]
 8001daa:	69d9      	ldr	r1, [r3, #28]
 8001dac:	2200      	movs	r2, #0
 8001dae:	4b7d      	ldr	r3, [pc, #500]	; (8001fa4 <arbitrate_acceleration+0x248>)
 8001db0:	f7fe fb7c 	bl	80004ac <__aeabi_dadd>
 8001db4:	0003      	movs	r3, r0
 8001db6:	000c      	movs	r4, r1
 8001db8:	603b      	str	r3, [r7, #0]
 8001dba:	607c      	str	r4, [r7, #4]

			// assign acceleration index
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	4b7a      	ldr	r3, [pc, #488]	; (8001fa8 <arbitrate_acceleration+0x24c>)
 8001dc0:	6838      	ldr	r0, [r7, #0]
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	f7fe fb4a 	bl	800045c <__aeabi_dcmpge>
 8001dc8:	1e03      	subs	r3, r0, #0
 8001dca:	d003      	beq.n	8001dd4 <arbitrate_acceleration+0x78>
				acceleration_index = 17;
 8001dcc:	4b77      	ldr	r3, [pc, #476]	; (8001fac <arbitrate_acceleration+0x250>)
 8001dce:	2211      	movs	r2, #17
 8001dd0:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001dd2:	e0db      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_16_THRESHOLD) {
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	4b76      	ldr	r3, [pc, #472]	; (8001fb0 <arbitrate_acceleration+0x254>)
 8001dd8:	6838      	ldr	r0, [r7, #0]
 8001dda:	6879      	ldr	r1, [r7, #4]
 8001ddc:	f7fe fb3e 	bl	800045c <__aeabi_dcmpge>
 8001de0:	1e03      	subs	r3, r0, #0
 8001de2:	d003      	beq.n	8001dec <arbitrate_acceleration+0x90>
				acceleration_index = 16;
 8001de4:	4b71      	ldr	r3, [pc, #452]	; (8001fac <arbitrate_acceleration+0x250>)
 8001de6:	2210      	movs	r2, #16
 8001de8:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001dea:	e0cf      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_15_THRESHOLD) {
 8001dec:	2200      	movs	r2, #0
 8001dee:	4b71      	ldr	r3, [pc, #452]	; (8001fb4 <arbitrate_acceleration+0x258>)
 8001df0:	6838      	ldr	r0, [r7, #0]
 8001df2:	6879      	ldr	r1, [r7, #4]
 8001df4:	f7fe fb32 	bl	800045c <__aeabi_dcmpge>
 8001df8:	1e03      	subs	r3, r0, #0
 8001dfa:	d003      	beq.n	8001e04 <arbitrate_acceleration+0xa8>
				acceleration_index = 15;
 8001dfc:	4b6b      	ldr	r3, [pc, #428]	; (8001fac <arbitrate_acceleration+0x250>)
 8001dfe:	220f      	movs	r2, #15
 8001e00:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e02:	e0c3      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_14_THRESHOLD) {
 8001e04:	2200      	movs	r2, #0
 8001e06:	4b6c      	ldr	r3, [pc, #432]	; (8001fb8 <arbitrate_acceleration+0x25c>)
 8001e08:	6838      	ldr	r0, [r7, #0]
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	f7fe fb26 	bl	800045c <__aeabi_dcmpge>
 8001e10:	1e03      	subs	r3, r0, #0
 8001e12:	d003      	beq.n	8001e1c <arbitrate_acceleration+0xc0>
				acceleration_index = 14;
 8001e14:	4b65      	ldr	r3, [pc, #404]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e16:	220e      	movs	r2, #14
 8001e18:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e1a:	e0b7      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_13_THRESHOLD) {
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	4b67      	ldr	r3, [pc, #412]	; (8001fbc <arbitrate_acceleration+0x260>)
 8001e20:	6838      	ldr	r0, [r7, #0]
 8001e22:	6879      	ldr	r1, [r7, #4]
 8001e24:	f7fe fb1a 	bl	800045c <__aeabi_dcmpge>
 8001e28:	1e03      	subs	r3, r0, #0
 8001e2a:	d003      	beq.n	8001e34 <arbitrate_acceleration+0xd8>
				acceleration_index = 13;
 8001e2c:	4b5f      	ldr	r3, [pc, #380]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e2e:	220d      	movs	r2, #13
 8001e30:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e32:	e0ab      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_12_THRESHOLD) {
 8001e34:	2200      	movs	r2, #0
 8001e36:	4b62      	ldr	r3, [pc, #392]	; (8001fc0 <arbitrate_acceleration+0x264>)
 8001e38:	6838      	ldr	r0, [r7, #0]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	f7fe fb0e 	bl	800045c <__aeabi_dcmpge>
 8001e40:	1e03      	subs	r3, r0, #0
 8001e42:	d003      	beq.n	8001e4c <arbitrate_acceleration+0xf0>
				acceleration_index = 12;
 8001e44:	4b59      	ldr	r3, [pc, #356]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e46:	220c      	movs	r2, #12
 8001e48:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e4a:	e09f      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_11_THRESHOLD) {
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	4b5d      	ldr	r3, [pc, #372]	; (8001fc4 <arbitrate_acceleration+0x268>)
 8001e50:	6838      	ldr	r0, [r7, #0]
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	f7fe fb02 	bl	800045c <__aeabi_dcmpge>
 8001e58:	1e03      	subs	r3, r0, #0
 8001e5a:	d003      	beq.n	8001e64 <arbitrate_acceleration+0x108>
				acceleration_index = 11;
 8001e5c:	4b53      	ldr	r3, [pc, #332]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e5e:	220b      	movs	r2, #11
 8001e60:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e62:	e093      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_10_THRESHOLD) {
 8001e64:	2200      	movs	r2, #0
 8001e66:	4b58      	ldr	r3, [pc, #352]	; (8001fc8 <arbitrate_acceleration+0x26c>)
 8001e68:	6838      	ldr	r0, [r7, #0]
 8001e6a:	6879      	ldr	r1, [r7, #4]
 8001e6c:	f7fe faf6 	bl	800045c <__aeabi_dcmpge>
 8001e70:	1e03      	subs	r3, r0, #0
 8001e72:	d003      	beq.n	8001e7c <arbitrate_acceleration+0x120>
				acceleration_index = 10;
 8001e74:	4b4d      	ldr	r3, [pc, #308]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e76:	220a      	movs	r2, #10
 8001e78:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e7a:	e087      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_9_THRESHOLD) {
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	4b53      	ldr	r3, [pc, #332]	; (8001fcc <arbitrate_acceleration+0x270>)
 8001e80:	6838      	ldr	r0, [r7, #0]
 8001e82:	6879      	ldr	r1, [r7, #4]
 8001e84:	f7fe faea 	bl	800045c <__aeabi_dcmpge>
 8001e88:	1e03      	subs	r3, r0, #0
 8001e8a:	d003      	beq.n	8001e94 <arbitrate_acceleration+0x138>
				acceleration_index = 9;
 8001e8c:	4b47      	ldr	r3, [pc, #284]	; (8001fac <arbitrate_acceleration+0x250>)
 8001e8e:	2209      	movs	r2, #9
 8001e90:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001e92:	e07b      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_8_THRESHOLD) {
 8001e94:	2200      	movs	r2, #0
 8001e96:	4b4e      	ldr	r3, [pc, #312]	; (8001fd0 <arbitrate_acceleration+0x274>)
 8001e98:	6838      	ldr	r0, [r7, #0]
 8001e9a:	6879      	ldr	r1, [r7, #4]
 8001e9c:	f7fe fade 	bl	800045c <__aeabi_dcmpge>
 8001ea0:	1e03      	subs	r3, r0, #0
 8001ea2:	d003      	beq.n	8001eac <arbitrate_acceleration+0x150>
				acceleration_index = 8;
 8001ea4:	4b41      	ldr	r3, [pc, #260]	; (8001fac <arbitrate_acceleration+0x250>)
 8001ea6:	2208      	movs	r2, #8
 8001ea8:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001eaa:	e06f      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_7_THRESHOLD) {
 8001eac:	2200      	movs	r2, #0
 8001eae:	4b49      	ldr	r3, [pc, #292]	; (8001fd4 <arbitrate_acceleration+0x278>)
 8001eb0:	6838      	ldr	r0, [r7, #0]
 8001eb2:	6879      	ldr	r1, [r7, #4]
 8001eb4:	f7fe fad2 	bl	800045c <__aeabi_dcmpge>
 8001eb8:	1e03      	subs	r3, r0, #0
 8001eba:	d003      	beq.n	8001ec4 <arbitrate_acceleration+0x168>
				acceleration_index = 7;
 8001ebc:	4b3b      	ldr	r3, [pc, #236]	; (8001fac <arbitrate_acceleration+0x250>)
 8001ebe:	2207      	movs	r2, #7
 8001ec0:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001ec2:	e063      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_6_THRESHOLD) {
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	4b44      	ldr	r3, [pc, #272]	; (8001fd8 <arbitrate_acceleration+0x27c>)
 8001ec8:	6838      	ldr	r0, [r7, #0]
 8001eca:	6879      	ldr	r1, [r7, #4]
 8001ecc:	f7fe fac6 	bl	800045c <__aeabi_dcmpge>
 8001ed0:	1e03      	subs	r3, r0, #0
 8001ed2:	d003      	beq.n	8001edc <arbitrate_acceleration+0x180>
				acceleration_index = 6;
 8001ed4:	4b35      	ldr	r3, [pc, #212]	; (8001fac <arbitrate_acceleration+0x250>)
 8001ed6:	2206      	movs	r2, #6
 8001ed8:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001eda:	e057      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_5_THRESHOLD) {
 8001edc:	2200      	movs	r2, #0
 8001ede:	4b3f      	ldr	r3, [pc, #252]	; (8001fdc <arbitrate_acceleration+0x280>)
 8001ee0:	6838      	ldr	r0, [r7, #0]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	f7fe faba 	bl	800045c <__aeabi_dcmpge>
 8001ee8:	1e03      	subs	r3, r0, #0
 8001eea:	d003      	beq.n	8001ef4 <arbitrate_acceleration+0x198>
				acceleration_index = 5;
 8001eec:	4b2f      	ldr	r3, [pc, #188]	; (8001fac <arbitrate_acceleration+0x250>)
 8001eee:	2205      	movs	r2, #5
 8001ef0:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001ef2:	e04b      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_4_THRESHOLD) {
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	4b3a      	ldr	r3, [pc, #232]	; (8001fe0 <arbitrate_acceleration+0x284>)
 8001ef8:	6838      	ldr	r0, [r7, #0]
 8001efa:	6879      	ldr	r1, [r7, #4]
 8001efc:	f7fe faae 	bl	800045c <__aeabi_dcmpge>
 8001f00:	1e03      	subs	r3, r0, #0
 8001f02:	d003      	beq.n	8001f0c <arbitrate_acceleration+0x1b0>
				acceleration_index = 4;
 8001f04:	4b29      	ldr	r3, [pc, #164]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f06:	2204      	movs	r2, #4
 8001f08:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001f0a:	e03f      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_3_THRESHOLD) {
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	4b35      	ldr	r3, [pc, #212]	; (8001fe4 <arbitrate_acceleration+0x288>)
 8001f10:	6838      	ldr	r0, [r7, #0]
 8001f12:	6879      	ldr	r1, [r7, #4]
 8001f14:	f7fe faa2 	bl	800045c <__aeabi_dcmpge>
 8001f18:	1e03      	subs	r3, r0, #0
 8001f1a:	d003      	beq.n	8001f24 <arbitrate_acceleration+0x1c8>
				acceleration_index = 3;
 8001f1c:	4b23      	ldr	r3, [pc, #140]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f1e:	2203      	movs	r2, #3
 8001f20:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001f22:	e033      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_2_THRESHOLD) {
 8001f24:	2200      	movs	r2, #0
 8001f26:	4b30      	ldr	r3, [pc, #192]	; (8001fe8 <arbitrate_acceleration+0x28c>)
 8001f28:	6838      	ldr	r0, [r7, #0]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	f7fe fa96 	bl	800045c <__aeabi_dcmpge>
 8001f30:	1e03      	subs	r3, r0, #0
 8001f32:	d003      	beq.n	8001f3c <arbitrate_acceleration+0x1e0>
				acceleration_index = 2;
 8001f34:	4b1d      	ldr	r3, [pc, #116]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f36:	2202      	movs	r2, #2
 8001f38:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001f3a:	e027      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else if (average_acceleration >= ACCELERATION_INDEX_1_THRESHOLD) {
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	4b2b      	ldr	r3, [pc, #172]	; (8001fec <arbitrate_acceleration+0x290>)
 8001f40:	6838      	ldr	r0, [r7, #0]
 8001f42:	6879      	ldr	r1, [r7, #4]
 8001f44:	f7fe fa8a 	bl	800045c <__aeabi_dcmpge>
 8001f48:	1e03      	subs	r3, r0, #0
 8001f4a:	d003      	beq.n	8001f54 <arbitrate_acceleration+0x1f8>
				acceleration_index = 1;
 8001f4c:	4b17      	ldr	r3, [pc, #92]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f4e:	2201      	movs	r2, #1
 8001f50:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001f52:	e01b      	b.n	8001f8c <arbitrate_acceleration+0x230>
			} else {
				acceleration_index = 0;
 8001f54:	4b15      	ldr	r3, [pc, #84]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	701a      	strb	r2, [r3, #0]
			if (average_acceleration >= ACCELERATION_INDEX_17_THRESHOLD) {
 8001f5a:	e017      	b.n	8001f8c <arbitrate_acceleration+0x230>
			}
		} else {
			// otherwise just use this equation to map the acceleration parameter
			average_acceleration = (THROTTLE_COEFFICIENT * throttle_position.buffer_average) - (BRAKE_PRESSURE_COEFFICIENT * brake_pressure.buffer_average);
 8001f5c:	4b0d      	ldr	r3, [pc, #52]	; (8001f94 <arbitrate_acceleration+0x238>)
 8001f5e:	6998      	ldr	r0, [r3, #24]
 8001f60:	69d9      	ldr	r1, [r3, #28]
 8001f62:	4b0d      	ldr	r3, [pc, #52]	; (8001f98 <arbitrate_acceleration+0x23c>)
 8001f64:	69dc      	ldr	r4, [r3, #28]
 8001f66:	699b      	ldr	r3, [r3, #24]
 8001f68:	001a      	movs	r2, r3
 8001f6a:	0023      	movs	r3, r4
 8001f6c:	f7ff f934 	bl	80011d8 <__aeabi_dsub>
 8001f70:	0003      	movs	r3, r0
 8001f72:	000c      	movs	r4, r1
 8001f74:	603b      	str	r3, [r7, #0]
 8001f76:	607c      	str	r4, [r7, #4]
			acceleration_index = (S16)average_acceleration;
 8001f78:	6838      	ldr	r0, [r7, #0]
 8001f7a:	6879      	ldr	r1, [r7, #4]
 8001f7c:	f7ff fc74 	bl	8001868 <__aeabi_d2iz>
 8001f80:	0003      	movs	r3, r0
 8001f82:	b21b      	sxth	r3, r3
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	4b09      	ldr	r3, [pc, #36]	; (8001fac <arbitrate_acceleration+0x250>)
 8001f88:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001f8a:	e7ff      	b.n	8001f8c <arbitrate_acceleration+0x230>
 8001f8c:	46c0      	nop			; (mov r8, r8)
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	b003      	add	sp, #12
 8001f92:	bd90      	pop	{r4, r7, pc}
 8001f94:	20000050 	.word	0x20000050
 8001f98:	200000a0 	.word	0x200000a0
 8001f9c:	200000c8 	.word	0x200000c8
 8001fa0:	20001a2a 	.word	0x20001a2a
 8001fa4:	405fc000 	.word	0x405fc000
 8001fa8:	405c4000 	.word	0x405c4000
 8001fac:	20001a28 	.word	0x20001a28
 8001fb0:	40588000 	.word	0x40588000
 8001fb4:	4054c000 	.word	0x4054c000
 8001fb8:	40510000 	.word	0x40510000
 8001fbc:	404a8000 	.word	0x404a8000
 8001fc0:	40430000 	.word	0x40430000
 8001fc4:	40370000 	.word	0x40370000
 8001fc8:	40200000 	.word	0x40200000
 8001fcc:	c01c0000 	.word	0xc01c0000
 8001fd0:	c0360000 	.word	0xc0360000
 8001fd4:	c0428000 	.word	0xc0428000
 8001fd8:	c04a0000 	.word	0xc04a0000
 8001fdc:	c050c000 	.word	0xc050c000
 8001fe0:	c0548000 	.word	0xc0548000
 8001fe4:	c0584000 	.word	0xc0584000
 8001fe8:	c05c0000 	.word	0xc05c0000
 8001fec:	c05fc000 	.word	0xc05fc000

08001ff0 <arbitrate_speed>:

void arbitrate_speed(void) {
 8001ff0:	b5b0      	push	{r4, r5, r7, lr}
 8001ff2:	af00      	add	r7, sp, #0

	// if both airspeed and wheelspeed are inoperative then go into manual mode
	if (air_speed.parameter_state == INOPERATIVE && wheel_speed.parameter_state == INOPERATIVE)
 8001ff4:	4b63      	ldr	r3, [pc, #396]	; (8002184 <arbitrate_speed+0x194>)
 8001ff6:	2225      	movs	r2, #37	; 0x25
 8001ff8:	5c9b      	ldrb	r3, [r3, r2]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d107      	bne.n	800200e <arbitrate_speed+0x1e>
 8001ffe:	4b62      	ldr	r3, [pc, #392]	; (8002188 <arbitrate_speed+0x198>)
 8002000:	2225      	movs	r2, #37	; 0x25
 8002002:	5c9b      	ldrb	r3, [r3, r2]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d102      	bne.n	800200e <arbitrate_speed+0x1e>
	{
		// Completely skunked
		control_state = MANUAL;
 8002008:	4b60      	ldr	r3, [pc, #384]	; (800218c <arbitrate_speed+0x19c>)
 800200a:	2201      	movs	r2, #1
 800200c:	701a      	strb	r2, [r3, #0]
	}

	// if control state is not AUTO don't do anything to speed_index
	if (control_state == AUTO) {
 800200e:	4b5f      	ldr	r3, [pc, #380]	; (800218c <arbitrate_speed+0x19c>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d000      	beq.n	8002018 <arbitrate_speed+0x28>
 8002016:	e0b2      	b.n	800217e <arbitrate_speed+0x18e>

		// if the airspeed is inoperative use the wheelspeed, and vice-versa, if both are good then use wheelspeed
		if (air_speed.parameter_state == INOPERATIVE) {
 8002018:	4b5a      	ldr	r3, [pc, #360]	; (8002184 <arbitrate_speed+0x194>)
 800201a:	2225      	movs	r2, #37	; 0x25
 800201c:	5c9b      	ldrb	r3, [r3, r2]
 800201e:	2b00      	cmp	r3, #0
 8002020:	d10c      	bne.n	800203c <arbitrate_speed+0x4c>
			speed_index = (S16)wheel_speed.buffer_average;
 8002022:	4b59      	ldr	r3, [pc, #356]	; (8002188 <arbitrate_speed+0x198>)
 8002024:	69dc      	ldr	r4, [r3, #28]
 8002026:	699b      	ldr	r3, [r3, #24]
 8002028:	0018      	movs	r0, r3
 800202a:	0021      	movs	r1, r4
 800202c:	f7ff fc1c 	bl	8001868 <__aeabi_d2iz>
 8002030:	0003      	movs	r3, r0
 8002032:	b21b      	sxth	r3, r3
 8002034:	b2da      	uxtb	r2, r3
 8002036:	4b56      	ldr	r3, [pc, #344]	; (8002190 <arbitrate_speed+0x1a0>)
 8002038:	701a      	strb	r2, [r3, #0]
 800203a:	e01d      	b.n	8002078 <arbitrate_speed+0x88>
		} else if (wheel_speed.parameter_state == INOPERATIVE) {
 800203c:	4b52      	ldr	r3, [pc, #328]	; (8002188 <arbitrate_speed+0x198>)
 800203e:	2225      	movs	r2, #37	; 0x25
 8002040:	5c9b      	ldrb	r3, [r3, r2]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10c      	bne.n	8002060 <arbitrate_speed+0x70>
			speed_index = (S16)air_speed.buffer_average;
 8002046:	4b4f      	ldr	r3, [pc, #316]	; (8002184 <arbitrate_speed+0x194>)
 8002048:	69dc      	ldr	r4, [r3, #28]
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	0018      	movs	r0, r3
 800204e:	0021      	movs	r1, r4
 8002050:	f7ff fc0a 	bl	8001868 <__aeabi_d2iz>
 8002054:	0003      	movs	r3, r0
 8002056:	b21b      	sxth	r3, r3
 8002058:	b2da      	uxtb	r2, r3
 800205a:	4b4d      	ldr	r3, [pc, #308]	; (8002190 <arbitrate_speed+0x1a0>)
 800205c:	701a      	strb	r2, [r3, #0]
 800205e:	e00b      	b.n	8002078 <arbitrate_speed+0x88>
		} else {
			speed_index = (S16)wheel_speed.buffer_average;	// use wheelspeed as "default"
 8002060:	4b49      	ldr	r3, [pc, #292]	; (8002188 <arbitrate_speed+0x198>)
 8002062:	69dc      	ldr	r4, [r3, #28]
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	0018      	movs	r0, r3
 8002068:	0021      	movs	r1, r4
 800206a:	f7ff fbfd 	bl	8001868 <__aeabi_d2iz>
 800206e:	0003      	movs	r3, r0
 8002070:	b21b      	sxth	r3, r3
 8002072:	b2da      	uxtb	r2, r3
 8002074:	4b46      	ldr	r3, [pc, #280]	; (8002190 <arbitrate_speed+0x1a0>)
 8002076:	701a      	strb	r2, [r3, #0]
		}

		// ASSIGN SPEED_INDEX
		if (speed_index >= SPEED_INDEX_17_THRESHOLD) {
 8002078:	4b45      	ldr	r3, [pc, #276]	; (8002190 <arbitrate_speed+0x1a0>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	2b4f      	cmp	r3, #79	; 0x4f
 800207e:	d903      	bls.n	8002088 <arbitrate_speed+0x98>
			speed_index = 17;
 8002080:	4b43      	ldr	r3, [pc, #268]	; (8002190 <arbitrate_speed+0x1a0>)
 8002082:	2211      	movs	r2, #17
 8002084:	701a      	strb	r2, [r3, #0]
			speed_index = 1;
		} else {
			speed_index = 0;
		}
	}
}
 8002086:	e07a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_16_THRESHOLD) {
 8002088:	4b41      	ldr	r3, [pc, #260]	; (8002190 <arbitrate_speed+0x1a0>)
 800208a:	781b      	ldrb	r3, [r3, #0]
 800208c:	2b4a      	cmp	r3, #74	; 0x4a
 800208e:	d903      	bls.n	8002098 <arbitrate_speed+0xa8>
			speed_index = 16;
 8002090:	4b3f      	ldr	r3, [pc, #252]	; (8002190 <arbitrate_speed+0x1a0>)
 8002092:	2210      	movs	r2, #16
 8002094:	701a      	strb	r2, [r3, #0]
}
 8002096:	e072      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_15_THRESHOLD) {
 8002098:	4b3d      	ldr	r3, [pc, #244]	; (8002190 <arbitrate_speed+0x1a0>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	2b45      	cmp	r3, #69	; 0x45
 800209e:	d903      	bls.n	80020a8 <arbitrate_speed+0xb8>
			speed_index = 15;
 80020a0:	4b3b      	ldr	r3, [pc, #236]	; (8002190 <arbitrate_speed+0x1a0>)
 80020a2:	220f      	movs	r2, #15
 80020a4:	701a      	strb	r2, [r3, #0]
}
 80020a6:	e06a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_14_THRESHOLD) {
 80020a8:	4b39      	ldr	r3, [pc, #228]	; (8002190 <arbitrate_speed+0x1a0>)
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	2b40      	cmp	r3, #64	; 0x40
 80020ae:	d903      	bls.n	80020b8 <arbitrate_speed+0xc8>
			speed_index = 14;
 80020b0:	4b37      	ldr	r3, [pc, #220]	; (8002190 <arbitrate_speed+0x1a0>)
 80020b2:	220e      	movs	r2, #14
 80020b4:	701a      	strb	r2, [r3, #0]
}
 80020b6:	e062      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_13_THRESHOLD) {
 80020b8:	4b35      	ldr	r3, [pc, #212]	; (8002190 <arbitrate_speed+0x1a0>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b3b      	cmp	r3, #59	; 0x3b
 80020be:	d903      	bls.n	80020c8 <arbitrate_speed+0xd8>
			speed_index = 13;
 80020c0:	4b33      	ldr	r3, [pc, #204]	; (8002190 <arbitrate_speed+0x1a0>)
 80020c2:	220d      	movs	r2, #13
 80020c4:	701a      	strb	r2, [r3, #0]
}
 80020c6:	e05a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_12_THRESHOLD) {
 80020c8:	4b31      	ldr	r3, [pc, #196]	; (8002190 <arbitrate_speed+0x1a0>)
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	2b36      	cmp	r3, #54	; 0x36
 80020ce:	d903      	bls.n	80020d8 <arbitrate_speed+0xe8>
			speed_index = 12;
 80020d0:	4b2f      	ldr	r3, [pc, #188]	; (8002190 <arbitrate_speed+0x1a0>)
 80020d2:	220c      	movs	r2, #12
 80020d4:	701a      	strb	r2, [r3, #0]
}
 80020d6:	e052      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_11_THRESHOLD) {
 80020d8:	4b2d      	ldr	r3, [pc, #180]	; (8002190 <arbitrate_speed+0x1a0>)
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	2b31      	cmp	r3, #49	; 0x31
 80020de:	d903      	bls.n	80020e8 <arbitrate_speed+0xf8>
			speed_index = 11;
 80020e0:	4b2b      	ldr	r3, [pc, #172]	; (8002190 <arbitrate_speed+0x1a0>)
 80020e2:	220b      	movs	r2, #11
 80020e4:	701a      	strb	r2, [r3, #0]
}
 80020e6:	e04a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_10_THRESHOLD) {
 80020e8:	4b29      	ldr	r3, [pc, #164]	; (8002190 <arbitrate_speed+0x1a0>)
 80020ea:	781b      	ldrb	r3, [r3, #0]
 80020ec:	2b2c      	cmp	r3, #44	; 0x2c
 80020ee:	d903      	bls.n	80020f8 <arbitrate_speed+0x108>
			speed_index = 10;
 80020f0:	4b27      	ldr	r3, [pc, #156]	; (8002190 <arbitrate_speed+0x1a0>)
 80020f2:	220a      	movs	r2, #10
 80020f4:	701a      	strb	r2, [r3, #0]
}
 80020f6:	e042      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_9_THRESHOLD) {
 80020f8:	4b25      	ldr	r3, [pc, #148]	; (8002190 <arbitrate_speed+0x1a0>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	2b27      	cmp	r3, #39	; 0x27
 80020fe:	d903      	bls.n	8002108 <arbitrate_speed+0x118>
			speed_index = 9;
 8002100:	4b23      	ldr	r3, [pc, #140]	; (8002190 <arbitrate_speed+0x1a0>)
 8002102:	2209      	movs	r2, #9
 8002104:	701a      	strb	r2, [r3, #0]
}
 8002106:	e03a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_8_THRESHOLD) {
 8002108:	4b21      	ldr	r3, [pc, #132]	; (8002190 <arbitrate_speed+0x1a0>)
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	2b22      	cmp	r3, #34	; 0x22
 800210e:	d903      	bls.n	8002118 <arbitrate_speed+0x128>
			speed_index = 8;
 8002110:	4b1f      	ldr	r3, [pc, #124]	; (8002190 <arbitrate_speed+0x1a0>)
 8002112:	2208      	movs	r2, #8
 8002114:	701a      	strb	r2, [r3, #0]
}
 8002116:	e032      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_7_THRESHOLD) {
 8002118:	4b1d      	ldr	r3, [pc, #116]	; (8002190 <arbitrate_speed+0x1a0>)
 800211a:	781b      	ldrb	r3, [r3, #0]
 800211c:	2b1d      	cmp	r3, #29
 800211e:	d903      	bls.n	8002128 <arbitrate_speed+0x138>
			speed_index = 7;
 8002120:	4b1b      	ldr	r3, [pc, #108]	; (8002190 <arbitrate_speed+0x1a0>)
 8002122:	2207      	movs	r2, #7
 8002124:	701a      	strb	r2, [r3, #0]
}
 8002126:	e02a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_6_THRESHOLD) {
 8002128:	4b19      	ldr	r3, [pc, #100]	; (8002190 <arbitrate_speed+0x1a0>)
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	2b18      	cmp	r3, #24
 800212e:	d903      	bls.n	8002138 <arbitrate_speed+0x148>
			speed_index = 6;
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <arbitrate_speed+0x1a0>)
 8002132:	2206      	movs	r2, #6
 8002134:	701a      	strb	r2, [r3, #0]
}
 8002136:	e022      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_5_THRESHOLD) {
 8002138:	4b15      	ldr	r3, [pc, #84]	; (8002190 <arbitrate_speed+0x1a0>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	2b13      	cmp	r3, #19
 800213e:	d903      	bls.n	8002148 <arbitrate_speed+0x158>
			speed_index = 5;
 8002140:	4b13      	ldr	r3, [pc, #76]	; (8002190 <arbitrate_speed+0x1a0>)
 8002142:	2205      	movs	r2, #5
 8002144:	701a      	strb	r2, [r3, #0]
}
 8002146:	e01a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_4_THRESHOLD) {
 8002148:	4b11      	ldr	r3, [pc, #68]	; (8002190 <arbitrate_speed+0x1a0>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b0e      	cmp	r3, #14
 800214e:	d903      	bls.n	8002158 <arbitrate_speed+0x168>
			speed_index = 4;
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <arbitrate_speed+0x1a0>)
 8002152:	2204      	movs	r2, #4
 8002154:	701a      	strb	r2, [r3, #0]
}
 8002156:	e012      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_3_THRESHOLD) {
 8002158:	4b0d      	ldr	r3, [pc, #52]	; (8002190 <arbitrate_speed+0x1a0>)
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	2b09      	cmp	r3, #9
 800215e:	d903      	bls.n	8002168 <arbitrate_speed+0x178>
			speed_index = 3;
 8002160:	4b0b      	ldr	r3, [pc, #44]	; (8002190 <arbitrate_speed+0x1a0>)
 8002162:	2203      	movs	r2, #3
 8002164:	701a      	strb	r2, [r3, #0]
}
 8002166:	e00a      	b.n	800217e <arbitrate_speed+0x18e>
		} else if (speed_index >= SPEED_INDEX_2_THRESHOLD) {
 8002168:	4b09      	ldr	r3, [pc, #36]	; (8002190 <arbitrate_speed+0x1a0>)
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b04      	cmp	r3, #4
 800216e:	d903      	bls.n	8002178 <arbitrate_speed+0x188>
			speed_index = 2;
 8002170:	4b07      	ldr	r3, [pc, #28]	; (8002190 <arbitrate_speed+0x1a0>)
 8002172:	2202      	movs	r2, #2
 8002174:	701a      	strb	r2, [r3, #0]
}
 8002176:	e002      	b.n	800217e <arbitrate_speed+0x18e>
			speed_index = 1;
 8002178:	4b05      	ldr	r3, [pc, #20]	; (8002190 <arbitrate_speed+0x1a0>)
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
}
 800217e:	46c0      	nop			; (mov r8, r8)
 8002180:	46bd      	mov	sp, r7
 8002182:	bdb0      	pop	{r4, r5, r7, pc}
 8002184:	20000028 	.word	0x20000028
 8002188:	20000000 	.word	0x20000000
 800218c:	20001a2a 	.word	0x20001a2a
 8002190:	20001a32 	.word	0x20001a32

08002194 <arbitrate_steering_angle>:

void arbitrate_steering_angle(void) {
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
	// if steering angle is inoperative assign control_state to manual and do not update steering angle
	if (steering_angle.parameter_state == INOPERATIVE) {
 8002198:	4b29      	ldr	r3, [pc, #164]	; (8002240 <arbitrate_steering_angle+0xac>)
 800219a:	2225      	movs	r2, #37	; 0x25
 800219c:	5c9b      	ldrb	r3, [r3, r2]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d102      	bne.n	80021a8 <arbitrate_steering_angle+0x14>
		control_state = MANUAL;
 80021a2:	4b28      	ldr	r3, [pc, #160]	; (8002244 <arbitrate_steering_angle+0xb0>)
 80021a4:	2201      	movs	r2, #1
 80021a6:	701a      	strb	r2, [r3, #0]
	}

	// if control state is auto assign steering angle
	if (control_state == AUTO) {
 80021a8:	4b26      	ldr	r3, [pc, #152]	; (8002244 <arbitrate_steering_angle+0xb0>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d143      	bne.n	8002238 <arbitrate_steering_angle+0xa4>
		// 0 is 0 degrees steering angle (-90 to 90)

		if (steering_angle.buffer_average >= STEERING_INDEX_5_THRESHOLD) {
 80021b0:	4b23      	ldr	r3, [pc, #140]	; (8002240 <arbitrate_steering_angle+0xac>)
 80021b2:	6998      	ldr	r0, [r3, #24]
 80021b4:	69d9      	ldr	r1, [r3, #28]
 80021b6:	2200      	movs	r2, #0
 80021b8:	4b23      	ldr	r3, [pc, #140]	; (8002248 <arbitrate_steering_angle+0xb4>)
 80021ba:	f7fe f94f 	bl	800045c <__aeabi_dcmpge>
 80021be:	1e03      	subs	r3, r0, #0
 80021c0:	d003      	beq.n	80021ca <arbitrate_steering_angle+0x36>
			steering_angle_index = 4;
 80021c2:	4b22      	ldr	r3, [pc, #136]	; (800224c <arbitrate_steering_angle+0xb8>)
 80021c4:	2204      	movs	r2, #4
 80021c6:	701a      	strb	r2, [r3, #0]
			steering_angle_index = 0;
		} else {
			steering_angle_index = 0;
		}
	}
}
 80021c8:	e036      	b.n	8002238 <arbitrate_steering_angle+0xa4>
		} else if (steering_angle.buffer_average >= STEERING_INDEX_4_THRESHOLD) {
 80021ca:	4b1d      	ldr	r3, [pc, #116]	; (8002240 <arbitrate_steering_angle+0xac>)
 80021cc:	6998      	ldr	r0, [r3, #24]
 80021ce:	69d9      	ldr	r1, [r3, #28]
 80021d0:	2200      	movs	r2, #0
 80021d2:	4b1f      	ldr	r3, [pc, #124]	; (8002250 <arbitrate_steering_angle+0xbc>)
 80021d4:	f7fe f942 	bl	800045c <__aeabi_dcmpge>
 80021d8:	1e03      	subs	r3, r0, #0
 80021da:	d003      	beq.n	80021e4 <arbitrate_steering_angle+0x50>
			steering_angle_index = 3;
 80021dc:	4b1b      	ldr	r3, [pc, #108]	; (800224c <arbitrate_steering_angle+0xb8>)
 80021de:	2203      	movs	r2, #3
 80021e0:	701a      	strb	r2, [r3, #0]
}
 80021e2:	e029      	b.n	8002238 <arbitrate_steering_angle+0xa4>
		} else if (steering_angle.buffer_average >= STEERING_INDEX_3_THRESHOLD) {
 80021e4:	4b16      	ldr	r3, [pc, #88]	; (8002240 <arbitrate_steering_angle+0xac>)
 80021e6:	6998      	ldr	r0, [r3, #24]
 80021e8:	69d9      	ldr	r1, [r3, #28]
 80021ea:	2200      	movs	r2, #0
 80021ec:	4b19      	ldr	r3, [pc, #100]	; (8002254 <arbitrate_steering_angle+0xc0>)
 80021ee:	f7fe f935 	bl	800045c <__aeabi_dcmpge>
 80021f2:	1e03      	subs	r3, r0, #0
 80021f4:	d003      	beq.n	80021fe <arbitrate_steering_angle+0x6a>
			steering_angle_index = 2;
 80021f6:	4b15      	ldr	r3, [pc, #84]	; (800224c <arbitrate_steering_angle+0xb8>)
 80021f8:	2202      	movs	r2, #2
 80021fa:	701a      	strb	r2, [r3, #0]
}
 80021fc:	e01c      	b.n	8002238 <arbitrate_steering_angle+0xa4>
		} else if (steering_angle.buffer_average >= STEERING_INDEX_2_THRESHOLD) {
 80021fe:	4b10      	ldr	r3, [pc, #64]	; (8002240 <arbitrate_steering_angle+0xac>)
 8002200:	6998      	ldr	r0, [r3, #24]
 8002202:	69d9      	ldr	r1, [r3, #28]
 8002204:	2200      	movs	r2, #0
 8002206:	4b14      	ldr	r3, [pc, #80]	; (8002258 <arbitrate_steering_angle+0xc4>)
 8002208:	f7fe f928 	bl	800045c <__aeabi_dcmpge>
 800220c:	1e03      	subs	r3, r0, #0
 800220e:	d003      	beq.n	8002218 <arbitrate_steering_angle+0x84>
			steering_angle_index = 1;
 8002210:	4b0e      	ldr	r3, [pc, #56]	; (800224c <arbitrate_steering_angle+0xb8>)
 8002212:	2201      	movs	r2, #1
 8002214:	701a      	strb	r2, [r3, #0]
}
 8002216:	e00f      	b.n	8002238 <arbitrate_steering_angle+0xa4>
		} else if (steering_angle.buffer_average >= STEERING_INDEX_1_THRESHOLD) {
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <arbitrate_steering_angle+0xac>)
 800221a:	6998      	ldr	r0, [r3, #24]
 800221c:	69d9      	ldr	r1, [r3, #28]
 800221e:	2200      	movs	r2, #0
 8002220:	4b0e      	ldr	r3, [pc, #56]	; (800225c <arbitrate_steering_angle+0xc8>)
 8002222:	f7fe f91b 	bl	800045c <__aeabi_dcmpge>
 8002226:	1e03      	subs	r3, r0, #0
 8002228:	d003      	beq.n	8002232 <arbitrate_steering_angle+0x9e>
			steering_angle_index = 0;
 800222a:	4b08      	ldr	r3, [pc, #32]	; (800224c <arbitrate_steering_angle+0xb8>)
 800222c:	2200      	movs	r2, #0
 800222e:	701a      	strb	r2, [r3, #0]
}
 8002230:	e002      	b.n	8002238 <arbitrate_steering_angle+0xa4>
			steering_angle_index = 0;
 8002232:	4b06      	ldr	r3, [pc, #24]	; (800224c <arbitrate_steering_angle+0xb8>)
 8002234:	2200      	movs	r2, #0
 8002236:	701a      	strb	r2, [r3, #0]
}
 8002238:	46c0      	nop			; (mov r8, r8)
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	46c0      	nop			; (mov r8, r8)
 8002240:	20000078 	.word	0x20000078
 8002244:	20001a2a 	.word	0x20001a2a
 8002248:	40520000 	.word	0x40520000
 800224c:	20002c21 	.word	0x20002c21
 8002250:	404b0000 	.word	0x404b0000
 8002254:	c04b0000 	.word	0xc04b0000
 8002258:	c0520000 	.word	0xc0520000
 800225c:	c0568000 	.word	0xc0568000

08002260 <output_angles>:

void output_angles(void) {
 8002260:	b5b0      	push	{r4, r5, r7, lr}
 8002262:	b090      	sub	sp, #64	; 0x40
 8002264:	af10      	add	r7, sp, #64	; 0x40
	setPWM(htim3, TIM_CHANNEL_1, TIMER_PERIOD, front_left_servo_ticks);		// 3000 == 1ms, 20ms == 60000ms
 8002266:	4b28      	ldr	r3, [pc, #160]	; (8002308 <output_angles+0xa8>)
 8002268:	881b      	ldrh	r3, [r3, #0]
 800226a:	4c28      	ldr	r4, [pc, #160]	; (800230c <output_angles+0xac>)
 800226c:	930e      	str	r3, [sp, #56]	; 0x38
 800226e:	4b28      	ldr	r3, [pc, #160]	; (8002310 <output_angles+0xb0>)
 8002270:	930d      	str	r3, [sp, #52]	; 0x34
 8002272:	2300      	movs	r3, #0
 8002274:	930c      	str	r3, [sp, #48]	; 0x30
 8002276:	466b      	mov	r3, sp
 8002278:	001a      	movs	r2, r3
 800227a:	0023      	movs	r3, r4
 800227c:	3310      	adds	r3, #16
 800227e:	cb23      	ldmia	r3!, {r0, r1, r5}
 8002280:	c223      	stmia	r2!, {r0, r1, r5}
 8002282:	cb23      	ldmia	r3!, {r0, r1, r5}
 8002284:	c223      	stmia	r2!, {r0, r1, r5}
 8002286:	cb23      	ldmia	r3!, {r0, r1, r5}
 8002288:	c223      	stmia	r2!, {r0, r1, r5}
 800228a:	cb23      	ldmia	r3!, {r0, r1, r5}
 800228c:	c223      	stmia	r2!, {r0, r1, r5}
 800228e:	6820      	ldr	r0, [r4, #0]
 8002290:	6861      	ldr	r1, [r4, #4]
 8002292:	68a2      	ldr	r2, [r4, #8]
 8002294:	68e3      	ldr	r3, [r4, #12]
 8002296:	f000 f841 	bl	800231c <setPWM>
	setPWM(htim3, TIM_CHANNEL_2, TIMER_PERIOD, front_right_servo_ticks);	// 3000 == 1ms, 20ms == 60000ms
 800229a:	4b1e      	ldr	r3, [pc, #120]	; (8002314 <output_angles+0xb4>)
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	4c1b      	ldr	r4, [pc, #108]	; (800230c <output_angles+0xac>)
 80022a0:	930e      	str	r3, [sp, #56]	; 0x38
 80022a2:	4b1b      	ldr	r3, [pc, #108]	; (8002310 <output_angles+0xb0>)
 80022a4:	930d      	str	r3, [sp, #52]	; 0x34
 80022a6:	2304      	movs	r3, #4
 80022a8:	930c      	str	r3, [sp, #48]	; 0x30
 80022aa:	466b      	mov	r3, sp
 80022ac:	001a      	movs	r2, r3
 80022ae:	0023      	movs	r3, r4
 80022b0:	3310      	adds	r3, #16
 80022b2:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022b4:	c223      	stmia	r2!, {r0, r1, r5}
 80022b6:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022b8:	c223      	stmia	r2!, {r0, r1, r5}
 80022ba:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022bc:	c223      	stmia	r2!, {r0, r1, r5}
 80022be:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022c0:	c223      	stmia	r2!, {r0, r1, r5}
 80022c2:	6820      	ldr	r0, [r4, #0]
 80022c4:	6861      	ldr	r1, [r4, #4]
 80022c6:	68a2      	ldr	r2, [r4, #8]
 80022c8:	68e3      	ldr	r3, [r4, #12]
 80022ca:	f000 f827 	bl	800231c <setPWM>
	setPWM(htim3, TIM_CHANNEL_3, TIMER_PERIOD, rear_servo_ticks);			// 3000 == 1ms, 20ms == 60000ms
 80022ce:	4b12      	ldr	r3, [pc, #72]	; (8002318 <output_angles+0xb8>)
 80022d0:	881b      	ldrh	r3, [r3, #0]
 80022d2:	4c0e      	ldr	r4, [pc, #56]	; (800230c <output_angles+0xac>)
 80022d4:	930e      	str	r3, [sp, #56]	; 0x38
 80022d6:	4b0e      	ldr	r3, [pc, #56]	; (8002310 <output_angles+0xb0>)
 80022d8:	930d      	str	r3, [sp, #52]	; 0x34
 80022da:	2308      	movs	r3, #8
 80022dc:	930c      	str	r3, [sp, #48]	; 0x30
 80022de:	466b      	mov	r3, sp
 80022e0:	001a      	movs	r2, r3
 80022e2:	0023      	movs	r3, r4
 80022e4:	3310      	adds	r3, #16
 80022e6:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022e8:	c223      	stmia	r2!, {r0, r1, r5}
 80022ea:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022ec:	c223      	stmia	r2!, {r0, r1, r5}
 80022ee:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022f0:	c223      	stmia	r2!, {r0, r1, r5}
 80022f2:	cb23      	ldmia	r3!, {r0, r1, r5}
 80022f4:	c223      	stmia	r2!, {r0, r1, r5}
 80022f6:	6820      	ldr	r0, [r4, #0]
 80022f8:	6861      	ldr	r1, [r4, #4]
 80022fa:	68a2      	ldr	r2, [r4, #8]
 80022fc:	68e3      	ldr	r3, [r4, #12]
 80022fe:	f000 f80d 	bl	800231c <setPWM>
}
 8002302:	46c0      	nop			; (mov r8, r8)
 8002304:	46bd      	mov	sp, r7
 8002306:	bdb0      	pop	{r4, r5, r7, pc}
 8002308:	20001a2c 	.word	0x20001a2c
 800230c:	20003318 	.word	0x20003318
 8002310:	0000ea60 	.word	0x0000ea60
 8002314:	20001a30 	.word	0x20001a30
 8002318:	200020d0 	.word	0x200020d0

0800231c <setPWM>:

void setPWM(TIM_HandleTypeDef timer, uint32_t channel, uint16_t period,
uint16_t pulse)
{
 800231c:	b084      	sub	sp, #16
 800231e:	b5b0      	push	{r4, r5, r7, lr}
 8002320:	b088      	sub	sp, #32
 8002322:	af00      	add	r7, sp, #0
 8002324:	2430      	movs	r4, #48	; 0x30
 8002326:	0025      	movs	r5, r4
 8002328:	193c      	adds	r4, r7, r4
 800232a:	6020      	str	r0, [r4, #0]
 800232c:	6061      	str	r1, [r4, #4]
 800232e:	60a2      	str	r2, [r4, #8]
 8002330:	60e3      	str	r3, [r4, #12]
	HAL_TIM_PWM_Stop(&timer, channel); 						// stop generation of pwm
 8002332:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002334:	002c      	movs	r4, r5
 8002336:	193a      	adds	r2, r7, r4
 8002338:	0019      	movs	r1, r3
 800233a:	0010      	movs	r0, r2
 800233c:	f002 fc04 	bl	8004b48 <HAL_TIM_PWM_Stop>
	TIM_OC_InitTypeDef sConfigOC;
	timer.Init.Period = period; 							// set the period duration
 8002340:	2344      	movs	r3, #68	; 0x44
 8002342:	2230      	movs	r2, #48	; 0x30
 8002344:	4694      	mov	ip, r2
 8002346:	44bc      	add	ip, r7
 8002348:	4463      	add	r3, ip
 800234a:	881a      	ldrh	r2, [r3, #0]
 800234c:	193b      	adds	r3, r7, r4
 800234e:	60da      	str	r2, [r3, #12]
	HAL_TIM_PWM_Init(&timer); 								// reinititialise with new period value
 8002350:	193b      	adds	r3, r7, r4
 8002352:	0018      	movs	r0, r3
 8002354:	f002 fb80 	bl	8004a58 <HAL_TIM_PWM_Init>
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002358:	1d3b      	adds	r3, r7, #4
 800235a:	2260      	movs	r2, #96	; 0x60
 800235c:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = pulse; 								// set the pulse duration
 800235e:	2348      	movs	r3, #72	; 0x48
 8002360:	2230      	movs	r2, #48	; 0x30
 8002362:	4694      	mov	ip, r2
 8002364:	44bc      	add	ip, r7
 8002366:	4463      	add	r3, ip
 8002368:	881a      	ldrh	r2, [r3, #0]
 800236a:	1d3b      	adds	r3, r7, #4
 800236c:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002374:	1d3b      	adds	r3, r7, #4
 8002376:	2200      	movs	r2, #0
 8002378:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_ConfigChannel(&timer, &sConfigOC, channel);
 800237a:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800237c:	1d3b      	adds	r3, r7, #4
 800237e:	1938      	adds	r0, r7, r4
 8002380:	0019      	movs	r1, r3
 8002382:	f002 fd5b 	bl	8004e3c <HAL_TIM_PWM_ConfigChannel>
	HAL_TIM_PWM_Start(&timer, channel); 					// start pwm generation
 8002386:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002388:	193a      	adds	r2, r7, r4
 800238a:	0019      	movs	r1, r3
 800238c:	0010      	movs	r0, r2
 800238e:	f002 fb8f 	bl	8004ab0 <HAL_TIM_PWM_Start>
}
 8002392:	46c0      	nop			; (mov r8, r8)
 8002394:	46bd      	mov	sp, r7
 8002396:	b008      	add	sp, #32
 8002398:	bcb0      	pop	{r4, r5, r7}
 800239a:	bc08      	pop	{r3}
 800239c:	b004      	add	sp, #16
 800239e:	4718      	bx	r3

080023a0 <get_btn_state>:

void get_btn_state(void) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)) 	//read the onboard DRS button
 80023a4:	2380      	movs	r3, #128	; 0x80
 80023a6:	019b      	lsls	r3, r3, #6
 80023a8:	4a08      	ldr	r2, [pc, #32]	; (80023cc <get_btn_state+0x2c>)
 80023aa:	0019      	movs	r1, r3
 80023ac:	0010      	movs	r0, r2
 80023ae:	f001 fca3 	bl	8003cf8 <HAL_GPIO_ReadPin>
 80023b2:	1e03      	subs	r3, r0, #0
 80023b4:	d103      	bne.n	80023be <get_btn_state+0x1e>
	{
		drs_button_state = 1;
 80023b6:	4b06      	ldr	r3, [pc, #24]	; (80023d0 <get_btn_state+0x30>)
 80023b8:	2201      	movs	r2, #1
 80023ba:	701a      	strb	r2, [r3, #0]
	} else {
		drs_button_state = 0;
	}
}
 80023bc:	e002      	b.n	80023c4 <get_btn_state+0x24>
		drs_button_state = 0;
 80023be:	4b04      	ldr	r3, [pc, #16]	; (80023d0 <get_btn_state+0x30>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	701a      	strb	r2, [r3, #0]
}
 80023c4:	46c0      	nop			; (mov r8, r8)
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	46c0      	nop			; (mov r8, r8)
 80023cc:	48000800 	.word	0x48000800
 80023d0:	20001a29 	.word	0x20001a29

080023d4 <HAL_CAN_RxFifo0MsgPendingCallback>:


// HAL_CAN_RxFifo0MsgPendingCallback
//  ISR called when CAN_RX_FIFO0 has a pending message
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef* hcan)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
	service_can_rx_hardware(hcan, CAN_RX_FIFO0);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2100      	movs	r1, #0
 80023e0:	0018      	movs	r0, r3
 80023e2:	f000 f811 	bl	8002408 <service_can_rx_hardware>
}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	46bd      	mov	sp, r7
 80023ea:	b002      	add	sp, #8
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_CAN_RxFifo1MsgPendingCallback>:


// HAL_CAN_RxFifo1MsgPendingCallback
//  ISR called when CAN_RX_FIFO1 has a pending message
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef* hcan)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
	service_can_rx_hardware(hcan, CAN_RX_FIFO1);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2101      	movs	r1, #1
 80023fa:	0018      	movs	r0, r3
 80023fc:	f000 f804 	bl	8002408 <service_can_rx_hardware>
}
 8002400:	46c0      	nop			; (mov r8, r8)
 8002402:	46bd      	mov	sp, r7
 8002404:	b002      	add	sp, #8
 8002406:	bd80      	pop	{r7, pc}

08002408 <service_can_rx_hardware>:
//  U32 rx_mailbox: the mailbox to service (CAN_RX_FIFO0 or CAN_RX_FIFO1)
//    Make sure this is valid, no error checking is done
//
//  designed to be called as an ISR whenever there is an RX message pending
void service_can_rx_hardware(CAN_HandleTypeDef* hcan, U32 rx_mailbox)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b08a      	sub	sp, #40	; 0x28
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
 8002410:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef rx_header;
	CAN_MSG* message;

	// get all the pending RX messages from the RX mailbox and store into the RX buffer
	while (!is_full(&rx_buffer) && HAL_CAN_GetRxFifoFillLevel(hcan, rx_mailbox))
 8002412:	e032      	b.n	800247a <service_can_rx_hardware+0x72>
	{
		// set message to the correct pointer from the RX buffer (the "last" message in the buffer)
		message = get_from_buffer(&rx_buffer, rx_buffer.fill_level);
 8002414:	4b21      	ldr	r3, [pc, #132]	; (800249c <service_can_rx_hardware+0x94>)
 8002416:	799a      	ldrb	r2, [r3, #6]
 8002418:	4b20      	ldr	r3, [pc, #128]	; (800249c <service_can_rx_hardware+0x94>)
 800241a:	0011      	movs	r1, r2
 800241c:	0018      	movs	r0, r3
 800241e:	f000 f906 	bl	800262e <get_from_buffer>
 8002422:	0003      	movs	r3, r0
 8002424:	627b      	str	r3, [r7, #36]	; 0x24

		// Build the message from the registers on the STM32
		if (HAL_CAN_GetRxMessage(hcan, rx_mailbox, &rx_header, message->data) != HAL_OK)
 8002426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002428:	3306      	adds	r3, #6
 800242a:	2208      	movs	r2, #8
 800242c:	18ba      	adds	r2, r7, r2
 800242e:	6839      	ldr	r1, [r7, #0]
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f000 feeb 	bl	800320c <HAL_CAN_GetRxMessage>
 8002436:	1e03      	subs	r3, r0, #0
 8002438:	d004      	beq.n	8002444 <service_can_rx_hardware+0x3c>
		{
			// this will always be HAL_ERROR. Check hcan->ErrorCode
			// hardware error (do not move the head as the message did not send, try again later)

			hcan_error = hcan->ErrorCode;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800243e:	4b18      	ldr	r3, [pc, #96]	; (80024a0 <service_can_rx_hardware+0x98>)
 8002440:	601a      	str	r2, [r3, #0]
 8002442:	e028      	b.n	8002496 <service_can_rx_hardware+0x8e>
			return;
		}

		// modify the rx_buffer data to reflect the new message
		rx_buffer.fill_level++;
 8002444:	4b15      	ldr	r3, [pc, #84]	; (800249c <service_can_rx_hardware+0x94>)
 8002446:	799b      	ldrb	r3, [r3, #6]
 8002448:	3301      	adds	r3, #1
 800244a:	b2da      	uxtb	r2, r3
 800244c:	4b13      	ldr	r3, [pc, #76]	; (800249c <service_can_rx_hardware+0x94>)
 800244e:	719a      	strb	r2, [r3, #6]

		// move the header ID, RTR bit, and DLC into the GopherCAN message struct
		message->rtr_bit = rx_header.RTR;
 8002450:	2108      	movs	r1, #8
 8002452:	187b      	adds	r3, r7, r1
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	b2da      	uxtb	r2, r3
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	711a      	strb	r2, [r3, #4]
		message->id = rx_header.ExtId;
 800245c:	187b      	adds	r3, r7, r1
 800245e:	685a      	ldr	r2, [r3, #4]
 8002460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002462:	601a      	str	r2, [r3, #0]
		message->dlc = rx_header.DLC;
 8002464:	187b      	adds	r3, r7, r1
 8002466:	691b      	ldr	r3, [r3, #16]
 8002468:	b2da      	uxtb	r2, r3
 800246a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800246c:	715a      	strb	r2, [r3, #5]

#ifdef CAN_ROUTER
		// router specific functionality that directly adds messages that need to be routed
		//  directly to the correct TX buffer (if needed, that decision is made within the function)
		rout_can_message(hcan, message);
 800246e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	0011      	movs	r1, r2
 8002474:	0018      	movs	r0, r3
 8002476:	f000 f84f 	bl	8002518 <rout_can_message>
	while (!is_full(&rx_buffer) && HAL_CAN_GetRxFifoFillLevel(hcan, rx_mailbox))
 800247a:	4b08      	ldr	r3, [pc, #32]	; (800249c <service_can_rx_hardware+0x94>)
 800247c:	0018      	movs	r0, r3
 800247e:	f000 f8c5 	bl	800260c <is_full>
 8002482:	1e03      	subs	r3, r0, #0
 8002484:	d107      	bne.n	8002496 <service_can_rx_hardware+0x8e>
 8002486:	683a      	ldr	r2, [r7, #0]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	0011      	movs	r1, r2
 800248c:	0018      	movs	r0, r3
 800248e:	f000 ffd9 	bl	8003444 <HAL_CAN_GetRxFifoFillLevel>
 8002492:	1e03      	subs	r3, r0, #0
 8002494:	d1be      	bne.n	8002414 <service_can_rx_hardware+0xc>
#endif
	}
}
 8002496:	46bd      	mov	sp, r7
 8002498:	b00a      	add	sp, #40	; 0x28
 800249a:	bd80      	pop	{r7, pc}
 800249c:	20003048 	.word	0x20003048
 80024a0:	20000124 	.word	0x20000124

080024a4 <choose_tx_buffer_from_hcan>:
// choose_tx_buffer_from_hcan
//  Chooses what buffer the hcan pointer inputed is referring to based on the function define_can_bus().
//  If the hcan pointer is not found, defaults to module bus 0
#ifdef MULTI_BUS
static CAN_MSG_RING_BUFFER* choose_tx_buffer_from_hcan(CAN_HandleTypeDef* hcan)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
	{
		return gbus2.tx_buffer;
	}
#endif
#if NUM_OF_BUSSES > 1
	if (hcan == gbus1.hcan)
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <choose_tx_buffer_from_hcan+0x24>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	429a      	cmp	r2, r3
 80024b4:	d102      	bne.n	80024bc <choose_tx_buffer_from_hcan+0x18>
	{
		return gbus1.tx_buffer;
 80024b6:	4b04      	ldr	r3, [pc, #16]	; (80024c8 <choose_tx_buffer_from_hcan+0x24>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	e001      	b.n	80024c0 <choose_tx_buffer_from_hcan+0x1c>
	}
#endif
	return gbus0.tx_buffer;
 80024bc:	4b03      	ldr	r3, [pc, #12]	; (80024cc <choose_tx_buffer_from_hcan+0x28>)
 80024be:	681b      	ldr	r3, [r3, #0]
}
 80024c0:	0018      	movs	r0, r3
 80024c2:	46bd      	mov	sp, r7
 80024c4:	b002      	add	sp, #8
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	200032e4 	.word	0x200032e4
 80024cc:	20003268 	.word	0x20003268

080024d0 <choose_tx_buffer_from_dest_module>:
// choose_tx_buffer_from_dest_module
//  Chooses which buffer the the dest_module in message_to_add is on
//  If the module is not found, defaults to module bus 0
#ifdef MULTI_BUS
static CAN_MSG_RING_BUFFER* choose_tx_buffer_from_dest_module(CAN_MSG* message_to_add)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b084      	sub	sp, #16
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
	MODULE_ID dest_module;
	dest_module = GET_ID_DEST(message_to_add->id);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	0d9b      	lsrs	r3, r3, #22
 80024de:	b2da      	uxtb	r2, r3
 80024e0:	200f      	movs	r0, #15
 80024e2:	183b      	adds	r3, r7, r0
 80024e4:	213f      	movs	r1, #63	; 0x3f
 80024e6:	400a      	ands	r2, r1
 80024e8:	701a      	strb	r2, [r3, #0]
		return gbus2.tx_buffer;
	}
	else
#endif
#if NUM_OF_BUSSES > 1
	if (module_bus_number[dest_module] == gbus1.gopher_can_id)
 80024ea:	183b      	adds	r3, r7, r0
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	4a07      	ldr	r2, [pc, #28]	; (800250c <choose_tx_buffer_from_dest_module+0x3c>)
 80024f0:	5cd2      	ldrb	r2, [r2, r3]
 80024f2:	4b07      	ldr	r3, [pc, #28]	; (8002510 <choose_tx_buffer_from_dest_module+0x40>)
 80024f4:	7a1b      	ldrb	r3, [r3, #8]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d102      	bne.n	8002500 <choose_tx_buffer_from_dest_module+0x30>
	{
		return gbus1.tx_buffer;
 80024fa:	4b05      	ldr	r3, [pc, #20]	; (8002510 <choose_tx_buffer_from_dest_module+0x40>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	e001      	b.n	8002504 <choose_tx_buffer_from_dest_module+0x34>
	}
	else
#endif
	return gbus0.tx_buffer;
 8002500:	4b04      	ldr	r3, [pc, #16]	; (8002514 <choose_tx_buffer_from_dest_module+0x44>)
 8002502:	681b      	ldr	r3, [r3, #0]
}
 8002504:	0018      	movs	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	b004      	add	sp, #16
 800250a:	bd80      	pop	{r7, pc}
 800250c:	200000f0 	.word	0x200000f0
 8002510:	200032e4 	.word	0x200032e4
 8002514:	20003268 	.word	0x20003268

08002518 <rout_can_message>:
// rout_can_message
//  Function to be called in service_can_rx_hardware() that will take messages that are
//  destined for modules on another bus and put that message into the correct TX buffer
#ifdef CAN_ROUTER
static void rout_can_message(CAN_HandleTypeDef* hcan, CAN_MSG* message)
{
 8002518:	b590      	push	{r4, r7, lr}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
	CAN_MSG_RING_BUFFER* buffer;
	MODULE_ID dest_module;
	dest_module = GET_ID_DEST(message->id);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	0d9b      	lsrs	r3, r3, #22
 8002528:	b2da      	uxtb	r2, r3
 800252a:	240f      	movs	r4, #15
 800252c:	193b      	adds	r3, r7, r4
 800252e:	213f      	movs	r1, #63	; 0x3f
 8002530:	400a      	ands	r2, r1
 8002532:	701a      	strb	r2, [r3, #0]

	// Get the buffer this message should go on if it needs to be routed
	buffer = choose_tx_buffer_from_dest_module(message);
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	0018      	movs	r0, r3
 8002538:	f7ff ffca 	bl	80024d0 <choose_tx_buffer_from_dest_module>
 800253c:	0003      	movs	r3, r0
 800253e:	60bb      	str	r3, [r7, #8]

	// Handle the special case of a message that needs to be sent out to all busses (ID 0)
	if (dest_module == ALL_MODULES_ID)
 8002540:	193b      	adds	r3, r7, r4
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d128      	bne.n	800259a <rout_can_message+0x82>
			add_message_to_back(&tx_buffer_2, message);
		}
#endif
#if NUM_OF_BUSSES > 1
		// check to make sure the buffer is not full and the message did not come from this buffer
		if (!is_full(&tx_buffer_1)
 8002548:	4b2c      	ldr	r3, [pc, #176]	; (80025fc <rout_can_message+0xe4>)
 800254a:	0018      	movs	r0, r3
 800254c:	f000 f85e 	bl	800260c <is_full>
 8002550:	1e03      	subs	r3, r0, #0
 8002552:	d10d      	bne.n	8002570 <rout_can_message+0x58>
				&& &tx_buffer_1 != choose_tx_buffer_from_hcan(hcan))
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	0018      	movs	r0, r3
 8002558:	f7ff ffa4 	bl	80024a4 <choose_tx_buffer_from_hcan>
 800255c:	0002      	movs	r2, r0
 800255e:	4b27      	ldr	r3, [pc, #156]	; (80025fc <rout_can_message+0xe4>)
 8002560:	429a      	cmp	r2, r3
 8002562:	d005      	beq.n	8002570 <rout_can_message+0x58>
		{
			add_message_to_back(&tx_buffer_1, message);
 8002564:	683a      	ldr	r2, [r7, #0]
 8002566:	4b25      	ldr	r3, [pc, #148]	; (80025fc <rout_can_message+0xe4>)
 8002568:	0011      	movs	r1, r2
 800256a:	0018      	movs	r0, r3
 800256c:	f000 f87b 	bl	8002666 <add_message_to_back>
		}
#endif
		// check to make sure the buffer is not full and the message did not come from this buffer
		if (!is_full(&tx_buffer)
 8002570:	4b23      	ldr	r3, [pc, #140]	; (8002600 <rout_can_message+0xe8>)
 8002572:	0018      	movs	r0, r3
 8002574:	f000 f84a 	bl	800260c <is_full>
 8002578:	1e03      	subs	r3, r0, #0
 800257a:	d137      	bne.n	80025ec <rout_can_message+0xd4>
				&& &tx_buffer != choose_tx_buffer_from_hcan(hcan))
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	0018      	movs	r0, r3
 8002580:	f7ff ff90 	bl	80024a4 <choose_tx_buffer_from_hcan>
 8002584:	0002      	movs	r2, r0
 8002586:	4b1e      	ldr	r3, [pc, #120]	; (8002600 <rout_can_message+0xe8>)
 8002588:	429a      	cmp	r2, r3
 800258a:	d02f      	beq.n	80025ec <rout_can_message+0xd4>
		{
			add_message_to_back(&tx_buffer, message);
 800258c:	683a      	ldr	r2, [r7, #0]
 800258e:	4b1c      	ldr	r3, [pc, #112]	; (8002600 <rout_can_message+0xe8>)
 8002590:	0011      	movs	r1, r2
 8002592:	0018      	movs	r0, r3
 8002594:	f000 f867 	bl	8002666 <add_message_to_back>
		}

		return;
 8002598:	e028      	b.n	80025ec <rout_can_message+0xd4>
	}

	// Make sure this message isn't for the module that is acting as the router
	if (dest_module == this_module_id)
 800259a:	4b1a      	ldr	r3, [pc, #104]	; (8002604 <rout_can_message+0xec>)
 800259c:	781b      	ldrb	r3, [r3, #0]
 800259e:	220f      	movs	r2, #15
 80025a0:	18ba      	adds	r2, r7, r2
 80025a2:	7812      	ldrb	r2, [r2, #0]
 80025a4:	429a      	cmp	r2, r3
 80025a6:	d023      	beq.n	80025f0 <rout_can_message+0xd8>
		// This message is for the router module. Return and process the message as normal
		return;
	}

	// Determine if this message needs to be routed (if the destination module is on another bus)
	if (buffer == choose_tx_buffer_from_hcan(hcan))
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7ff ff7a 	bl	80024a4 <choose_tx_buffer_from_hcan>
 80025b0:	0002      	movs	r2, r0
 80025b2:	68bb      	ldr	r3, [r7, #8]
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d01d      	beq.n	80025f4 <rout_can_message+0xdc>
		// This message does not need to be routed. It came from the bus it should be on
		return;
	}

	// check to make sure the buffer is not full. If it is, the message will be discarded
	if (is_full(buffer))
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	0018      	movs	r0, r3
 80025bc:	f000 f826 	bl	800260c <is_full>
 80025c0:	1e03      	subs	r3, r0, #0
 80025c2:	d006      	beq.n	80025d2 <rout_can_message+0xba>
	{
		rx_buffer.fill_level--;
 80025c4:	4b10      	ldr	r3, [pc, #64]	; (8002608 <rout_can_message+0xf0>)
 80025c6:	799b      	ldrb	r3, [r3, #6]
 80025c8:	3b01      	subs	r3, #1
 80025ca:	b2da      	uxtb	r2, r3
 80025cc:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <rout_can_message+0xf0>)
 80025ce:	719a      	strb	r2, [r3, #6]
		return;
 80025d0:	e011      	b.n	80025f6 <rout_can_message+0xde>
	}

	// Add the message to the selected TX buffer
	add_message_to_back(buffer, message);
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	0011      	movs	r1, r2
 80025d8:	0018      	movs	r0, r3
 80025da:	f000 f844 	bl	8002666 <add_message_to_back>

	// Remove the message from the RX buffer, it is now on a TX buffer
	rx_buffer.fill_level--;
 80025de:	4b0a      	ldr	r3, [pc, #40]	; (8002608 <rout_can_message+0xf0>)
 80025e0:	799b      	ldrb	r3, [r3, #6]
 80025e2:	3b01      	subs	r3, #1
 80025e4:	b2da      	uxtb	r2, r3
 80025e6:	4b08      	ldr	r3, [pc, #32]	; (8002608 <rout_can_message+0xf0>)
 80025e8:	719a      	strb	r2, [r3, #6]
 80025ea:	e004      	b.n	80025f6 <rout_can_message+0xde>
		return;
 80025ec:	46c0      	nop			; (mov r8, r8)
 80025ee:	e002      	b.n	80025f6 <rout_can_message+0xde>
		return;
 80025f0:	46c0      	nop			; (mov r8, r8)
 80025f2:	e000      	b.n	80025f6 <rout_can_message+0xde>
		return;
 80025f4:	46c0      	nop			; (mov r8, r8)
}
 80025f6:	46bd      	mov	sp, r7
 80025f8:	b005      	add	sp, #20
 80025fa:	bd90      	pop	{r4, r7, pc}
 80025fc:	2000327c 	.word	0x2000327c
 8002600:	20003258 	.word	0x20003258
 8002604:	200032d8 	.word	0x200032d8
 8002608:	20003048 	.word	0x20003048

0800260c <is_full>:


// is_full
//  return true if the buffer is full, false otherwise
boolean is_full(CAN_MSG_RING_BUFFER* buffer)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b082      	sub	sp, #8
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
	if (buffer->fill_level >= buffer->size)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	799a      	ldrb	r2, [r3, #6]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	791b      	ldrb	r3, [r3, #4]
 800261c:	429a      	cmp	r2, r3
 800261e:	d301      	bcc.n	8002624 <is_full+0x18>
	{
		return TRUE;
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <is_full+0x1a>
	}

	return FALSE;
 8002624:	2300      	movs	r3, #0
}
 8002626:	0018      	movs	r0, r3
 8002628:	46bd      	mov	sp, r7
 800262a:	b002      	add	sp, #8
 800262c:	bd80      	pop	{r7, pc}

0800262e <get_from_buffer>:


// get_from_buffer
//  gets the message at index as if it was a normal array
CAN_MSG* get_from_buffer(CAN_MSG_RING_BUFFER* buffer, U8 index)
{
 800262e:	b590      	push	{r4, r7, lr}
 8002630:	b083      	sub	sp, #12
 8002632:	af00      	add	r7, sp, #0
 8002634:	6078      	str	r0, [r7, #4]
 8002636:	000a      	movs	r2, r1
 8002638:	1cfb      	adds	r3, r7, #3
 800263a:	701a      	strb	r2, [r3, #0]
	return buffer->message_buffer + ((buffer->head + index) % buffer->size);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681c      	ldr	r4, [r3, #0]
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	795b      	ldrb	r3, [r3, #5]
 8002644:	001a      	movs	r2, r3
 8002646:	1cfb      	adds	r3, r7, #3
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	18d2      	adds	r2, r2, r3
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	791b      	ldrb	r3, [r3, #4]
 8002650:	0019      	movs	r1, r3
 8002652:	0010      	movs	r0, r2
 8002654:	f7fd fec8 	bl	80003e8 <__aeabi_idivmod>
 8002658:	000b      	movs	r3, r1
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	18e3      	adds	r3, r4, r3
}
 800265e:	0018      	movs	r0, r3
 8002660:	46bd      	mov	sp, r7
 8002662:	b003      	add	sp, #12
 8002664:	bd90      	pop	{r4, r7, pc}

08002666 <add_message_to_back>:
// add_message_to_back
//  This function will add message to the first open slot in the ring buffer. Note no
//  error checking is done in this function, so it will need to be done somewhere else
//  before calling this function
void add_message_to_back(CAN_MSG_RING_BUFFER* buffer, CAN_MSG* message)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b084      	sub	sp, #16
 800266a:	af00      	add	r7, sp, #0
 800266c:	6078      	str	r0, [r7, #4]
 800266e:	6039      	str	r1, [r7, #0]
	CAN_MSG* buffer_message;
	U8 c;

	// set the message in the next open element in the buffer to message_to_add (by value, not by reference)
	buffer_message = get_from_buffer(buffer, buffer->fill_level);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	799a      	ldrb	r2, [r3, #6]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	0011      	movs	r1, r2
 8002678:	0018      	movs	r0, r3
 800267a:	f7ff ffd8 	bl	800262e <get_from_buffer>
 800267e:	0003      	movs	r3, r0
 8002680:	60bb      	str	r3, [r7, #8]

	buffer_message->id = message->id;
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	601a      	str	r2, [r3, #0]
	buffer_message->dlc = message->dlc;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	795a      	ldrb	r2, [r3, #5]
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	715a      	strb	r2, [r3, #5]
	buffer_message->rtr_bit = message->rtr_bit;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	791a      	ldrb	r2, [r3, #4]
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	711a      	strb	r2, [r3, #4]

	for (c = 0; c < buffer_message->dlc; c++)
 800269a:	230f      	movs	r3, #15
 800269c:	18fb      	adds	r3, r7, r3
 800269e:	2200      	movs	r2, #0
 80026a0:	701a      	strb	r2, [r3, #0]
 80026a2:	e010      	b.n	80026c6 <add_message_to_back+0x60>
	{
		buffer_message->data[c] = message->data[c];
 80026a4:	200f      	movs	r0, #15
 80026a6:	183b      	adds	r3, r7, r0
 80026a8:	781a      	ldrb	r2, [r3, #0]
 80026aa:	183b      	adds	r3, r7, r0
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	6839      	ldr	r1, [r7, #0]
 80026b0:	188a      	adds	r2, r1, r2
 80026b2:	7991      	ldrb	r1, [r2, #6]
 80026b4:	68ba      	ldr	r2, [r7, #8]
 80026b6:	18d3      	adds	r3, r2, r3
 80026b8:	1c0a      	adds	r2, r1, #0
 80026ba:	719a      	strb	r2, [r3, #6]
	for (c = 0; c < buffer_message->dlc; c++)
 80026bc:	183b      	adds	r3, r7, r0
 80026be:	781a      	ldrb	r2, [r3, #0]
 80026c0:	183b      	adds	r3, r7, r0
 80026c2:	3201      	adds	r2, #1
 80026c4:	701a      	strb	r2, [r3, #0]
 80026c6:	68bb      	ldr	r3, [r7, #8]
 80026c8:	795b      	ldrb	r3, [r3, #5]
 80026ca:	220f      	movs	r2, #15
 80026cc:	18ba      	adds	r2, r7, r2
 80026ce:	7812      	ldrb	r2, [r2, #0]
 80026d0:	429a      	cmp	r2, r3
 80026d2:	d3e7      	bcc.n	80026a4 <add_message_to_back+0x3e>
	}

	// adjust the fill_level to reflect the new message added
	buffer->fill_level++;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	799b      	ldrb	r3, [r3, #6]
 80026d8:	3301      	adds	r3, #1
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	719a      	strb	r2, [r3, #6]
}
 80026e0:	46c0      	nop			; (mov r8, r8)
 80026e2:	46bd      	mov	sp, r7
 80026e4:	b004      	add	sp, #16
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026ec:	f000 fc60 	bl	8002fb0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026f0:	f000 f83e 	bl	8002770 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026f4:	f000 f992 	bl	8002a1c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026f8:	f000 f960 	bl	80029bc <MX_USART2_UART_Init>
  MX_TIM3_Init();
 80026fc:	f000 f8c2 	bl	8002884 <MX_TIM3_Init>
  MX_CAN_Init();
 8002700:	f000 f88a 	bl	8002818 <MX_CAN_Init>
  MX_TIM14_Init();
 8002704:	f000 f934 	bl	8002970 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  /************** RUNNING CONFIG CALLS **************/

  ACM_Init();
 8002708:	f7ff f93c 	bl	8001984 <ACM_Init>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800270c:	f003 fb14 	bl	8005d38 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of start_update_ca */
  start_update_caHandle = osThreadNew(start_update_calculate_wing_angle, NULL, &start_update_ca_attributes);
 8002710:	4a0e      	ldr	r2, [pc, #56]	; (800274c <main+0x64>)
 8002712:	4b0f      	ldr	r3, [pc, #60]	; (8002750 <main+0x68>)
 8002714:	2100      	movs	r1, #0
 8002716:	0018      	movs	r0, r3
 8002718:	f003 fb68 	bl	8005dec <osThreadNew>
 800271c:	0002      	movs	r2, r0
 800271e:	4b0d      	ldr	r3, [pc, #52]	; (8002754 <main+0x6c>)
 8002720:	601a      	str	r2, [r3, #0]

  /* creation of actuate_wings */
  actuate_wingsHandle = osThreadNew(start_actuate_wings, NULL, &actuate_wings_attributes);
 8002722:	4a0d      	ldr	r2, [pc, #52]	; (8002758 <main+0x70>)
 8002724:	4b0d      	ldr	r3, [pc, #52]	; (800275c <main+0x74>)
 8002726:	2100      	movs	r1, #0
 8002728:	0018      	movs	r0, r3
 800272a:	f003 fb5f 	bl	8005dec <osThreadNew>
 800272e:	0002      	movs	r2, r0
 8002730:	4b0b      	ldr	r3, [pc, #44]	; (8002760 <main+0x78>)
 8002732:	601a      	str	r2, [r3, #0]

  /* creation of DRS_button */
  DRS_buttonHandle = osThreadNew(start_DRS_button, NULL, &DRS_button_attributes);
 8002734:	4a0b      	ldr	r2, [pc, #44]	; (8002764 <main+0x7c>)
 8002736:	4b0c      	ldr	r3, [pc, #48]	; (8002768 <main+0x80>)
 8002738:	2100      	movs	r1, #0
 800273a:	0018      	movs	r0, r3
 800273c:	f003 fb56 	bl	8005dec <osThreadNew>
 8002740:	0002      	movs	r2, r0
 8002742:	4b0a      	ldr	r3, [pc, #40]	; (800276c <main+0x84>)
 8002744:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002746:	f003 fb23 	bl	8005d90 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800274a:	e7fe      	b.n	800274a <main+0x62>
 800274c:	080082a4 	.word	0x080082a4
 8002750:	08002b0d 	.word	0x08002b0d
 8002754:	20003358 	.word	0x20003358
 8002758:	080082c8 	.word	0x080082c8
 800275c:	08002b31 	.word	0x08002b31
 8002760:	2000335c 	.word	0x2000335c
 8002764:	080082ec 	.word	0x080082ec
 8002768:	08002b45 	.word	0x08002b45
 800276c:	20003360 	.word	0x20003360

08002770 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002770:	b590      	push	{r4, r7, lr}
 8002772:	b099      	sub	sp, #100	; 0x64
 8002774:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002776:	242c      	movs	r4, #44	; 0x2c
 8002778:	193b      	adds	r3, r7, r4
 800277a:	0018      	movs	r0, r3
 800277c:	2334      	movs	r3, #52	; 0x34
 800277e:	001a      	movs	r2, r3
 8002780:	2100      	movs	r1, #0
 8002782:	f005 fd28 	bl	80081d6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002786:	231c      	movs	r3, #28
 8002788:	18fb      	adds	r3, r7, r3
 800278a:	0018      	movs	r0, r3
 800278c:	2310      	movs	r3, #16
 800278e:	001a      	movs	r2, r3
 8002790:	2100      	movs	r1, #0
 8002792:	f005 fd20 	bl	80081d6 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002796:	003b      	movs	r3, r7
 8002798:	0018      	movs	r0, r3
 800279a:	231c      	movs	r3, #28
 800279c:	001a      	movs	r2, r3
 800279e:	2100      	movs	r1, #0
 80027a0:	f005 fd19 	bl	80081d6 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80027a4:	193b      	adds	r3, r7, r4
 80027a6:	2220      	movs	r2, #32
 80027a8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80027aa:	193b      	adds	r3, r7, r4
 80027ac:	2201      	movs	r2, #1
 80027ae:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027b0:	193b      	adds	r3, r7, r4
 80027b2:	2200      	movs	r2, #0
 80027b4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027b6:	193b      	adds	r3, r7, r4
 80027b8:	0018      	movs	r0, r3
 80027ba:	f001 fad7 	bl	8003d6c <HAL_RCC_OscConfig>
 80027be:	1e03      	subs	r3, r0, #0
 80027c0:	d001      	beq.n	80027c6 <SystemClock_Config+0x56>
  {
    Error_Handler();
 80027c2:	f000 f9db 	bl	8002b7c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80027c6:	211c      	movs	r1, #28
 80027c8:	187b      	adds	r3, r7, r1
 80027ca:	2207      	movs	r2, #7
 80027cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80027ce:	187b      	adds	r3, r7, r1
 80027d0:	2203      	movs	r2, #3
 80027d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80027d4:	187b      	adds	r3, r7, r1
 80027d6:	2200      	movs	r2, #0
 80027d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80027da:	187b      	adds	r3, r7, r1
 80027dc:	2200      	movs	r2, #0
 80027de:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80027e0:	187b      	adds	r3, r7, r1
 80027e2:	2101      	movs	r1, #1
 80027e4:	0018      	movs	r0, r3
 80027e6:	f001 fe47 	bl	8004478 <HAL_RCC_ClockConfig>
 80027ea:	1e03      	subs	r3, r0, #0
 80027ec:	d001      	beq.n	80027f2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80027ee:	f000 f9c5 	bl	8002b7c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80027f2:	003b      	movs	r3, r7
 80027f4:	2202      	movs	r2, #2
 80027f6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80027f8:	003b      	movs	r3, r7
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027fe:	003b      	movs	r3, r7
 8002800:	0018      	movs	r0, r3
 8002802:	f001 ffdb 	bl	80047bc <HAL_RCCEx_PeriphCLKConfig>
 8002806:	1e03      	subs	r3, r0, #0
 8002808:	d001      	beq.n	800280e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800280a:	f000 f9b7 	bl	8002b7c <Error_Handler>
  }
}
 800280e:	46c0      	nop			; (mov r8, r8)
 8002810:	46bd      	mov	sp, r7
 8002812:	b019      	add	sp, #100	; 0x64
 8002814:	bd90      	pop	{r4, r7, pc}
	...

08002818 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 800281c:	4b17      	ldr	r3, [pc, #92]	; (800287c <MX_CAN_Init+0x64>)
 800281e:	4a18      	ldr	r2, [pc, #96]	; (8002880 <MX_CAN_Init+0x68>)
 8002820:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 6;
 8002822:	4b16      	ldr	r3, [pc, #88]	; (800287c <MX_CAN_Init+0x64>)
 8002824:	2206      	movs	r2, #6
 8002826:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8002828:	4b14      	ldr	r3, [pc, #80]	; (800287c <MX_CAN_Init+0x64>)
 800282a:	2200      	movs	r2, #0
 800282c:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800282e:	4b13      	ldr	r3, [pc, #76]	; (800287c <MX_CAN_Init+0x64>)
 8002830:	2200      	movs	r2, #0
 8002832:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_6TQ;
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <MX_CAN_Init+0x64>)
 8002836:	22a0      	movs	r2, #160	; 0xa0
 8002838:	02d2      	lsls	r2, r2, #11
 800283a:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800283c:	4b0f      	ldr	r3, [pc, #60]	; (800287c <MX_CAN_Init+0x64>)
 800283e:	2200      	movs	r2, #0
 8002840:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8002842:	4b0e      	ldr	r3, [pc, #56]	; (800287c <MX_CAN_Init+0x64>)
 8002844:	2200      	movs	r2, #0
 8002846:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <MX_CAN_Init+0x64>)
 800284a:	2201      	movs	r2, #1
 800284c:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 800284e:	4b0b      	ldr	r3, [pc, #44]	; (800287c <MX_CAN_Init+0x64>)
 8002850:	2201      	movs	r2, #1
 8002852:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8002854:	4b09      	ldr	r3, [pc, #36]	; (800287c <MX_CAN_Init+0x64>)
 8002856:	2200      	movs	r2, #0
 8002858:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800285a:	4b08      	ldr	r3, [pc, #32]	; (800287c <MX_CAN_Init+0x64>)
 800285c:	2200      	movs	r2, #0
 800285e:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8002860:	4b06      	ldr	r3, [pc, #24]	; (800287c <MX_CAN_Init+0x64>)
 8002862:	2200      	movs	r2, #0
 8002864:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <MX_CAN_Init+0x64>)
 8002868:	0018      	movs	r0, r3
 800286a:	f000 fbd1 	bl	8003010 <HAL_CAN_Init>
 800286e:	1e03      	subs	r3, r0, #0
 8002870:	d001      	beq.n	8002876 <MX_CAN_Init+0x5e>
  {
    Error_Handler();
 8002872:	f000 f983 	bl	8002b7c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8002876:	46c0      	nop			; (mov r8, r8)
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	200032f0 	.word	0x200032f0
 8002880:	40006400 	.word	0x40006400

08002884 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b08a      	sub	sp, #40	; 0x28
 8002888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288a:	2320      	movs	r3, #32
 800288c:	18fb      	adds	r3, r7, r3
 800288e:	0018      	movs	r0, r3
 8002890:	2308      	movs	r3, #8
 8002892:	001a      	movs	r2, r3
 8002894:	2100      	movs	r1, #0
 8002896:	f005 fc9e 	bl	80081d6 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800289a:	1d3b      	adds	r3, r7, #4
 800289c:	0018      	movs	r0, r3
 800289e:	231c      	movs	r3, #28
 80028a0:	001a      	movs	r2, r3
 80028a2:	2100      	movs	r1, #0
 80028a4:	f005 fc97 	bl	80081d6 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80028a8:	4b2e      	ldr	r3, [pc, #184]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028aa:	4a2f      	ldr	r2, [pc, #188]	; (8002968 <MX_TIM3_Init+0xe4>)
 80028ac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 16;
 80028ae:	4b2d      	ldr	r3, [pc, #180]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028b0:	2210      	movs	r2, #16
 80028b2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028b4:	4b2b      	ldr	r3, [pc, #172]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 60000;
 80028ba:	4b2a      	ldr	r3, [pc, #168]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028bc:	4a2b      	ldr	r2, [pc, #172]	; (800296c <MX_TIM3_Init+0xe8>)
 80028be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028c0:	4b28      	ldr	r3, [pc, #160]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028c6:	4b27      	ldr	r3, [pc, #156]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80028cc:	4b25      	ldr	r3, [pc, #148]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028ce:	0018      	movs	r0, r3
 80028d0:	f002 f8c2 	bl	8004a58 <HAL_TIM_PWM_Init>
 80028d4:	1e03      	subs	r3, r0, #0
 80028d6:	d001      	beq.n	80028dc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80028d8:	f000 f950 	bl	8002b7c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028dc:	2120      	movs	r1, #32
 80028de:	187b      	adds	r3, r7, r1
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028e4:	187b      	adds	r3, r7, r1
 80028e6:	2200      	movs	r2, #0
 80028e8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028ea:	187a      	adds	r2, r7, r1
 80028ec:	4b1d      	ldr	r3, [pc, #116]	; (8002964 <MX_TIM3_Init+0xe0>)
 80028ee:	0011      	movs	r1, r2
 80028f0:	0018      	movs	r0, r3
 80028f2:	f002 fe1b 	bl	800552c <HAL_TIMEx_MasterConfigSynchronization>
 80028f6:	1e03      	subs	r3, r0, #0
 80028f8:	d001      	beq.n	80028fe <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80028fa:	f000 f93f 	bl	8002b7c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80028fe:	1d3b      	adds	r3, r7, #4
 8002900:	2260      	movs	r2, #96	; 0x60
 8002902:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8002904:	1d3b      	adds	r3, r7, #4
 8002906:	2200      	movs	r2, #0
 8002908:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800290a:	1d3b      	adds	r3, r7, #4
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	2200      	movs	r2, #0
 8002914:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002916:	1d39      	adds	r1, r7, #4
 8002918:	4b12      	ldr	r3, [pc, #72]	; (8002964 <MX_TIM3_Init+0xe0>)
 800291a:	2200      	movs	r2, #0
 800291c:	0018      	movs	r0, r3
 800291e:	f002 fa8d 	bl	8004e3c <HAL_TIM_PWM_ConfigChannel>
 8002922:	1e03      	subs	r3, r0, #0
 8002924:	d001      	beq.n	800292a <MX_TIM3_Init+0xa6>
  {
    Error_Handler();
 8002926:	f000 f929 	bl	8002b7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800292a:	1d39      	adds	r1, r7, #4
 800292c:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <MX_TIM3_Init+0xe0>)
 800292e:	2204      	movs	r2, #4
 8002930:	0018      	movs	r0, r3
 8002932:	f002 fa83 	bl	8004e3c <HAL_TIM_PWM_ConfigChannel>
 8002936:	1e03      	subs	r3, r0, #0
 8002938:	d001      	beq.n	800293e <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 800293a:	f000 f91f 	bl	8002b7c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800293e:	1d39      	adds	r1, r7, #4
 8002940:	4b08      	ldr	r3, [pc, #32]	; (8002964 <MX_TIM3_Init+0xe0>)
 8002942:	2208      	movs	r2, #8
 8002944:	0018      	movs	r0, r3
 8002946:	f002 fa79 	bl	8004e3c <HAL_TIM_PWM_ConfigChannel>
 800294a:	1e03      	subs	r3, r0, #0
 800294c:	d001      	beq.n	8002952 <MX_TIM3_Init+0xce>
  {
    Error_Handler();
 800294e:	f000 f915 	bl	8002b7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002952:	4b04      	ldr	r3, [pc, #16]	; (8002964 <MX_TIM3_Init+0xe0>)
 8002954:	0018      	movs	r0, r3
 8002956:	f000 f9cf 	bl	8002cf8 <HAL_TIM_MspPostInit>

}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	46bd      	mov	sp, r7
 800295e:	b00a      	add	sp, #40	; 0x28
 8002960:	bd80      	pop	{r7, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	20003318 	.word	0x20003318
 8002968:	40000400 	.word	0x40000400
 800296c:	0000ea60 	.word	0x0000ea60

08002970 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002974:	4b0e      	ldr	r3, [pc, #56]	; (80029b0 <MX_TIM14_Init+0x40>)
 8002976:	4a0f      	ldr	r2, [pc, #60]	; (80029b4 <MX_TIM14_Init+0x44>)
 8002978:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 183;
 800297a:	4b0d      	ldr	r3, [pc, #52]	; (80029b0 <MX_TIM14_Init+0x40>)
 800297c:	22b7      	movs	r2, #183	; 0xb7
 800297e:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002980:	4b0b      	ldr	r3, [pc, #44]	; (80029b0 <MX_TIM14_Init+0x40>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002986:	4b0a      	ldr	r3, [pc, #40]	; (80029b0 <MX_TIM14_Init+0x40>)
 8002988:	4a0b      	ldr	r2, [pc, #44]	; (80029b8 <MX_TIM14_Init+0x48>)
 800298a:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800298c:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <MX_TIM14_Init+0x40>)
 800298e:	2200      	movs	r2, #0
 8002990:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002992:	4b07      	ldr	r3, [pc, #28]	; (80029b0 <MX_TIM14_Init+0x40>)
 8002994:	2200      	movs	r2, #0
 8002996:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002998:	4b05      	ldr	r3, [pc, #20]	; (80029b0 <MX_TIM14_Init+0x40>)
 800299a:	0018      	movs	r0, r3
 800299c:	f002 f80e 	bl	80049bc <HAL_TIM_Base_Init>
 80029a0:	1e03      	subs	r3, r0, #0
 80029a2:	d001      	beq.n	80029a8 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 80029a4:	f000 f8ea 	bl	8002b7c <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 80029a8:	46c0      	nop			; (mov r8, r8)
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	46c0      	nop			; (mov r8, r8)
 80029b0:	200033e4 	.word	0x200033e4
 80029b4:	40002000 	.word	0x40002000
 80029b8:	0000ffff 	.word	0x0000ffff

080029bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029c0:	4b14      	ldr	r3, [pc, #80]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029c2:	4a15      	ldr	r2, [pc, #84]	; (8002a18 <MX_USART2_UART_Init+0x5c>)
 80029c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80029c6:	4b13      	ldr	r3, [pc, #76]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029c8:	2296      	movs	r2, #150	; 0x96
 80029ca:	0212      	lsls	r2, r2, #8
 80029cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029ce:	4b11      	ldr	r3, [pc, #68]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029d4:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029da:	4b0e      	ldr	r3, [pc, #56]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029dc:	2200      	movs	r2, #0
 80029de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029e0:	4b0c      	ldr	r3, [pc, #48]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029e2:	220c      	movs	r2, #12
 80029e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029e6:	4b0b      	ldr	r3, [pc, #44]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80029ec:	4b09      	ldr	r3, [pc, #36]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80029f2:	4b08      	ldr	r3, [pc, #32]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80029f8:	4b06      	ldr	r3, [pc, #24]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80029fe:	4b05      	ldr	r3, [pc, #20]	; (8002a14 <MX_USART2_UART_Init+0x58>)
 8002a00:	0018      	movs	r0, r3
 8002a02:	f002 fe01 	bl	8005608 <HAL_UART_Init>
 8002a06:	1e03      	subs	r3, r0, #0
 8002a08:	d001      	beq.n	8002a0e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002a0a:	f000 f8b7 	bl	8002b7c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	20003364 	.word	0x20003364
 8002a18:	40004400 	.word	0x40004400

08002a1c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b08b      	sub	sp, #44	; 0x2c
 8002a20:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a22:	2414      	movs	r4, #20
 8002a24:	193b      	adds	r3, r7, r4
 8002a26:	0018      	movs	r0, r3
 8002a28:	2314      	movs	r3, #20
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f005 fbd2 	bl	80081d6 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a32:	4b33      	ldr	r3, [pc, #204]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	4b32      	ldr	r3, [pc, #200]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a38:	2180      	movs	r1, #128	; 0x80
 8002a3a:	0309      	lsls	r1, r1, #12
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	615a      	str	r2, [r3, #20]
 8002a40:	4b2f      	ldr	r3, [pc, #188]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a42:	695a      	ldr	r2, [r3, #20]
 8002a44:	2380      	movs	r3, #128	; 0x80
 8002a46:	031b      	lsls	r3, r3, #12
 8002a48:	4013      	ands	r3, r2
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002a4e:	4b2c      	ldr	r3, [pc, #176]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	4b2b      	ldr	r3, [pc, #172]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a54:	2180      	movs	r1, #128	; 0x80
 8002a56:	03c9      	lsls	r1, r1, #15
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	615a      	str	r2, [r3, #20]
 8002a5c:	4b28      	ldr	r3, [pc, #160]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a5e:	695a      	ldr	r2, [r3, #20]
 8002a60:	2380      	movs	r3, #128	; 0x80
 8002a62:	03db      	lsls	r3, r3, #15
 8002a64:	4013      	ands	r3, r2
 8002a66:	60fb      	str	r3, [r7, #12]
 8002a68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a6a:	4b25      	ldr	r3, [pc, #148]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a6c:	695a      	ldr	r2, [r3, #20]
 8002a6e:	4b24      	ldr	r3, [pc, #144]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a70:	2180      	movs	r1, #128	; 0x80
 8002a72:	0289      	lsls	r1, r1, #10
 8002a74:	430a      	orrs	r2, r1
 8002a76:	615a      	str	r2, [r3, #20]
 8002a78:	4b21      	ldr	r3, [pc, #132]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a7a:	695a      	ldr	r2, [r3, #20]
 8002a7c:	2380      	movs	r3, #128	; 0x80
 8002a7e:	029b      	lsls	r3, r3, #10
 8002a80:	4013      	ands	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
 8002a84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a86:	4b1e      	ldr	r3, [pc, #120]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a88:	695a      	ldr	r2, [r3, #20]
 8002a8a:	4b1d      	ldr	r3, [pc, #116]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a8c:	2180      	movs	r1, #128	; 0x80
 8002a8e:	02c9      	lsls	r1, r1, #11
 8002a90:	430a      	orrs	r2, r1
 8002a92:	615a      	str	r2, [r3, #20]
 8002a94:	4b1a      	ldr	r3, [pc, #104]	; (8002b00 <MX_GPIO_Init+0xe4>)
 8002a96:	695a      	ldr	r2, [r3, #20]
 8002a98:	2380      	movs	r3, #128	; 0x80
 8002a9a:	02db      	lsls	r3, r3, #11
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002aa2:	2390      	movs	r3, #144	; 0x90
 8002aa4:	05db      	lsls	r3, r3, #23
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2120      	movs	r1, #32
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f001 f941 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002ab0:	193b      	adds	r3, r7, r4
 8002ab2:	2280      	movs	r2, #128	; 0x80
 8002ab4:	0192      	lsls	r2, r2, #6
 8002ab6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ab8:	193b      	adds	r3, r7, r4
 8002aba:	4a12      	ldr	r2, [pc, #72]	; (8002b04 <MX_GPIO_Init+0xe8>)
 8002abc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002abe:	193b      	adds	r3, r7, r4
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002ac4:	193b      	adds	r3, r7, r4
 8002ac6:	4a10      	ldr	r2, [pc, #64]	; (8002b08 <MX_GPIO_Init+0xec>)
 8002ac8:	0019      	movs	r1, r3
 8002aca:	0010      	movs	r0, r2
 8002acc:	f000 ff9c 	bl	8003a08 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002ad0:	0021      	movs	r1, r4
 8002ad2:	187b      	adds	r3, r7, r1
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ad8:	187b      	adds	r3, r7, r1
 8002ada:	2201      	movs	r2, #1
 8002adc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002aea:	187a      	adds	r2, r7, r1
 8002aec:	2390      	movs	r3, #144	; 0x90
 8002aee:	05db      	lsls	r3, r3, #23
 8002af0:	0011      	movs	r1, r2
 8002af2:	0018      	movs	r0, r3
 8002af4:	f000 ff88 	bl	8003a08 <HAL_GPIO_Init>

}
 8002af8:	46c0      	nop			; (mov r8, r8)
 8002afa:	46bd      	mov	sp, r7
 8002afc:	b00b      	add	sp, #44	; 0x2c
 8002afe:	bd90      	pop	{r4, r7, pc}
 8002b00:	40021000 	.word	0x40021000
 8002b04:	10210000 	.word	0x10210000
 8002b08:	48000800 	.word	0x48000800

08002b0c <start_update_calculate_wing_angle>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_start_update_calculate_wing_angle */
void start_update_calculate_wing_angle(void *argument)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  //update the data
	  update_data();
 8002b14:	f7fe ff7a 	bl	8001a0c <update_data>

	  //Pick all of the necessary values that should be used for calculation
	  arbitrate_acceleration();
 8002b18:	f7ff f920 	bl	8001d5c <arbitrate_acceleration>
	  arbitrate_speed();
 8002b1c:	f7ff fa68 	bl	8001ff0 <arbitrate_speed>
	  arbitrate_steering_angle();
 8002b20:	f7ff fb38 	bl	8002194 <arbitrate_steering_angle>

	  calculate_wing_angle();
 8002b24:	f7ff f836 	bl	8001b94 <calculate_wing_angle>

	  osDelay(1);
 8002b28:	2001      	movs	r0, #1
 8002b2a:	f003 fa07 	bl	8005f3c <osDelay>
	  update_data();
 8002b2e:	e7f1      	b.n	8002b14 <start_update_calculate_wing_angle+0x8>

08002b30 <start_actuate_wings>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_actuate_wings */
void start_actuate_wings(void *argument)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b082      	sub	sp, #8
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_actuate_wings */
  /* Infinite loop */
  for(;;)
  {
	  // send information to the servos
	  output_angles();
 8002b38:	f7ff fb92 	bl	8002260 <output_angles>
	  osDelay(1);
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	f003 f9fd 	bl	8005f3c <osDelay>
	  output_angles();
 8002b42:	e7f9      	b.n	8002b38 <start_actuate_wings+0x8>

08002b44 <start_DRS_button>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_start_DRS_button */
void start_DRS_button(void *argument)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b082      	sub	sp, #8
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN start_DRS_button */
  /* Infinite loop */
  for(;;)
  {
	  get_btn_state();
 8002b4c:	f7ff fc28 	bl	80023a0 <get_btn_state>
	  osDelay(1);
 8002b50:	2001      	movs	r0, #1
 8002b52:	f003 f9f3 	bl	8005f3c <osDelay>
	  get_btn_state();
 8002b56:	e7f9      	b.n	8002b4c <start_DRS_button+0x8>

08002b58 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d101      	bne.n	8002b6e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002b6a:	f000 fa35 	bl	8002fd8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b6e:	46c0      	nop			; (mov r8, r8)
 8002b70:	46bd      	mov	sp, r7
 8002b72:	b002      	add	sp, #8
 8002b74:	bd80      	pop	{r7, pc}
 8002b76:	46c0      	nop			; (mov r8, r8)
 8002b78:	40001000 	.word	0x40001000

08002b7c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b80:	46c0      	nop			; (mov r8, r8)
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bd80      	pop	{r7, pc}
	...

08002b88 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b8e:	4b0f      	ldr	r3, [pc, #60]	; (8002bcc <HAL_MspInit+0x44>)
 8002b90:	699a      	ldr	r2, [r3, #24]
 8002b92:	4b0e      	ldr	r3, [pc, #56]	; (8002bcc <HAL_MspInit+0x44>)
 8002b94:	2101      	movs	r1, #1
 8002b96:	430a      	orrs	r2, r1
 8002b98:	619a      	str	r2, [r3, #24]
 8002b9a:	4b0c      	ldr	r3, [pc, #48]	; (8002bcc <HAL_MspInit+0x44>)
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	607b      	str	r3, [r7, #4]
 8002ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ba6:	4b09      	ldr	r3, [pc, #36]	; (8002bcc <HAL_MspInit+0x44>)
 8002ba8:	69da      	ldr	r2, [r3, #28]
 8002baa:	4b08      	ldr	r3, [pc, #32]	; (8002bcc <HAL_MspInit+0x44>)
 8002bac:	2180      	movs	r1, #128	; 0x80
 8002bae:	0549      	lsls	r1, r1, #21
 8002bb0:	430a      	orrs	r2, r1
 8002bb2:	61da      	str	r2, [r3, #28]
 8002bb4:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <HAL_MspInit+0x44>)
 8002bb6:	69da      	ldr	r2, [r3, #28]
 8002bb8:	2380      	movs	r3, #128	; 0x80
 8002bba:	055b      	lsls	r3, r3, #21
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc2:	46c0      	nop			; (mov r8, r8)
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	b002      	add	sp, #8
 8002bc8:	bd80      	pop	{r7, pc}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	40021000 	.word	0x40021000

08002bd0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b08a      	sub	sp, #40	; 0x28
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bd8:	2314      	movs	r3, #20
 8002bda:	18fb      	adds	r3, r7, r3
 8002bdc:	0018      	movs	r0, r3
 8002bde:	2314      	movs	r3, #20
 8002be0:	001a      	movs	r2, r3
 8002be2:	2100      	movs	r1, #0
 8002be4:	f005 faf7 	bl	80081d6 <memset>
  if(hcan->Instance==CAN)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a20      	ldr	r2, [pc, #128]	; (8002c70 <HAL_CAN_MspInit+0xa0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d13a      	bne.n	8002c68 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002bf2:	4b20      	ldr	r3, [pc, #128]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002bf4:	69da      	ldr	r2, [r3, #28]
 8002bf6:	4b1f      	ldr	r3, [pc, #124]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002bf8:	2180      	movs	r1, #128	; 0x80
 8002bfa:	0489      	lsls	r1, r1, #18
 8002bfc:	430a      	orrs	r2, r1
 8002bfe:	61da      	str	r2, [r3, #28]
 8002c00:	4b1c      	ldr	r3, [pc, #112]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002c02:	69da      	ldr	r2, [r3, #28]
 8002c04:	2380      	movs	r3, #128	; 0x80
 8002c06:	049b      	lsls	r3, r3, #18
 8002c08:	4013      	ands	r3, r2
 8002c0a:	613b      	str	r3, [r7, #16]
 8002c0c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	4b19      	ldr	r3, [pc, #100]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002c10:	695a      	ldr	r2, [r3, #20]
 8002c12:	4b18      	ldr	r3, [pc, #96]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002c14:	2180      	movs	r1, #128	; 0x80
 8002c16:	02c9      	lsls	r1, r1, #11
 8002c18:	430a      	orrs	r2, r1
 8002c1a:	615a      	str	r2, [r3, #20]
 8002c1c:	4b15      	ldr	r3, [pc, #84]	; (8002c74 <HAL_CAN_MspInit+0xa4>)
 8002c1e:	695a      	ldr	r2, [r3, #20]
 8002c20:	2380      	movs	r3, #128	; 0x80
 8002c22:	02db      	lsls	r3, r3, #11
 8002c24:	4013      	ands	r3, r2
 8002c26:	60fb      	str	r3, [r7, #12]
 8002c28:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c2a:	2114      	movs	r1, #20
 8002c2c:	187b      	adds	r3, r7, r1
 8002c2e:	22c0      	movs	r2, #192	; 0xc0
 8002c30:	0092      	lsls	r2, r2, #2
 8002c32:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	187b      	adds	r3, r7, r1
 8002c36:	2202      	movs	r2, #2
 8002c38:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	187b      	adds	r3, r7, r1
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c40:	187b      	adds	r3, r7, r1
 8002c42:	2203      	movs	r2, #3
 8002c44:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8002c46:	187b      	adds	r3, r7, r1
 8002c48:	2204      	movs	r2, #4
 8002c4a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c4c:	187b      	adds	r3, r7, r1
 8002c4e:	4a0a      	ldr	r2, [pc, #40]	; (8002c78 <HAL_CAN_MspInit+0xa8>)
 8002c50:	0019      	movs	r1, r3
 8002c52:	0010      	movs	r0, r2
 8002c54:	f000 fed8 	bl	8003a08 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	201e      	movs	r0, #30
 8002c5e:	f000 fead 	bl	80039bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8002c62:	201e      	movs	r0, #30
 8002c64:	f000 febf 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8002c68:	46c0      	nop			; (mov r8, r8)
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	b00a      	add	sp, #40	; 0x28
 8002c6e:	bd80      	pop	{r7, pc}
 8002c70:	40006400 	.word	0x40006400
 8002c74:	40021000 	.word	0x40021000
 8002c78:	48000400 	.word	0x48000400

08002c7c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b084      	sub	sp, #16
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a09      	ldr	r2, [pc, #36]	; (8002cb0 <HAL_TIM_PWM_MspInit+0x34>)
 8002c8a:	4293      	cmp	r3, r2
 8002c8c:	d10b      	bne.n	8002ca6 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c8e:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <HAL_TIM_PWM_MspInit+0x38>)
 8002c90:	69da      	ldr	r2, [r3, #28]
 8002c92:	4b08      	ldr	r3, [pc, #32]	; (8002cb4 <HAL_TIM_PWM_MspInit+0x38>)
 8002c94:	2102      	movs	r1, #2
 8002c96:	430a      	orrs	r2, r1
 8002c98:	61da      	str	r2, [r3, #28]
 8002c9a:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <HAL_TIM_PWM_MspInit+0x38>)
 8002c9c:	69db      	ldr	r3, [r3, #28]
 8002c9e:	2202      	movs	r2, #2
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
 8002ca4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	b004      	add	sp, #16
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	46c0      	nop			; (mov r8, r8)
 8002cb0:	40000400 	.word	0x40000400
 8002cb4:	40021000 	.word	0x40021000

08002cb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <HAL_TIM_Base_MspInit+0x38>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d10d      	bne.n	8002ce6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 8002cca:	4b0a      	ldr	r3, [pc, #40]	; (8002cf4 <HAL_TIM_Base_MspInit+0x3c>)
 8002ccc:	69da      	ldr	r2, [r3, #28]
 8002cce:	4b09      	ldr	r3, [pc, #36]	; (8002cf4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cd0:	2180      	movs	r1, #128	; 0x80
 8002cd2:	0049      	lsls	r1, r1, #1
 8002cd4:	430a      	orrs	r2, r1
 8002cd6:	61da      	str	r2, [r3, #28]
 8002cd8:	4b06      	ldr	r3, [pc, #24]	; (8002cf4 <HAL_TIM_Base_MspInit+0x3c>)
 8002cda:	69da      	ldr	r2, [r3, #28]
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	60fb      	str	r3, [r7, #12]
 8002ce4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002ce6:	46c0      	nop			; (mov r8, r8)
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	b004      	add	sp, #16
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	40002000 	.word	0x40002000
 8002cf4:	40021000 	.word	0x40021000

08002cf8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b08b      	sub	sp, #44	; 0x2c
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d00:	2314      	movs	r3, #20
 8002d02:	18fb      	adds	r3, r7, r3
 8002d04:	0018      	movs	r0, r3
 8002d06:	2314      	movs	r3, #20
 8002d08:	001a      	movs	r2, r3
 8002d0a:	2100      	movs	r1, #0
 8002d0c:	f005 fa63 	bl	80081d6 <memset>
  if(htim->Instance==TIM3)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a27      	ldr	r2, [pc, #156]	; (8002db4 <HAL_TIM_MspPostInit+0xbc>)
 8002d16:	4293      	cmp	r3, r2
 8002d18:	d148      	bne.n	8002dac <HAL_TIM_MspPostInit+0xb4>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	4b27      	ldr	r3, [pc, #156]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d1c:	695a      	ldr	r2, [r3, #20]
 8002d1e:	4b26      	ldr	r3, [pc, #152]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d20:	2180      	movs	r1, #128	; 0x80
 8002d22:	0289      	lsls	r1, r1, #10
 8002d24:	430a      	orrs	r2, r1
 8002d26:	615a      	str	r2, [r3, #20]
 8002d28:	4b23      	ldr	r3, [pc, #140]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d2a:	695a      	ldr	r2, [r3, #20]
 8002d2c:	2380      	movs	r3, #128	; 0x80
 8002d2e:	029b      	lsls	r3, r3, #10
 8002d30:	4013      	ands	r3, r2
 8002d32:	613b      	str	r3, [r7, #16]
 8002d34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d36:	4b20      	ldr	r3, [pc, #128]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	4b1f      	ldr	r3, [pc, #124]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d3c:	2180      	movs	r1, #128	; 0x80
 8002d3e:	02c9      	lsls	r1, r1, #11
 8002d40:	430a      	orrs	r2, r1
 8002d42:	615a      	str	r2, [r3, #20]
 8002d44:	4b1c      	ldr	r3, [pc, #112]	; (8002db8 <HAL_TIM_MspPostInit+0xc0>)
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	2380      	movs	r3, #128	; 0x80
 8002d4a:	02db      	lsls	r3, r3, #11
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	60fb      	str	r3, [r7, #12]
 8002d50:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d52:	2414      	movs	r4, #20
 8002d54:	193b      	adds	r3, r7, r4
 8002d56:	22c0      	movs	r2, #192	; 0xc0
 8002d58:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d5a:	193b      	adds	r3, r7, r4
 8002d5c:	2202      	movs	r2, #2
 8002d5e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d60:	193b      	adds	r3, r7, r4
 8002d62:	2200      	movs	r2, #0
 8002d64:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d66:	193b      	adds	r3, r7, r4
 8002d68:	2200      	movs	r2, #0
 8002d6a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002d6c:	193b      	adds	r3, r7, r4
 8002d6e:	2201      	movs	r2, #1
 8002d70:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d72:	193a      	adds	r2, r7, r4
 8002d74:	2390      	movs	r3, #144	; 0x90
 8002d76:	05db      	lsls	r3, r3, #23
 8002d78:	0011      	movs	r1, r2
 8002d7a:	0018      	movs	r0, r3
 8002d7c:	f000 fe44 	bl	8003a08 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002d80:	0021      	movs	r1, r4
 8002d82:	187b      	adds	r3, r7, r1
 8002d84:	2201      	movs	r2, #1
 8002d86:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d88:	187b      	adds	r3, r7, r1
 8002d8a:	2202      	movs	r2, #2
 8002d8c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8e:	187b      	adds	r3, r7, r1
 8002d90:	2200      	movs	r2, #0
 8002d92:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d94:	187b      	adds	r3, r7, r1
 8002d96:	2200      	movs	r2, #0
 8002d98:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8002d9a:	187b      	adds	r3, r7, r1
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002da0:	187b      	adds	r3, r7, r1
 8002da2:	4a06      	ldr	r2, [pc, #24]	; (8002dbc <HAL_TIM_MspPostInit+0xc4>)
 8002da4:	0019      	movs	r1, r3
 8002da6:	0010      	movs	r0, r2
 8002da8:	f000 fe2e 	bl	8003a08 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002dac:	46c0      	nop			; (mov r8, r8)
 8002dae:	46bd      	mov	sp, r7
 8002db0:	b00b      	add	sp, #44	; 0x2c
 8002db2:	bd90      	pop	{r4, r7, pc}
 8002db4:	40000400 	.word	0x40000400
 8002db8:	40021000 	.word	0x40021000
 8002dbc:	48000400 	.word	0x48000400

08002dc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b08a      	sub	sp, #40	; 0x28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dc8:	2314      	movs	r3, #20
 8002dca:	18fb      	adds	r3, r7, r3
 8002dcc:	0018      	movs	r0, r3
 8002dce:	2314      	movs	r3, #20
 8002dd0:	001a      	movs	r2, r3
 8002dd2:	2100      	movs	r1, #0
 8002dd4:	f005 f9ff 	bl	80081d6 <memset>
  if(huart->Instance==USART2)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a1c      	ldr	r2, [pc, #112]	; (8002e50 <HAL_UART_MspInit+0x90>)
 8002dde:	4293      	cmp	r3, r2
 8002de0:	d132      	bne.n	8002e48 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002de2:	4b1c      	ldr	r3, [pc, #112]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002de4:	69da      	ldr	r2, [r3, #28]
 8002de6:	4b1b      	ldr	r3, [pc, #108]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002de8:	2180      	movs	r1, #128	; 0x80
 8002dea:	0289      	lsls	r1, r1, #10
 8002dec:	430a      	orrs	r2, r1
 8002dee:	61da      	str	r2, [r3, #28]
 8002df0:	4b18      	ldr	r3, [pc, #96]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002df2:	69da      	ldr	r2, [r3, #28]
 8002df4:	2380      	movs	r3, #128	; 0x80
 8002df6:	029b      	lsls	r3, r3, #10
 8002df8:	4013      	ands	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
 8002dfc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dfe:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002e00:	695a      	ldr	r2, [r3, #20]
 8002e02:	4b14      	ldr	r3, [pc, #80]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002e04:	2180      	movs	r1, #128	; 0x80
 8002e06:	0289      	lsls	r1, r1, #10
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	615a      	str	r2, [r3, #20]
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <HAL_UART_MspInit+0x94>)
 8002e0e:	695a      	ldr	r2, [r3, #20]
 8002e10:	2380      	movs	r3, #128	; 0x80
 8002e12:	029b      	lsls	r3, r3, #10
 8002e14:	4013      	ands	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]
 8002e18:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002e1a:	2114      	movs	r1, #20
 8002e1c:	187b      	adds	r3, r7, r1
 8002e1e:	220c      	movs	r2, #12
 8002e20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e22:	187b      	adds	r3, r7, r1
 8002e24:	2202      	movs	r2, #2
 8002e26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e28:	187b      	adds	r3, r7, r1
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	187b      	adds	r3, r7, r1
 8002e30:	2200      	movs	r2, #0
 8002e32:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8002e34:	187b      	adds	r3, r7, r1
 8002e36:	2201      	movs	r2, #1
 8002e38:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e3a:	187a      	adds	r2, r7, r1
 8002e3c:	2390      	movs	r3, #144	; 0x90
 8002e3e:	05db      	lsls	r3, r3, #23
 8002e40:	0011      	movs	r1, r2
 8002e42:	0018      	movs	r0, r3
 8002e44:	f000 fde0 	bl	8003a08 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002e48:	46c0      	nop			; (mov r8, r8)
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b00a      	add	sp, #40	; 0x28
 8002e4e:	bd80      	pop	{r7, pc}
 8002e50:	40004400 	.word	0x40004400
 8002e54:	40021000 	.word	0x40021000

08002e58 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08a      	sub	sp, #40	; 0x28
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002e60:	2300      	movs	r3, #0
 8002e62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8002e64:	2300      	movs	r3, #0
 8002e66:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	0019      	movs	r1, r3
 8002e6e:	2011      	movs	r0, #17
 8002e70:	f000 fda4 	bl	80039bc <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002e74:	2011      	movs	r0, #17
 8002e76:	f000 fdb6 	bl	80039e6 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002e7a:	4b20      	ldr	r3, [pc, #128]	; (8002efc <HAL_InitTick+0xa4>)
 8002e7c:	69da      	ldr	r2, [r3, #28]
 8002e7e:	4b1f      	ldr	r3, [pc, #124]	; (8002efc <HAL_InitTick+0xa4>)
 8002e80:	2110      	movs	r1, #16
 8002e82:	430a      	orrs	r2, r1
 8002e84:	61da      	str	r2, [r3, #28]
 8002e86:	4b1d      	ldr	r3, [pc, #116]	; (8002efc <HAL_InitTick+0xa4>)
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	2210      	movs	r2, #16
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	60bb      	str	r3, [r7, #8]
 8002e90:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002e92:	230c      	movs	r3, #12
 8002e94:	18fa      	adds	r2, r7, r3
 8002e96:	2310      	movs	r3, #16
 8002e98:	18fb      	adds	r3, r7, r3
 8002e9a:	0011      	movs	r1, r2
 8002e9c:	0018      	movs	r0, r3
 8002e9e:	f001 fc63 	bl	8004768 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002ea2:	f001 fc4b 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8002ea6:	0003      	movs	r3, r0
 8002ea8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eac:	4914      	ldr	r1, [pc, #80]	; (8002f00 <HAL_InitTick+0xa8>)
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f7fd f92a 	bl	8000108 <__udivsi3>
 8002eb4:	0003      	movs	r3, r0
 8002eb6:	3b01      	subs	r3, #1
 8002eb8:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002eba:	4b12      	ldr	r3, [pc, #72]	; (8002f04 <HAL_InitTick+0xac>)
 8002ebc:	4a12      	ldr	r2, [pc, #72]	; (8002f08 <HAL_InitTick+0xb0>)
 8002ebe:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8002ec0:	4b10      	ldr	r3, [pc, #64]	; (8002f04 <HAL_InitTick+0xac>)
 8002ec2:	4a12      	ldr	r2, [pc, #72]	; (8002f0c <HAL_InitTick+0xb4>)
 8002ec4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002ec6:	4b0f      	ldr	r3, [pc, #60]	; (8002f04 <HAL_InitTick+0xac>)
 8002ec8:	6a3a      	ldr	r2, [r7, #32]
 8002eca:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8002ecc:	4b0d      	ldr	r3, [pc, #52]	; (8002f04 <HAL_InitTick+0xac>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ed2:	4b0c      	ldr	r3, [pc, #48]	; (8002f04 <HAL_InitTick+0xac>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002ed8:	4b0a      	ldr	r3, [pc, #40]	; (8002f04 <HAL_InitTick+0xac>)
 8002eda:	0018      	movs	r0, r3
 8002edc:	f001 fd6e 	bl	80049bc <HAL_TIM_Base_Init>
 8002ee0:	1e03      	subs	r3, r0, #0
 8002ee2:	d105      	bne.n	8002ef0 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002ee4:	4b07      	ldr	r3, [pc, #28]	; (8002f04 <HAL_InitTick+0xac>)
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f001 fd94 	bl	8004a14 <HAL_TIM_Base_Start_IT>
 8002eec:	0003      	movs	r3, r0
 8002eee:	e000      	b.n	8002ef2 <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
}
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	b00a      	add	sp, #40	; 0x28
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	46c0      	nop			; (mov r8, r8)
 8002efc:	40021000 	.word	0x40021000
 8002f00:	000f4240 	.word	0x000f4240
 8002f04:	20003424 	.word	0x20003424
 8002f08:	40001000 	.word	0x40001000
 8002f0c:	000003e7 	.word	0x000003e7

08002f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f1e:	e7fe      	b.n	8002f1e <HardFault_Handler+0x4>

08002f20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002f24:	4b03      	ldr	r3, [pc, #12]	; (8002f34 <TIM6_DAC_IRQHandler+0x14>)
 8002f26:	0018      	movs	r0, r3
 8002f28:	f001 fe72 	bl	8004c10 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002f2c:	46c0      	nop			; (mov r8, r8)
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	46c0      	nop			; (mov r8, r8)
 8002f34:	20003424 	.word	0x20003424

08002f38 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <CEC_CAN_IRQHandler+0x14>)
 8002f3e:	0018      	movs	r0, r3
 8002f40:	f000 faab 	bl	800349a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8002f44:	46c0      	nop			; (mov r8, r8)
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	46c0      	nop			; (mov r8, r8)
 8002f4c:	200032f0 	.word	0x200032f0

08002f50 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002f54:	46c0      	nop			; (mov r8, r8)
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
	...

08002f5c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f5c:	480d      	ldr	r0, [pc, #52]	; (8002f94 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f5e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f60:	480d      	ldr	r0, [pc, #52]	; (8002f98 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f62:	490e      	ldr	r1, [pc, #56]	; (8002f9c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f64:	4a0e      	ldr	r2, [pc, #56]	; (8002fa0 <LoopForever+0xe>)
  movs r3, #0
 8002f66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f68:	e002      	b.n	8002f70 <LoopCopyDataInit>

08002f6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f6e:	3304      	adds	r3, #4

08002f70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f74:	d3f9      	bcc.n	8002f6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f76:	4a0b      	ldr	r2, [pc, #44]	; (8002fa4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f78:	4c0b      	ldr	r4, [pc, #44]	; (8002fa8 <LoopForever+0x16>)
  movs r3, #0
 8002f7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f7c:	e001      	b.n	8002f82 <LoopFillZerobss>

08002f7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f80:	3204      	adds	r2, #4

08002f82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f84:	d3fb      	bcc.n	8002f7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002f86:	f7ff ffe3 	bl	8002f50 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002f8a:	f005 f8f7 	bl	800817c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f8e:	f7ff fbab 	bl	80026e8 <main>

08002f92 <LoopForever>:

LoopForever:
    b LoopForever
 8002f92:	e7fe      	b.n	8002f92 <LoopForever>
  ldr   r0, =_estack
 8002f94:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002f98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f9c:	20000104 	.word	0x20000104
  ldr r2, =_sidata
 8002fa0:	08008358 	.word	0x08008358
  ldr r2, =_sbss
 8002fa4:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 8002fa8:	200034a8 	.word	0x200034a8

08002fac <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002fac:	e7fe      	b.n	8002fac <ADC1_COMP_IRQHandler>
	...

08002fb0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fb4:	4b07      	ldr	r3, [pc, #28]	; (8002fd4 <HAL_Init+0x24>)
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_Init+0x24>)
 8002fba:	2110      	movs	r1, #16
 8002fbc:	430a      	orrs	r2, r1
 8002fbe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8002fc0:	2000      	movs	r0, #0
 8002fc2:	f7ff ff49 	bl	8002e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fc6:	f7ff fddf 	bl	8002b88 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fca:	2300      	movs	r3, #0
}
 8002fcc:	0018      	movs	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	46c0      	nop			; (mov r8, r8)
 8002fd4:	40022000 	.word	0x40022000

08002fd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fdc:	4b05      	ldr	r3, [pc, #20]	; (8002ff4 <HAL_IncTick+0x1c>)
 8002fde:	781b      	ldrb	r3, [r3, #0]
 8002fe0:	001a      	movs	r2, r3
 8002fe2:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <HAL_IncTick+0x20>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	18d2      	adds	r2, r2, r3
 8002fe8:	4b03      	ldr	r3, [pc, #12]	; (8002ff8 <HAL_IncTick+0x20>)
 8002fea:	601a      	str	r2, [r3, #0]
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	46c0      	nop			; (mov r8, r8)
 8002ff4:	200000fc 	.word	0x200000fc
 8002ff8:	20003464 	.word	0x20003464

08002ffc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8003000:	4b02      	ldr	r3, [pc, #8]	; (800300c <HAL_GetTick+0x10>)
 8003002:	681b      	ldr	r3, [r3, #0]
}
 8003004:	0018      	movs	r0, r3
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	20003464 	.word	0x20003464

08003010 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d101      	bne.n	8003022 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e0f0      	b.n	8003204 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2220      	movs	r2, #32
 8003026:	5c9b      	ldrb	r3, [r3, r2]
 8003028:	b2db      	uxtb	r3, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	d103      	bne.n	8003036 <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	0018      	movs	r0, r3
 8003032:	f7ff fdcd 	bl	8002bd0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	2102      	movs	r1, #2
 8003042:	438a      	bics	r2, r1
 8003044:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003046:	f7ff ffd9 	bl	8002ffc <HAL_GetTick>
 800304a:	0003      	movs	r3, r0
 800304c:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800304e:	e013      	b.n	8003078 <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003050:	f7ff ffd4 	bl	8002ffc <HAL_GetTick>
 8003054:	0002      	movs	r2, r0
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	1ad3      	subs	r3, r2, r3
 800305a:	2b0a      	cmp	r3, #10
 800305c:	d90c      	bls.n	8003078 <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003062:	2280      	movs	r2, #128	; 0x80
 8003064:	0292      	lsls	r2, r2, #10
 8003066:	431a      	orrs	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2220      	movs	r2, #32
 8003070:	2105      	movs	r1, #5
 8003072:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8003074:	2301      	movs	r3, #1
 8003076:	e0c5      	b.n	8003204 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	685b      	ldr	r3, [r3, #4]
 800307e:	2202      	movs	r2, #2
 8003080:	4013      	ands	r3, r2
 8003082:	d1e5      	bne.n	8003050 <HAL_CAN_Init+0x40>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2101      	movs	r1, #1
 8003090:	430a      	orrs	r2, r1
 8003092:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003094:	f7ff ffb2 	bl	8002ffc <HAL_GetTick>
 8003098:	0003      	movs	r3, r0
 800309a:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800309c:	e013      	b.n	80030c6 <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800309e:	f7ff ffad 	bl	8002ffc <HAL_GetTick>
 80030a2:	0002      	movs	r2, r0
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b0a      	cmp	r3, #10
 80030aa:	d90c      	bls.n	80030c6 <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b0:	2280      	movs	r2, #128	; 0x80
 80030b2:	0292      	lsls	r2, r2, #10
 80030b4:	431a      	orrs	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2220      	movs	r2, #32
 80030be:	2105      	movs	r1, #5
 80030c0:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e09e      	b.n	8003204 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	2201      	movs	r2, #1
 80030ce:	4013      	ands	r3, r2
 80030d0:	d0e5      	beq.n	800309e <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	7e1b      	ldrb	r3, [r3, #24]
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d108      	bne.n	80030ec <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	681a      	ldr	r2, [r3, #0]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	2180      	movs	r1, #128	; 0x80
 80030e6:	430a      	orrs	r2, r1
 80030e8:	601a      	str	r2, [r3, #0]
 80030ea:	e007      	b.n	80030fc <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2180      	movs	r1, #128	; 0x80
 80030f8:	438a      	bics	r2, r1
 80030fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	7e5b      	ldrb	r3, [r3, #25]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d108      	bne.n	8003116 <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2140      	movs	r1, #64	; 0x40
 8003110:	430a      	orrs	r2, r1
 8003112:	601a      	str	r2, [r3, #0]
 8003114:	e007      	b.n	8003126 <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2140      	movs	r1, #64	; 0x40
 8003122:	438a      	bics	r2, r1
 8003124:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	7e9b      	ldrb	r3, [r3, #26]
 800312a:	2b01      	cmp	r3, #1
 800312c:	d108      	bne.n	8003140 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	2120      	movs	r1, #32
 800313a:	430a      	orrs	r2, r1
 800313c:	601a      	str	r2, [r3, #0]
 800313e:	e007      	b.n	8003150 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	2120      	movs	r1, #32
 800314c:	438a      	bics	r2, r1
 800314e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	7edb      	ldrb	r3, [r3, #27]
 8003154:	2b01      	cmp	r3, #1
 8003156:	d108      	bne.n	800316a <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2110      	movs	r1, #16
 8003164:	438a      	bics	r2, r1
 8003166:	601a      	str	r2, [r3, #0]
 8003168:	e007      	b.n	800317a <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2110      	movs	r1, #16
 8003176:	430a      	orrs	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	7f1b      	ldrb	r3, [r3, #28]
 800317e:	2b01      	cmp	r3, #1
 8003180:	d108      	bne.n	8003194 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681a      	ldr	r2, [r3, #0]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	2108      	movs	r1, #8
 800318e:	430a      	orrs	r2, r1
 8003190:	601a      	str	r2, [r3, #0]
 8003192:	e007      	b.n	80031a4 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	2108      	movs	r1, #8
 80031a0:	438a      	bics	r2, r1
 80031a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	7f5b      	ldrb	r3, [r3, #29]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d108      	bne.n	80031be <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	681a      	ldr	r2, [r3, #0]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	2104      	movs	r1, #4
 80031b8:	430a      	orrs	r2, r1
 80031ba:	601a      	str	r2, [r3, #0]
 80031bc:	e007      	b.n	80031ce <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2104      	movs	r1, #4
 80031ca:	438a      	bics	r2, r1
 80031cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	431a      	orrs	r2, r3
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	691b      	ldr	r3, [r3, #16]
 80031dc:	431a      	orrs	r2, r3
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	0011      	movs	r1, r2
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	1e5a      	subs	r2, r3, #1
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2220      	movs	r2, #32
 80031fe:	2101      	movs	r1, #1
 8003200:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	0018      	movs	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	b004      	add	sp, #16
 800320a:	bd80      	pop	{r7, pc}

0800320c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b086      	sub	sp, #24
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
 8003218:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800321a:	2017      	movs	r0, #23
 800321c:	183b      	adds	r3, r7, r0
 800321e:	68fa      	ldr	r2, [r7, #12]
 8003220:	2120      	movs	r1, #32
 8003222:	5c52      	ldrb	r2, [r2, r1]
 8003224:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003226:	183b      	adds	r3, r7, r0
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	2b01      	cmp	r3, #1
 800322c:	d005      	beq.n	800323a <HAL_CAN_GetRxMessage+0x2e>
 800322e:	2317      	movs	r3, #23
 8003230:	18fb      	adds	r3, r7, r3
 8003232:	781b      	ldrb	r3, [r3, #0]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d000      	beq.n	800323a <HAL_CAN_GetRxMessage+0x2e>
 8003238:	e0f8      	b.n	800342c <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d10e      	bne.n	800325e <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	2203      	movs	r2, #3
 8003248:	4013      	ands	r3, r2
 800324a:	d117      	bne.n	800327c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003250:	2280      	movs	r2, #128	; 0x80
 8003252:	0392      	lsls	r2, r2, #14
 8003254:	431a      	orrs	r2, r3
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e0ee      	b.n	800343c <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	691b      	ldr	r3, [r3, #16]
 8003264:	2203      	movs	r2, #3
 8003266:	4013      	ands	r3, r2
 8003268:	d108      	bne.n	800327c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	0392      	lsls	r2, r2, #14
 8003272:	431a      	orrs	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003278:	2301      	movs	r3, #1
 800327a:	e0df      	b.n	800343c <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	68ba      	ldr	r2, [r7, #8]
 8003282:	321b      	adds	r2, #27
 8003284:	0112      	lsls	r2, r2, #4
 8003286:	58d3      	ldr	r3, [r2, r3]
 8003288:	2204      	movs	r2, #4
 800328a:	401a      	ands	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b00      	cmp	r3, #0
 8003296:	d10b      	bne.n	80032b0 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	321b      	adds	r2, #27
 80032a0:	0112      	lsls	r2, r2, #4
 80032a2:	58d3      	ldr	r3, [r2, r3]
 80032a4:	0d5b      	lsrs	r3, r3, #21
 80032a6:	055b      	lsls	r3, r3, #21
 80032a8:	0d5a      	lsrs	r2, r3, #21
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	601a      	str	r2, [r3, #0]
 80032ae:	e00a      	b.n	80032c6 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	68ba      	ldr	r2, [r7, #8]
 80032b6:	321b      	adds	r2, #27
 80032b8:	0112      	lsls	r2, r2, #4
 80032ba:	58d3      	ldr	r3, [r2, r3]
 80032bc:	08db      	lsrs	r3, r3, #3
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	08da      	lsrs	r2, r3, #3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	68ba      	ldr	r2, [r7, #8]
 80032cc:	321b      	adds	r2, #27
 80032ce:	0112      	lsls	r2, r2, #4
 80032d0:	58d3      	ldr	r3, [r2, r3]
 80032d2:	2202      	movs	r2, #2
 80032d4:	401a      	ands	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	331b      	adds	r3, #27
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	18d3      	adds	r3, r2, r3
 80032e6:	3304      	adds	r3, #4
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	220f      	movs	r2, #15
 80032ec:	401a      	ands	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	331b      	adds	r3, #27
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	18d3      	adds	r3, r2, r3
 80032fe:	3304      	adds	r3, #4
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	0a1b      	lsrs	r3, r3, #8
 8003304:	22ff      	movs	r2, #255	; 0xff
 8003306:	401a      	ands	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681a      	ldr	r2, [r3, #0]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	331b      	adds	r3, #27
 8003314:	011b      	lsls	r3, r3, #4
 8003316:	18d3      	adds	r3, r2, r3
 8003318:	3304      	adds	r3, #4
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	0c1b      	lsrs	r3, r3, #16
 800331e:	041b      	lsls	r3, r3, #16
 8003320:	0c1a      	lsrs	r2, r3, #16
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	6819      	ldr	r1, [r3, #0]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	23dc      	movs	r3, #220	; 0xdc
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	0112      	lsls	r2, r2, #4
 8003332:	188a      	adds	r2, r1, r2
 8003334:	18d3      	adds	r3, r2, r3
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	b2da      	uxtb	r2, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	6819      	ldr	r1, [r3, #0]
 8003342:	68ba      	ldr	r2, [r7, #8]
 8003344:	23dc      	movs	r3, #220	; 0xdc
 8003346:	005b      	lsls	r3, r3, #1
 8003348:	0112      	lsls	r2, r2, #4
 800334a:	188a      	adds	r2, r1, r2
 800334c:	18d3      	adds	r3, r2, r3
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	0a1a      	lsrs	r2, r3, #8
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	3301      	adds	r3, #1
 8003356:	b2d2      	uxtb	r2, r2
 8003358:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6819      	ldr	r1, [r3, #0]
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	23dc      	movs	r3, #220	; 0xdc
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	0112      	lsls	r2, r2, #4
 8003366:	188a      	adds	r2, r1, r2
 8003368:	18d3      	adds	r3, r2, r3
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	0c1a      	lsrs	r2, r3, #16
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	3302      	adds	r3, #2
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6819      	ldr	r1, [r3, #0]
 800337a:	68ba      	ldr	r2, [r7, #8]
 800337c:	23dc      	movs	r3, #220	; 0xdc
 800337e:	005b      	lsls	r3, r3, #1
 8003380:	0112      	lsls	r2, r2, #4
 8003382:	188a      	adds	r2, r1, r2
 8003384:	18d3      	adds	r3, r2, r3
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	0e1a      	lsrs	r2, r3, #24
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	3303      	adds	r3, #3
 800338e:	b2d2      	uxtb	r2, r2
 8003390:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6819      	ldr	r1, [r3, #0]
 8003396:	68ba      	ldr	r2, [r7, #8]
 8003398:	23de      	movs	r3, #222	; 0xde
 800339a:	005b      	lsls	r3, r3, #1
 800339c:	0112      	lsls	r2, r2, #4
 800339e:	188a      	adds	r2, r1, r2
 80033a0:	18d3      	adds	r3, r2, r3
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	3304      	adds	r3, #4
 80033a8:	b2d2      	uxtb	r2, r2
 80033aa:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6819      	ldr	r1, [r3, #0]
 80033b0:	68ba      	ldr	r2, [r7, #8]
 80033b2:	23de      	movs	r3, #222	; 0xde
 80033b4:	005b      	lsls	r3, r3, #1
 80033b6:	0112      	lsls	r2, r2, #4
 80033b8:	188a      	adds	r2, r1, r2
 80033ba:	18d3      	adds	r3, r2, r3
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	0a1a      	lsrs	r2, r3, #8
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	3305      	adds	r3, #5
 80033c4:	b2d2      	uxtb	r2, r2
 80033c6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6819      	ldr	r1, [r3, #0]
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	23de      	movs	r3, #222	; 0xde
 80033d0:	005b      	lsls	r3, r3, #1
 80033d2:	0112      	lsls	r2, r2, #4
 80033d4:	188a      	adds	r2, r1, r2
 80033d6:	18d3      	adds	r3, r2, r3
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	0c1a      	lsrs	r2, r3, #16
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	3306      	adds	r3, #6
 80033e0:	b2d2      	uxtb	r2, r2
 80033e2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	6819      	ldr	r1, [r3, #0]
 80033e8:	68ba      	ldr	r2, [r7, #8]
 80033ea:	23de      	movs	r3, #222	; 0xde
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	0112      	lsls	r2, r2, #4
 80033f0:	188a      	adds	r2, r1, r2
 80033f2:	18d3      	adds	r3, r2, r3
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	0e1a      	lsrs	r2, r3, #24
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	3307      	adds	r3, #7
 80033fc:	b2d2      	uxtb	r2, r2
 80033fe:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d108      	bne.n	8003418 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	2120      	movs	r1, #32
 8003412:	430a      	orrs	r2, r1
 8003414:	60da      	str	r2, [r3, #12]
 8003416:	e007      	b.n	8003428 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	691a      	ldr	r2, [r3, #16]
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	2120      	movs	r1, #32
 8003424:	430a      	orrs	r2, r1
 8003426:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003428:	2300      	movs	r3, #0
 800342a:	e007      	b.n	800343c <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003430:	2280      	movs	r2, #128	; 0x80
 8003432:	02d2      	lsls	r2, r2, #11
 8003434:	431a      	orrs	r2, r3
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800343a:	2301      	movs	r3, #1
  }
}
 800343c:	0018      	movs	r0, r3
 800343e:	46bd      	mov	sp, r7
 8003440:	b006      	add	sp, #24
 8003442:	bd80      	pop	{r7, pc}

08003444 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
 800344c:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 800344e:	2300      	movs	r3, #0
 8003450:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003452:	200b      	movs	r0, #11
 8003454:	183b      	adds	r3, r7, r0
 8003456:	687a      	ldr	r2, [r7, #4]
 8003458:	2120      	movs	r1, #32
 800345a:	5c52      	ldrb	r2, [r2, r1]
 800345c:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800345e:	183b      	adds	r3, r7, r0
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d004      	beq.n	8003470 <HAL_CAN_GetRxFifoFillLevel+0x2c>
 8003466:	230b      	movs	r3, #11
 8003468:	18fb      	adds	r3, r7, r3
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b02      	cmp	r3, #2
 800346e:	d10f      	bne.n	8003490 <HAL_CAN_GetRxFifoFillLevel+0x4c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d106      	bne.n	8003484 <HAL_CAN_GetRxFifoFillLevel+0x40>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	2203      	movs	r2, #3
 800347e:	4013      	ands	r3, r2
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	e005      	b.n	8003490 <HAL_CAN_GetRxFifoFillLevel+0x4c>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	2203      	movs	r2, #3
 800348c:	4013      	ands	r3, r2
 800348e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8003490:	68fb      	ldr	r3, [r7, #12]
}
 8003492:	0018      	movs	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	b004      	add	sp, #16
 8003498:	bd80      	pop	{r7, pc}

0800349a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b08a      	sub	sp, #40	; 0x28
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80034a2:	2300      	movs	r3, #0
 80034a4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	68db      	ldr	r3, [r3, #12]
 80034c4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	699b      	ldr	r3, [r3, #24]
 80034d4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80034d6:	6a3b      	ldr	r3, [r7, #32]
 80034d8:	2201      	movs	r2, #1
 80034da:	4013      	ands	r3, r2
 80034dc:	d100      	bne.n	80034e0 <HAL_CAN_IRQHandler+0x46>
 80034de:	e084      	b.n	80035ea <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	2201      	movs	r2, #1
 80034e4:	4013      	ands	r3, r2
 80034e6:	d024      	beq.n	8003532 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2201      	movs	r2, #1
 80034ee:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80034f0:	69bb      	ldr	r3, [r7, #24]
 80034f2:	2202      	movs	r2, #2
 80034f4:	4013      	ands	r3, r2
 80034f6:	d004      	beq.n	8003502 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	0018      	movs	r0, r3
 80034fc:	f000 f97e 	bl	80037fc <HAL_CAN_TxMailbox0CompleteCallback>
 8003500:	e017      	b.n	8003532 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003502:	69bb      	ldr	r3, [r7, #24]
 8003504:	2204      	movs	r2, #4
 8003506:	4013      	ands	r3, r2
 8003508:	d005      	beq.n	8003516 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	2280      	movs	r2, #128	; 0x80
 800350e:	0112      	lsls	r2, r2, #4
 8003510:	4313      	orrs	r3, r2
 8003512:	627b      	str	r3, [r7, #36]	; 0x24
 8003514:	e00d      	b.n	8003532 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	2208      	movs	r2, #8
 800351a:	4013      	ands	r3, r2
 800351c:	d005      	beq.n	800352a <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800351e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003520:	2280      	movs	r2, #128	; 0x80
 8003522:	0152      	lsls	r2, r2, #5
 8003524:	4313      	orrs	r3, r2
 8003526:	627b      	str	r3, [r7, #36]	; 0x24
 8003528:	e003      	b.n	8003532 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	0018      	movs	r0, r3
 800352e:	f000 f97d 	bl	800382c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003532:	69ba      	ldr	r2, [r7, #24]
 8003534:	2380      	movs	r3, #128	; 0x80
 8003536:	005b      	lsls	r3, r3, #1
 8003538:	4013      	ands	r3, r2
 800353a:	d028      	beq.n	800358e <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	2280      	movs	r2, #128	; 0x80
 8003542:	0052      	lsls	r2, r2, #1
 8003544:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003546:	69ba      	ldr	r2, [r7, #24]
 8003548:	2380      	movs	r3, #128	; 0x80
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	4013      	ands	r3, r2
 800354e:	d004      	beq.n	800355a <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	0018      	movs	r0, r3
 8003554:	f000 f95a 	bl	800380c <HAL_CAN_TxMailbox1CompleteCallback>
 8003558:	e019      	b.n	800358e <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800355a:	69ba      	ldr	r2, [r7, #24]
 800355c:	2380      	movs	r3, #128	; 0x80
 800355e:	00db      	lsls	r3, r3, #3
 8003560:	4013      	ands	r3, r2
 8003562:	d005      	beq.n	8003570 <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003566:	2280      	movs	r2, #128	; 0x80
 8003568:	0192      	lsls	r2, r2, #6
 800356a:	4313      	orrs	r3, r2
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
 800356e:	e00e      	b.n	800358e <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003570:	69ba      	ldr	r2, [r7, #24]
 8003572:	2380      	movs	r3, #128	; 0x80
 8003574:	011b      	lsls	r3, r3, #4
 8003576:	4013      	ands	r3, r2
 8003578:	d005      	beq.n	8003586 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800357a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357c:	2280      	movs	r2, #128	; 0x80
 800357e:	01d2      	lsls	r2, r2, #7
 8003580:	4313      	orrs	r3, r2
 8003582:	627b      	str	r3, [r7, #36]	; 0x24
 8003584:	e003      	b.n	800358e <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	0018      	movs	r0, r3
 800358a:	f000 f957 	bl	800383c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	2380      	movs	r3, #128	; 0x80
 8003592:	025b      	lsls	r3, r3, #9
 8003594:	4013      	ands	r3, r2
 8003596:	d028      	beq.n	80035ea <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2280      	movs	r2, #128	; 0x80
 800359e:	0252      	lsls	r2, r2, #9
 80035a0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	029b      	lsls	r3, r3, #10
 80035a8:	4013      	ands	r3, r2
 80035aa:	d004      	beq.n	80035b6 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	0018      	movs	r0, r3
 80035b0:	f000 f934 	bl	800381c <HAL_CAN_TxMailbox2CompleteCallback>
 80035b4:	e019      	b.n	80035ea <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80035b6:	69ba      	ldr	r2, [r7, #24]
 80035b8:	2380      	movs	r3, #128	; 0x80
 80035ba:	02db      	lsls	r3, r3, #11
 80035bc:	4013      	ands	r3, r2
 80035be:	d005      	beq.n	80035cc <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80035c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035c2:	2280      	movs	r2, #128	; 0x80
 80035c4:	0212      	lsls	r2, r2, #8
 80035c6:	4313      	orrs	r3, r2
 80035c8:	627b      	str	r3, [r7, #36]	; 0x24
 80035ca:	e00e      	b.n	80035ea <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80035cc:	69ba      	ldr	r2, [r7, #24]
 80035ce:	2380      	movs	r3, #128	; 0x80
 80035d0:	031b      	lsls	r3, r3, #12
 80035d2:	4013      	ands	r3, r2
 80035d4:	d005      	beq.n	80035e2 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80035d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035d8:	2280      	movs	r2, #128	; 0x80
 80035da:	0252      	lsls	r2, r2, #9
 80035dc:	4313      	orrs	r3, r2
 80035de:	627b      	str	r3, [r7, #36]	; 0x24
 80035e0:	e003      	b.n	80035ea <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	0018      	movs	r0, r3
 80035e6:	f000 f931 	bl	800384c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80035ea:	6a3b      	ldr	r3, [r7, #32]
 80035ec:	2208      	movs	r2, #8
 80035ee:	4013      	ands	r3, r2
 80035f0:	d00c      	beq.n	800360c <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	2210      	movs	r2, #16
 80035f6:	4013      	ands	r3, r2
 80035f8:	d008      	beq.n	800360c <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80035fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fc:	2280      	movs	r2, #128	; 0x80
 80035fe:	0092      	lsls	r2, r2, #2
 8003600:	4313      	orrs	r3, r2
 8003602:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2210      	movs	r2, #16
 800360a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800360c:	6a3b      	ldr	r3, [r7, #32]
 800360e:	2204      	movs	r2, #4
 8003610:	4013      	ands	r3, r2
 8003612:	d00b      	beq.n	800362c <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	2208      	movs	r2, #8
 8003618:	4013      	ands	r3, r2
 800361a:	d007      	beq.n	800362c <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2208      	movs	r2, #8
 8003622:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	0018      	movs	r0, r3
 8003628:	f000 f918 	bl	800385c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800362c:	6a3b      	ldr	r3, [r7, #32]
 800362e:	2202      	movs	r2, #2
 8003630:	4013      	ands	r3, r2
 8003632:	d009      	beq.n	8003648 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	68db      	ldr	r3, [r3, #12]
 800363a:	2203      	movs	r2, #3
 800363c:	4013      	ands	r3, r2
 800363e:	d003      	beq.n	8003648 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	0018      	movs	r0, r3
 8003644:	f7fe fec6 	bl	80023d4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003648:	6a3b      	ldr	r3, [r7, #32]
 800364a:	2240      	movs	r2, #64	; 0x40
 800364c:	4013      	ands	r3, r2
 800364e:	d00c      	beq.n	800366a <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	2210      	movs	r2, #16
 8003654:	4013      	ands	r3, r2
 8003656:	d008      	beq.n	800366a <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365a:	2280      	movs	r2, #128	; 0x80
 800365c:	00d2      	lsls	r2, r2, #3
 800365e:	4313      	orrs	r3, r2
 8003660:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	2210      	movs	r2, #16
 8003668:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800366a:	6a3b      	ldr	r3, [r7, #32]
 800366c:	2220      	movs	r2, #32
 800366e:	4013      	ands	r3, r2
 8003670:	d00b      	beq.n	800368a <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2208      	movs	r2, #8
 8003676:	4013      	ands	r3, r2
 8003678:	d007      	beq.n	800368a <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2208      	movs	r2, #8
 8003680:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	0018      	movs	r0, r3
 8003686:	f000 f8f1 	bl	800386c <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	2210      	movs	r2, #16
 800368e:	4013      	ands	r3, r2
 8003690:	d009      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	2203      	movs	r2, #3
 800369a:	4013      	ands	r3, r2
 800369c:	d003      	beq.n	80036a6 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	0018      	movs	r0, r3
 80036a2:	f7fe fea4 	bl	80023ee <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80036a6:	6a3a      	ldr	r2, [r7, #32]
 80036a8:	2380      	movs	r3, #128	; 0x80
 80036aa:	029b      	lsls	r3, r3, #10
 80036ac:	4013      	ands	r3, r2
 80036ae:	d00b      	beq.n	80036c8 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	2210      	movs	r2, #16
 80036b4:	4013      	ands	r3, r2
 80036b6:	d007      	beq.n	80036c8 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2210      	movs	r2, #16
 80036be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	0018      	movs	r0, r3
 80036c4:	f000 f8da 	bl	800387c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80036c8:	6a3a      	ldr	r2, [r7, #32]
 80036ca:	2380      	movs	r3, #128	; 0x80
 80036cc:	025b      	lsls	r3, r3, #9
 80036ce:	4013      	ands	r3, r2
 80036d0:	d00b      	beq.n	80036ea <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	2208      	movs	r2, #8
 80036d6:	4013      	ands	r3, r2
 80036d8:	d007      	beq.n	80036ea <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2208      	movs	r2, #8
 80036e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	0018      	movs	r0, r3
 80036e6:	f000 f8d1 	bl	800388c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80036ea:	6a3a      	ldr	r2, [r7, #32]
 80036ec:	2380      	movs	r3, #128	; 0x80
 80036ee:	021b      	lsls	r3, r3, #8
 80036f0:	4013      	ands	r3, r2
 80036f2:	d100      	bne.n	80036f6 <HAL_CAN_IRQHandler+0x25c>
 80036f4:	e071      	b.n	80037da <HAL_CAN_IRQHandler+0x340>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80036f6:	69fb      	ldr	r3, [r7, #28]
 80036f8:	2204      	movs	r2, #4
 80036fa:	4013      	ands	r3, r2
 80036fc:	d100      	bne.n	8003700 <HAL_CAN_IRQHandler+0x266>
 80036fe:	e068      	b.n	80037d2 <HAL_CAN_IRQHandler+0x338>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003700:	6a3a      	ldr	r2, [r7, #32]
 8003702:	2380      	movs	r3, #128	; 0x80
 8003704:	005b      	lsls	r3, r3, #1
 8003706:	4013      	ands	r3, r2
 8003708:	d007      	beq.n	800371a <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	2201      	movs	r2, #1
 800370e:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003710:	d003      	beq.n	800371a <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003714:	2201      	movs	r2, #1
 8003716:	4313      	orrs	r3, r2
 8003718:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800371a:	6a3a      	ldr	r2, [r7, #32]
 800371c:	2380      	movs	r3, #128	; 0x80
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	4013      	ands	r3, r2
 8003722:	d007      	beq.n	8003734 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2202      	movs	r2, #2
 8003728:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800372a:	d003      	beq.n	8003734 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	2202      	movs	r2, #2
 8003730:	4313      	orrs	r3, r2
 8003732:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003734:	6a3a      	ldr	r2, [r7, #32]
 8003736:	2380      	movs	r3, #128	; 0x80
 8003738:	00db      	lsls	r3, r3, #3
 800373a:	4013      	ands	r3, r2
 800373c:	d007      	beq.n	800374e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2204      	movs	r2, #4
 8003742:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003744:	d003      	beq.n	800374e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	2204      	movs	r2, #4
 800374a:	4313      	orrs	r3, r2
 800374c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800374e:	6a3a      	ldr	r2, [r7, #32]
 8003750:	2380      	movs	r3, #128	; 0x80
 8003752:	011b      	lsls	r3, r3, #4
 8003754:	4013      	ands	r3, r2
 8003756:	d03c      	beq.n	80037d2 <HAL_CAN_IRQHandler+0x338>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2270      	movs	r2, #112	; 0x70
 800375c:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800375e:	d038      	beq.n	80037d2 <HAL_CAN_IRQHandler+0x338>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	2270      	movs	r2, #112	; 0x70
 8003764:	4013      	ands	r3, r2
 8003766:	2b30      	cmp	r3, #48	; 0x30
 8003768:	d016      	beq.n	8003798 <HAL_CAN_IRQHandler+0x2fe>
 800376a:	d804      	bhi.n	8003776 <HAL_CAN_IRQHandler+0x2dc>
 800376c:	2b10      	cmp	r3, #16
 800376e:	d009      	beq.n	8003784 <HAL_CAN_IRQHandler+0x2ea>
 8003770:	2b20      	cmp	r3, #32
 8003772:	d00c      	beq.n	800378e <HAL_CAN_IRQHandler+0x2f4>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003774:	e025      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
        switch (esrflags & CAN_ESR_LEC)
 8003776:	2b50      	cmp	r3, #80	; 0x50
 8003778:	d018      	beq.n	80037ac <HAL_CAN_IRQHandler+0x312>
 800377a:	2b60      	cmp	r3, #96	; 0x60
 800377c:	d01b      	beq.n	80037b6 <HAL_CAN_IRQHandler+0x31c>
 800377e:	2b40      	cmp	r3, #64	; 0x40
 8003780:	d00f      	beq.n	80037a2 <HAL_CAN_IRQHandler+0x308>
            break;
 8003782:	e01e      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_STF;
 8003784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003786:	2208      	movs	r2, #8
 8003788:	4313      	orrs	r3, r2
 800378a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800378c:	e019      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_FOR;
 800378e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003790:	2210      	movs	r2, #16
 8003792:	4313      	orrs	r3, r2
 8003794:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003796:	e014      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800379a:	2220      	movs	r2, #32
 800379c:	4313      	orrs	r3, r2
 800379e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80037a0:	e00f      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BR;
 80037a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a4:	2240      	movs	r2, #64	; 0x40
 80037a6:	4313      	orrs	r3, r2
 80037a8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80037aa:	e00a      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_BD;
 80037ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ae:	2280      	movs	r2, #128	; 0x80
 80037b0:	4313      	orrs	r3, r2
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80037b4:	e005      	b.n	80037c2 <HAL_CAN_IRQHandler+0x328>
            errorcode |= HAL_CAN_ERROR_CRC;
 80037b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b8:	2280      	movs	r2, #128	; 0x80
 80037ba:	0052      	lsls	r2, r2, #1
 80037bc:	4313      	orrs	r3, r2
 80037be:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80037c0:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	699a      	ldr	r2, [r3, #24]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	2170      	movs	r1, #112	; 0x70
 80037ce:	438a      	bics	r2, r1
 80037d0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2204      	movs	r2, #4
 80037d8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80037da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d009      	beq.n	80037f4 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80037e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037e6:	431a      	orrs	r2, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	0018      	movs	r0, r3
 80037f0:	f000 f854 	bl	800389c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80037f4:	46c0      	nop			; (mov r8, r8)
 80037f6:	46bd      	mov	sp, r7
 80037f8:	b00a      	add	sp, #40	; 0x28
 80037fa:	bd80      	pop	{r7, pc}

080037fc <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003804:	46c0      	nop			; (mov r8, r8)
 8003806:	46bd      	mov	sp, r7
 8003808:	b002      	add	sp, #8
 800380a:	bd80      	pop	{r7, pc}

0800380c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003814:	46c0      	nop			; (mov r8, r8)
 8003816:	46bd      	mov	sp, r7
 8003818:	b002      	add	sp, #8
 800381a:	bd80      	pop	{r7, pc}

0800381c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	b002      	add	sp, #8
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003844:	46c0      	nop			; (mov r8, r8)
 8003846:	46bd      	mov	sp, r7
 8003848:	b002      	add	sp, #8
 800384a:	bd80      	pop	{r7, pc}

0800384c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b082      	sub	sp, #8
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003854:	46c0      	nop			; (mov r8, r8)
 8003856:	46bd      	mov	sp, r7
 8003858:	b002      	add	sp, #8
 800385a:	bd80      	pop	{r7, pc}

0800385c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003864:	46c0      	nop			; (mov r8, r8)
 8003866:	46bd      	mov	sp, r7
 8003868:	b002      	add	sp, #8
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003874:	46c0      	nop			; (mov r8, r8)
 8003876:	46bd      	mov	sp, r7
 8003878:	b002      	add	sp, #8
 800387a:	bd80      	pop	{r7, pc}

0800387c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003884:	46c0      	nop			; (mov r8, r8)
 8003886:	46bd      	mov	sp, r7
 8003888:	b002      	add	sp, #8
 800388a:	bd80      	pop	{r7, pc}

0800388c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003894:	46c0      	nop			; (mov r8, r8)
 8003896:	46bd      	mov	sp, r7
 8003898:	b002      	add	sp, #8
 800389a:	bd80      	pop	{r7, pc}

0800389c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80038a4:	46c0      	nop			; (mov r8, r8)
 80038a6:	46bd      	mov	sp, r7
 80038a8:	b002      	add	sp, #8
 80038aa:	bd80      	pop	{r7, pc}

080038ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	0002      	movs	r2, r0
 80038b4:	1dfb      	adds	r3, r7, #7
 80038b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038b8:	1dfb      	adds	r3, r7, #7
 80038ba:	781b      	ldrb	r3, [r3, #0]
 80038bc:	2b7f      	cmp	r3, #127	; 0x7f
 80038be:	d809      	bhi.n	80038d4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80038c0:	1dfb      	adds	r3, r7, #7
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	001a      	movs	r2, r3
 80038c6:	231f      	movs	r3, #31
 80038c8:	401a      	ands	r2, r3
 80038ca:	4b04      	ldr	r3, [pc, #16]	; (80038dc <__NVIC_EnableIRQ+0x30>)
 80038cc:	2101      	movs	r1, #1
 80038ce:	4091      	lsls	r1, r2
 80038d0:	000a      	movs	r2, r1
 80038d2:	601a      	str	r2, [r3, #0]
  }
}
 80038d4:	46c0      	nop			; (mov r8, r8)
 80038d6:	46bd      	mov	sp, r7
 80038d8:	b002      	add	sp, #8
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	e000e100 	.word	0xe000e100

080038e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	0002      	movs	r2, r0
 80038e8:	6039      	str	r1, [r7, #0]
 80038ea:	1dfb      	adds	r3, r7, #7
 80038ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80038ee:	1dfb      	adds	r3, r7, #7
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	2b7f      	cmp	r3, #127	; 0x7f
 80038f4:	d828      	bhi.n	8003948 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038f6:	4a2f      	ldr	r2, [pc, #188]	; (80039b4 <__NVIC_SetPriority+0xd4>)
 80038f8:	1dfb      	adds	r3, r7, #7
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	b25b      	sxtb	r3, r3
 80038fe:	089b      	lsrs	r3, r3, #2
 8003900:	33c0      	adds	r3, #192	; 0xc0
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	589b      	ldr	r3, [r3, r2]
 8003906:	1dfa      	adds	r2, r7, #7
 8003908:	7812      	ldrb	r2, [r2, #0]
 800390a:	0011      	movs	r1, r2
 800390c:	2203      	movs	r2, #3
 800390e:	400a      	ands	r2, r1
 8003910:	00d2      	lsls	r2, r2, #3
 8003912:	21ff      	movs	r1, #255	; 0xff
 8003914:	4091      	lsls	r1, r2
 8003916:	000a      	movs	r2, r1
 8003918:	43d2      	mvns	r2, r2
 800391a:	401a      	ands	r2, r3
 800391c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	019b      	lsls	r3, r3, #6
 8003922:	22ff      	movs	r2, #255	; 0xff
 8003924:	401a      	ands	r2, r3
 8003926:	1dfb      	adds	r3, r7, #7
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	0018      	movs	r0, r3
 800392c:	2303      	movs	r3, #3
 800392e:	4003      	ands	r3, r0
 8003930:	00db      	lsls	r3, r3, #3
 8003932:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003934:	481f      	ldr	r0, [pc, #124]	; (80039b4 <__NVIC_SetPriority+0xd4>)
 8003936:	1dfb      	adds	r3, r7, #7
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	b25b      	sxtb	r3, r3
 800393c:	089b      	lsrs	r3, r3, #2
 800393e:	430a      	orrs	r2, r1
 8003940:	33c0      	adds	r3, #192	; 0xc0
 8003942:	009b      	lsls	r3, r3, #2
 8003944:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003946:	e031      	b.n	80039ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003948:	4a1b      	ldr	r2, [pc, #108]	; (80039b8 <__NVIC_SetPriority+0xd8>)
 800394a:	1dfb      	adds	r3, r7, #7
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	0019      	movs	r1, r3
 8003950:	230f      	movs	r3, #15
 8003952:	400b      	ands	r3, r1
 8003954:	3b08      	subs	r3, #8
 8003956:	089b      	lsrs	r3, r3, #2
 8003958:	3306      	adds	r3, #6
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	18d3      	adds	r3, r2, r3
 800395e:	3304      	adds	r3, #4
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	1dfa      	adds	r2, r7, #7
 8003964:	7812      	ldrb	r2, [r2, #0]
 8003966:	0011      	movs	r1, r2
 8003968:	2203      	movs	r2, #3
 800396a:	400a      	ands	r2, r1
 800396c:	00d2      	lsls	r2, r2, #3
 800396e:	21ff      	movs	r1, #255	; 0xff
 8003970:	4091      	lsls	r1, r2
 8003972:	000a      	movs	r2, r1
 8003974:	43d2      	mvns	r2, r2
 8003976:	401a      	ands	r2, r3
 8003978:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	019b      	lsls	r3, r3, #6
 800397e:	22ff      	movs	r2, #255	; 0xff
 8003980:	401a      	ands	r2, r3
 8003982:	1dfb      	adds	r3, r7, #7
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	0018      	movs	r0, r3
 8003988:	2303      	movs	r3, #3
 800398a:	4003      	ands	r3, r0
 800398c:	00db      	lsls	r3, r3, #3
 800398e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003990:	4809      	ldr	r0, [pc, #36]	; (80039b8 <__NVIC_SetPriority+0xd8>)
 8003992:	1dfb      	adds	r3, r7, #7
 8003994:	781b      	ldrb	r3, [r3, #0]
 8003996:	001c      	movs	r4, r3
 8003998:	230f      	movs	r3, #15
 800399a:	4023      	ands	r3, r4
 800399c:	3b08      	subs	r3, #8
 800399e:	089b      	lsrs	r3, r3, #2
 80039a0:	430a      	orrs	r2, r1
 80039a2:	3306      	adds	r3, #6
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	18c3      	adds	r3, r0, r3
 80039a8:	3304      	adds	r3, #4
 80039aa:	601a      	str	r2, [r3, #0]
}
 80039ac:	46c0      	nop			; (mov r8, r8)
 80039ae:	46bd      	mov	sp, r7
 80039b0:	b003      	add	sp, #12
 80039b2:	bd90      	pop	{r4, r7, pc}
 80039b4:	e000e100 	.word	0xe000e100
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80039bc:	b580      	push	{r7, lr}
 80039be:	b084      	sub	sp, #16
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60b9      	str	r1, [r7, #8]
 80039c4:	607a      	str	r2, [r7, #4]
 80039c6:	210f      	movs	r1, #15
 80039c8:	187b      	adds	r3, r7, r1
 80039ca:	1c02      	adds	r2, r0, #0
 80039cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80039ce:	68ba      	ldr	r2, [r7, #8]
 80039d0:	187b      	adds	r3, r7, r1
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	b25b      	sxtb	r3, r3
 80039d6:	0011      	movs	r1, r2
 80039d8:	0018      	movs	r0, r3
 80039da:	f7ff ff81 	bl	80038e0 <__NVIC_SetPriority>
}
 80039de:	46c0      	nop			; (mov r8, r8)
 80039e0:	46bd      	mov	sp, r7
 80039e2:	b004      	add	sp, #16
 80039e4:	bd80      	pop	{r7, pc}

080039e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b082      	sub	sp, #8
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	0002      	movs	r2, r0
 80039ee:	1dfb      	adds	r3, r7, #7
 80039f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80039f2:	1dfb      	adds	r3, r7, #7
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	b25b      	sxtb	r3, r3
 80039f8:	0018      	movs	r0, r3
 80039fa:	f7ff ff57 	bl	80038ac <__NVIC_EnableIRQ>
}
 80039fe:	46c0      	nop			; (mov r8, r8)
 8003a00:	46bd      	mov	sp, r7
 8003a02:	b002      	add	sp, #8
 8003a04:	bd80      	pop	{r7, pc}
	...

08003a08 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b086      	sub	sp, #24
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
 8003a10:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a12:	2300      	movs	r3, #0
 8003a14:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a16:	e155      	b.n	8003cc4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003a18:	683b      	ldr	r3, [r7, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2101      	movs	r1, #1
 8003a1e:	697a      	ldr	r2, [r7, #20]
 8003a20:	4091      	lsls	r1, r2
 8003a22:	000a      	movs	r2, r1
 8003a24:	4013      	ands	r3, r2
 8003a26:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d100      	bne.n	8003a30 <HAL_GPIO_Init+0x28>
 8003a2e:	e146      	b.n	8003cbe <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d003      	beq.n	8003a40 <HAL_GPIO_Init+0x38>
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	2b12      	cmp	r3, #18
 8003a3e:	d123      	bne.n	8003a88 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	08da      	lsrs	r2, r3, #3
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	3208      	adds	r2, #8
 8003a48:	0092      	lsls	r2, r2, #2
 8003a4a:	58d3      	ldr	r3, [r2, r3]
 8003a4c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2207      	movs	r2, #7
 8003a52:	4013      	ands	r3, r2
 8003a54:	009b      	lsls	r3, r3, #2
 8003a56:	220f      	movs	r2, #15
 8003a58:	409a      	lsls	r2, r3
 8003a5a:	0013      	movs	r3, r2
 8003a5c:	43da      	mvns	r2, r3
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	4013      	ands	r3, r2
 8003a62:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a64:	683b      	ldr	r3, [r7, #0]
 8003a66:	691a      	ldr	r2, [r3, #16]
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	2107      	movs	r1, #7
 8003a6c:	400b      	ands	r3, r1
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	409a      	lsls	r2, r3
 8003a72:	0013      	movs	r3, r2
 8003a74:	693a      	ldr	r2, [r7, #16]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	08da      	lsrs	r2, r3, #3
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	3208      	adds	r2, #8
 8003a82:	0092      	lsls	r2, r2, #2
 8003a84:	6939      	ldr	r1, [r7, #16]
 8003a86:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	005b      	lsls	r3, r3, #1
 8003a92:	2203      	movs	r2, #3
 8003a94:	409a      	lsls	r2, r3
 8003a96:	0013      	movs	r3, r2
 8003a98:	43da      	mvns	r2, r3
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	685b      	ldr	r3, [r3, #4]
 8003aa4:	2203      	movs	r2, #3
 8003aa6:	401a      	ands	r2, r3
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	005b      	lsls	r3, r3, #1
 8003aac:	409a      	lsls	r2, r3
 8003aae:	0013      	movs	r3, r2
 8003ab0:	693a      	ldr	r2, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003abc:	683b      	ldr	r3, [r7, #0]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d00b      	beq.n	8003adc <HAL_GPIO_Init+0xd4>
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	2b02      	cmp	r3, #2
 8003aca:	d007      	beq.n	8003adc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ad0:	2b11      	cmp	r3, #17
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b12      	cmp	r3, #18
 8003ada:	d130      	bne.n	8003b3e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003ae2:	697b      	ldr	r3, [r7, #20]
 8003ae4:	005b      	lsls	r3, r3, #1
 8003ae6:	2203      	movs	r2, #3
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	0013      	movs	r3, r2
 8003aec:	43da      	mvns	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	68da      	ldr	r2, [r3, #12]
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	005b      	lsls	r3, r3, #1
 8003afc:	409a      	lsls	r2, r3
 8003afe:	0013      	movs	r3, r2
 8003b00:	693a      	ldr	r2, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003b12:	2201      	movs	r2, #1
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	409a      	lsls	r2, r3
 8003b18:	0013      	movs	r3, r2
 8003b1a:	43da      	mvns	r2, r3
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	4013      	ands	r3, r2
 8003b20:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	2201      	movs	r2, #1
 8003b2a:	401a      	ands	r2, r3
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	409a      	lsls	r2, r3
 8003b30:	0013      	movs	r3, r2
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	693a      	ldr	r2, [r7, #16]
 8003b3c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	68db      	ldr	r3, [r3, #12]
 8003b42:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	2203      	movs	r2, #3
 8003b4a:	409a      	lsls	r2, r3
 8003b4c:	0013      	movs	r3, r2
 8003b4e:	43da      	mvns	r2, r3
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	4013      	ands	r3, r2
 8003b54:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	689a      	ldr	r2, [r3, #8]
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	005b      	lsls	r3, r3, #1
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	0013      	movs	r3, r2
 8003b62:	693a      	ldr	r2, [r7, #16]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	693a      	ldr	r2, [r7, #16]
 8003b6c:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	685a      	ldr	r2, [r3, #4]
 8003b72:	2380      	movs	r3, #128	; 0x80
 8003b74:	055b      	lsls	r3, r3, #21
 8003b76:	4013      	ands	r3, r2
 8003b78:	d100      	bne.n	8003b7c <HAL_GPIO_Init+0x174>
 8003b7a:	e0a0      	b.n	8003cbe <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b7c:	4b57      	ldr	r3, [pc, #348]	; (8003cdc <HAL_GPIO_Init+0x2d4>)
 8003b7e:	699a      	ldr	r2, [r3, #24]
 8003b80:	4b56      	ldr	r3, [pc, #344]	; (8003cdc <HAL_GPIO_Init+0x2d4>)
 8003b82:	2101      	movs	r1, #1
 8003b84:	430a      	orrs	r2, r1
 8003b86:	619a      	str	r2, [r3, #24]
 8003b88:	4b54      	ldr	r3, [pc, #336]	; (8003cdc <HAL_GPIO_Init+0x2d4>)
 8003b8a:	699b      	ldr	r3, [r3, #24]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	4013      	ands	r3, r2
 8003b90:	60bb      	str	r3, [r7, #8]
 8003b92:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003b94:	4a52      	ldr	r2, [pc, #328]	; (8003ce0 <HAL_GPIO_Init+0x2d8>)
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	089b      	lsrs	r3, r3, #2
 8003b9a:	3302      	adds	r3, #2
 8003b9c:	009b      	lsls	r3, r3, #2
 8003b9e:	589b      	ldr	r3, [r3, r2]
 8003ba0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003ba2:	697b      	ldr	r3, [r7, #20]
 8003ba4:	2203      	movs	r2, #3
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	220f      	movs	r2, #15
 8003bac:	409a      	lsls	r2, r3
 8003bae:	0013      	movs	r3, r2
 8003bb0:	43da      	mvns	r2, r3
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	4013      	ands	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003bb8:	687a      	ldr	r2, [r7, #4]
 8003bba:	2390      	movs	r3, #144	; 0x90
 8003bbc:	05db      	lsls	r3, r3, #23
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d019      	beq.n	8003bf6 <HAL_GPIO_Init+0x1ee>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a47      	ldr	r2, [pc, #284]	; (8003ce4 <HAL_GPIO_Init+0x2dc>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d013      	beq.n	8003bf2 <HAL_GPIO_Init+0x1ea>
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	4a46      	ldr	r2, [pc, #280]	; (8003ce8 <HAL_GPIO_Init+0x2e0>)
 8003bce:	4293      	cmp	r3, r2
 8003bd0:	d00d      	beq.n	8003bee <HAL_GPIO_Init+0x1e6>
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	4a45      	ldr	r2, [pc, #276]	; (8003cec <HAL_GPIO_Init+0x2e4>)
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	d007      	beq.n	8003bea <HAL_GPIO_Init+0x1e2>
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a44      	ldr	r2, [pc, #272]	; (8003cf0 <HAL_GPIO_Init+0x2e8>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d101      	bne.n	8003be6 <HAL_GPIO_Init+0x1de>
 8003be2:	2304      	movs	r3, #4
 8003be4:	e008      	b.n	8003bf8 <HAL_GPIO_Init+0x1f0>
 8003be6:	2305      	movs	r3, #5
 8003be8:	e006      	b.n	8003bf8 <HAL_GPIO_Init+0x1f0>
 8003bea:	2303      	movs	r3, #3
 8003bec:	e004      	b.n	8003bf8 <HAL_GPIO_Init+0x1f0>
 8003bee:	2302      	movs	r3, #2
 8003bf0:	e002      	b.n	8003bf8 <HAL_GPIO_Init+0x1f0>
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e000      	b.n	8003bf8 <HAL_GPIO_Init+0x1f0>
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	697a      	ldr	r2, [r7, #20]
 8003bfa:	2103      	movs	r1, #3
 8003bfc:	400a      	ands	r2, r1
 8003bfe:	0092      	lsls	r2, r2, #2
 8003c00:	4093      	lsls	r3, r2
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	4313      	orrs	r3, r2
 8003c06:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003c08:	4935      	ldr	r1, [pc, #212]	; (8003ce0 <HAL_GPIO_Init+0x2d8>)
 8003c0a:	697b      	ldr	r3, [r7, #20]
 8003c0c:	089b      	lsrs	r3, r3, #2
 8003c0e:	3302      	adds	r3, #2
 8003c10:	009b      	lsls	r3, r3, #2
 8003c12:	693a      	ldr	r2, [r7, #16]
 8003c14:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003c16:	4b37      	ldr	r3, [pc, #220]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	4013      	ands	r3, r2
 8003c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	685a      	ldr	r2, [r3, #4]
 8003c2a:	2380      	movs	r3, #128	; 0x80
 8003c2c:	025b      	lsls	r3, r3, #9
 8003c2e:	4013      	ands	r3, r2
 8003c30:	d003      	beq.n	8003c3a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8003c32:	693a      	ldr	r2, [r7, #16]
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8003c3a:	4b2e      	ldr	r3, [pc, #184]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c3c:	693a      	ldr	r2, [r7, #16]
 8003c3e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003c40:	4b2c      	ldr	r3, [pc, #176]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	43da      	mvns	r2, r3
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4013      	ands	r3, r2
 8003c4e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	2380      	movs	r3, #128	; 0x80
 8003c56:	029b      	lsls	r3, r3, #10
 8003c58:	4013      	ands	r3, r2
 8003c5a:	d003      	beq.n	8003c64 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8003c5c:	693a      	ldr	r2, [r7, #16]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003c64:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c66:	693a      	ldr	r2, [r7, #16]
 8003c68:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c6a:	4b22      	ldr	r3, [pc, #136]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	43da      	mvns	r2, r3
 8003c74:	693b      	ldr	r3, [r7, #16]
 8003c76:	4013      	ands	r3, r2
 8003c78:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	685a      	ldr	r2, [r3, #4]
 8003c7e:	2380      	movs	r3, #128	; 0x80
 8003c80:	035b      	lsls	r3, r3, #13
 8003c82:	4013      	ands	r3, r2
 8003c84:	d003      	beq.n	8003c8e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003c86:	693a      	ldr	r2, [r7, #16]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003c8e:	4b19      	ldr	r3, [pc, #100]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8003c94:	4b17      	ldr	r3, [pc, #92]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	43da      	mvns	r2, r3
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	685a      	ldr	r2, [r3, #4]
 8003ca8:	2380      	movs	r3, #128	; 0x80
 8003caa:	039b      	lsls	r3, r3, #14
 8003cac:	4013      	ands	r3, r2
 8003cae:	d003      	beq.n	8003cb8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003cb8:	4b0e      	ldr	r3, [pc, #56]	; (8003cf4 <HAL_GPIO_Init+0x2ec>)
 8003cba:	693a      	ldr	r2, [r7, #16]
 8003cbc:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	697b      	ldr	r3, [r7, #20]
 8003cca:	40da      	lsrs	r2, r3
 8003ccc:	1e13      	subs	r3, r2, #0
 8003cce:	d000      	beq.n	8003cd2 <HAL_GPIO_Init+0x2ca>
 8003cd0:	e6a2      	b.n	8003a18 <HAL_GPIO_Init+0x10>
  } 
}
 8003cd2:	46c0      	nop			; (mov r8, r8)
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b006      	add	sp, #24
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	46c0      	nop			; (mov r8, r8)
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	40010000 	.word	0x40010000
 8003ce4:	48000400 	.word	0x48000400
 8003ce8:	48000800 	.word	0x48000800
 8003cec:	48000c00 	.word	0x48000c00
 8003cf0:	48001000 	.word	0x48001000
 8003cf4:	40010400 	.word	0x40010400

08003cf8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	000a      	movs	r2, r1
 8003d02:	1cbb      	adds	r3, r7, #2
 8003d04:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	691b      	ldr	r3, [r3, #16]
 8003d0a:	1cba      	adds	r2, r7, #2
 8003d0c:	8812      	ldrh	r2, [r2, #0]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	d004      	beq.n	8003d1c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8003d12:	230f      	movs	r3, #15
 8003d14:	18fb      	adds	r3, r7, r3
 8003d16:	2201      	movs	r2, #1
 8003d18:	701a      	strb	r2, [r3, #0]
 8003d1a:	e003      	b.n	8003d24 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d1c:	230f      	movs	r3, #15
 8003d1e:	18fb      	adds	r3, r7, r3
 8003d20:	2200      	movs	r2, #0
 8003d22:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8003d24:	230f      	movs	r3, #15
 8003d26:	18fb      	adds	r3, r7, r3
 8003d28:	781b      	ldrb	r3, [r3, #0]
  }
 8003d2a:	0018      	movs	r0, r3
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	b004      	add	sp, #16
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b082      	sub	sp, #8
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	0008      	movs	r0, r1
 8003d3c:	0011      	movs	r1, r2
 8003d3e:	1cbb      	adds	r3, r7, #2
 8003d40:	1c02      	adds	r2, r0, #0
 8003d42:	801a      	strh	r2, [r3, #0]
 8003d44:	1c7b      	adds	r3, r7, #1
 8003d46:	1c0a      	adds	r2, r1, #0
 8003d48:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d4a:	1c7b      	adds	r3, r7, #1
 8003d4c:	781b      	ldrb	r3, [r3, #0]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d004      	beq.n	8003d5c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003d52:	1cbb      	adds	r3, r7, #2
 8003d54:	881a      	ldrh	r2, [r3, #0]
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003d5a:	e003      	b.n	8003d64 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003d5c:	1cbb      	adds	r3, r7, #2
 8003d5e:	881a      	ldrh	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003d64:	46c0      	nop			; (mov r8, r8)
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b002      	add	sp, #8
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d102      	bne.n	8003d80 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	f000 fb76 	bl	800446c <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	2201      	movs	r2, #1
 8003d86:	4013      	ands	r3, r2
 8003d88:	d100      	bne.n	8003d8c <HAL_RCC_OscConfig+0x20>
 8003d8a:	e08e      	b.n	8003eaa <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003d8c:	4bc5      	ldr	r3, [pc, #788]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	220c      	movs	r2, #12
 8003d92:	4013      	ands	r3, r2
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d00e      	beq.n	8003db6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003d98:	4bc2      	ldr	r3, [pc, #776]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	220c      	movs	r2, #12
 8003d9e:	4013      	ands	r3, r2
 8003da0:	2b08      	cmp	r3, #8
 8003da2:	d117      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x68>
 8003da4:	4bbf      	ldr	r3, [pc, #764]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003da6:	685a      	ldr	r2, [r3, #4]
 8003da8:	23c0      	movs	r3, #192	; 0xc0
 8003daa:	025b      	lsls	r3, r3, #9
 8003dac:	401a      	ands	r2, r3
 8003dae:	2380      	movs	r3, #128	; 0x80
 8003db0:	025b      	lsls	r3, r3, #9
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d10e      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db6:	4bbb      	ldr	r3, [pc, #748]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	2380      	movs	r3, #128	; 0x80
 8003dbc:	029b      	lsls	r3, r3, #10
 8003dbe:	4013      	ands	r3, r2
 8003dc0:	d100      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x58>
 8003dc2:	e071      	b.n	8003ea8 <HAL_RCC_OscConfig+0x13c>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d000      	beq.n	8003dce <HAL_RCC_OscConfig+0x62>
 8003dcc:	e06c      	b.n	8003ea8 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	f000 fb4c 	bl	800446c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d107      	bne.n	8003dec <HAL_RCC_OscConfig+0x80>
 8003ddc:	4bb1      	ldr	r3, [pc, #708]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003dde:	681a      	ldr	r2, [r3, #0]
 8003de0:	4bb0      	ldr	r3, [pc, #704]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003de2:	2180      	movs	r1, #128	; 0x80
 8003de4:	0249      	lsls	r1, r1, #9
 8003de6:	430a      	orrs	r2, r1
 8003de8:	601a      	str	r2, [r3, #0]
 8003dea:	e02f      	b.n	8003e4c <HAL_RCC_OscConfig+0xe0>
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d10c      	bne.n	8003e0e <HAL_RCC_OscConfig+0xa2>
 8003df4:	4bab      	ldr	r3, [pc, #684]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	4baa      	ldr	r3, [pc, #680]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003dfa:	49ab      	ldr	r1, [pc, #684]	; (80040a8 <HAL_RCC_OscConfig+0x33c>)
 8003dfc:	400a      	ands	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]
 8003e00:	4ba8      	ldr	r3, [pc, #672]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	4ba7      	ldr	r3, [pc, #668]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e06:	49a9      	ldr	r1, [pc, #676]	; (80040ac <HAL_RCC_OscConfig+0x340>)
 8003e08:	400a      	ands	r2, r1
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	e01e      	b.n	8003e4c <HAL_RCC_OscConfig+0xe0>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	2b05      	cmp	r3, #5
 8003e14:	d10e      	bne.n	8003e34 <HAL_RCC_OscConfig+0xc8>
 8003e16:	4ba3      	ldr	r3, [pc, #652]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	4ba2      	ldr	r3, [pc, #648]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e1c:	2180      	movs	r1, #128	; 0x80
 8003e1e:	02c9      	lsls	r1, r1, #11
 8003e20:	430a      	orrs	r2, r1
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	4b9f      	ldr	r3, [pc, #636]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	4b9e      	ldr	r3, [pc, #632]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e2a:	2180      	movs	r1, #128	; 0x80
 8003e2c:	0249      	lsls	r1, r1, #9
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]
 8003e32:	e00b      	b.n	8003e4c <HAL_RCC_OscConfig+0xe0>
 8003e34:	4b9b      	ldr	r3, [pc, #620]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	4b9a      	ldr	r3, [pc, #616]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e3a:	499b      	ldr	r1, [pc, #620]	; (80040a8 <HAL_RCC_OscConfig+0x33c>)
 8003e3c:	400a      	ands	r2, r1
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	4b98      	ldr	r3, [pc, #608]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	4b97      	ldr	r3, [pc, #604]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e46:	4999      	ldr	r1, [pc, #612]	; (80040ac <HAL_RCC_OscConfig+0x340>)
 8003e48:	400a      	ands	r2, r1
 8003e4a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d014      	beq.n	8003e7e <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e54:	f7ff f8d2 	bl	8002ffc <HAL_GetTick>
 8003e58:	0003      	movs	r3, r0
 8003e5a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e5c:	e008      	b.n	8003e70 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e5e:	f7ff f8cd 	bl	8002ffc <HAL_GetTick>
 8003e62:	0002      	movs	r2, r0
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	1ad3      	subs	r3, r2, r3
 8003e68:	2b64      	cmp	r3, #100	; 0x64
 8003e6a:	d901      	bls.n	8003e70 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8003e6c:	2303      	movs	r3, #3
 8003e6e:	e2fd      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e70:	4b8c      	ldr	r3, [pc, #560]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	2380      	movs	r3, #128	; 0x80
 8003e76:	029b      	lsls	r3, r3, #10
 8003e78:	4013      	ands	r3, r2
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_RCC_OscConfig+0xf2>
 8003e7c:	e015      	b.n	8003eaa <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e7e:	f7ff f8bd 	bl	8002ffc <HAL_GetTick>
 8003e82:	0003      	movs	r3, r0
 8003e84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e86:	e008      	b.n	8003e9a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e88:	f7ff f8b8 	bl	8002ffc <HAL_GetTick>
 8003e8c:	0002      	movs	r2, r0
 8003e8e:	69bb      	ldr	r3, [r7, #24]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	2b64      	cmp	r3, #100	; 0x64
 8003e94:	d901      	bls.n	8003e9a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8003e96:	2303      	movs	r3, #3
 8003e98:	e2e8      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e9a:	4b82      	ldr	r3, [pc, #520]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	2380      	movs	r3, #128	; 0x80
 8003ea0:	029b      	lsls	r3, r3, #10
 8003ea2:	4013      	ands	r3, r2
 8003ea4:	d1f0      	bne.n	8003e88 <HAL_RCC_OscConfig+0x11c>
 8003ea6:	e000      	b.n	8003eaa <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ea8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	4013      	ands	r3, r2
 8003eb2:	d100      	bne.n	8003eb6 <HAL_RCC_OscConfig+0x14a>
 8003eb4:	e06c      	b.n	8003f90 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003eb6:	4b7b      	ldr	r3, [pc, #492]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003eb8:	685b      	ldr	r3, [r3, #4]
 8003eba:	220c      	movs	r2, #12
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	d00e      	beq.n	8003ede <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003ec0:	4b78      	ldr	r3, [pc, #480]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	220c      	movs	r2, #12
 8003ec6:	4013      	ands	r3, r2
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d11f      	bne.n	8003f0c <HAL_RCC_OscConfig+0x1a0>
 8003ecc:	4b75      	ldr	r3, [pc, #468]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003ece:	685a      	ldr	r2, [r3, #4]
 8003ed0:	23c0      	movs	r3, #192	; 0xc0
 8003ed2:	025b      	lsls	r3, r3, #9
 8003ed4:	401a      	ands	r2, r3
 8003ed6:	2380      	movs	r3, #128	; 0x80
 8003ed8:	021b      	lsls	r3, r3, #8
 8003eda:	429a      	cmp	r2, r3
 8003edc:	d116      	bne.n	8003f0c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ede:	4b71      	ldr	r3, [pc, #452]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	2202      	movs	r2, #2
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	d005      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x188>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	2b01      	cmp	r3, #1
 8003eee:	d001      	beq.n	8003ef4 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e2bb      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ef4:	4b6b      	ldr	r3, [pc, #428]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	22f8      	movs	r2, #248	; 0xf8
 8003efa:	4393      	bics	r3, r2
 8003efc:	0019      	movs	r1, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	00da      	lsls	r2, r3, #3
 8003f04:	4b67      	ldr	r3, [pc, #412]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f06:	430a      	orrs	r2, r1
 8003f08:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f0a:	e041      	b.n	8003f90 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d024      	beq.n	8003f5e <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f14:	4b63      	ldr	r3, [pc, #396]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f16:	681a      	ldr	r2, [r3, #0]
 8003f18:	4b62      	ldr	r3, [pc, #392]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f1a:	2101      	movs	r1, #1
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f20:	f7ff f86c 	bl	8002ffc <HAL_GetTick>
 8003f24:	0003      	movs	r3, r0
 8003f26:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f28:	e008      	b.n	8003f3c <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f2a:	f7ff f867 	bl	8002ffc <HAL_GetTick>
 8003f2e:	0002      	movs	r2, r0
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	2b02      	cmp	r3, #2
 8003f36:	d901      	bls.n	8003f3c <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8003f38:	2303      	movs	r3, #3
 8003f3a:	e297      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f3c:	4b59      	ldr	r3, [pc, #356]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	2202      	movs	r2, #2
 8003f42:	4013      	ands	r3, r2
 8003f44:	d0f1      	beq.n	8003f2a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f46:	4b57      	ldr	r3, [pc, #348]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	22f8      	movs	r2, #248	; 0xf8
 8003f4c:	4393      	bics	r3, r2
 8003f4e:	0019      	movs	r1, r3
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	691b      	ldr	r3, [r3, #16]
 8003f54:	00da      	lsls	r2, r3, #3
 8003f56:	4b53      	ldr	r3, [pc, #332]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f58:	430a      	orrs	r2, r1
 8003f5a:	601a      	str	r2, [r3, #0]
 8003f5c:	e018      	b.n	8003f90 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f5e:	4b51      	ldr	r3, [pc, #324]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b50      	ldr	r3, [pc, #320]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f64:	2101      	movs	r1, #1
 8003f66:	438a      	bics	r2, r1
 8003f68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f6a:	f7ff f847 	bl	8002ffc <HAL_GetTick>
 8003f6e:	0003      	movs	r3, r0
 8003f70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f72:	e008      	b.n	8003f86 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f74:	f7ff f842 	bl	8002ffc <HAL_GetTick>
 8003f78:	0002      	movs	r2, r0
 8003f7a:	69bb      	ldr	r3, [r7, #24]
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b02      	cmp	r3, #2
 8003f80:	d901      	bls.n	8003f86 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8003f82:	2303      	movs	r3, #3
 8003f84:	e272      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f86:	4b47      	ldr	r3, [pc, #284]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	d1f1      	bne.n	8003f74 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	2208      	movs	r2, #8
 8003f96:	4013      	ands	r3, r2
 8003f98:	d036      	beq.n	8004008 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69db      	ldr	r3, [r3, #28]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d019      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fa2:	4b40      	ldr	r3, [pc, #256]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003fa4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fa6:	4b3f      	ldr	r3, [pc, #252]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003fa8:	2101      	movs	r1, #1
 8003faa:	430a      	orrs	r2, r1
 8003fac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fae:	f7ff f825 	bl	8002ffc <HAL_GetTick>
 8003fb2:	0003      	movs	r3, r0
 8003fb4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fb6:	e008      	b.n	8003fca <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fb8:	f7ff f820 	bl	8002ffc <HAL_GetTick>
 8003fbc:	0002      	movs	r2, r0
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	2b02      	cmp	r3, #2
 8003fc4:	d901      	bls.n	8003fca <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8003fc6:	2303      	movs	r3, #3
 8003fc8:	e250      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fca:	4b36      	ldr	r3, [pc, #216]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fce:	2202      	movs	r2, #2
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	d0f1      	beq.n	8003fb8 <HAL_RCC_OscConfig+0x24c>
 8003fd4:	e018      	b.n	8004008 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003fd6:	4b33      	ldr	r3, [pc, #204]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003fd8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fda:	4b32      	ldr	r3, [pc, #200]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8003fdc:	2101      	movs	r1, #1
 8003fde:	438a      	bics	r2, r1
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe2:	f7ff f80b 	bl	8002ffc <HAL_GetTick>
 8003fe6:	0003      	movs	r3, r0
 8003fe8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fea:	e008      	b.n	8003ffe <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003fec:	f7ff f806 	bl	8002ffc <HAL_GetTick>
 8003ff0:	0002      	movs	r2, r0
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	1ad3      	subs	r3, r2, r3
 8003ff6:	2b02      	cmp	r3, #2
 8003ff8:	d901      	bls.n	8003ffe <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8003ffa:	2303      	movs	r3, #3
 8003ffc:	e236      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ffe:	4b29      	ldr	r3, [pc, #164]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8004000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004002:	2202      	movs	r2, #2
 8004004:	4013      	ands	r3, r2
 8004006:	d1f1      	bne.n	8003fec <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2204      	movs	r2, #4
 800400e:	4013      	ands	r3, r2
 8004010:	d100      	bne.n	8004014 <HAL_RCC_OscConfig+0x2a8>
 8004012:	e0b5      	b.n	8004180 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004014:	231f      	movs	r3, #31
 8004016:	18fb      	adds	r3, r7, r3
 8004018:	2200      	movs	r2, #0
 800401a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800401c:	4b21      	ldr	r3, [pc, #132]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 800401e:	69da      	ldr	r2, [r3, #28]
 8004020:	2380      	movs	r3, #128	; 0x80
 8004022:	055b      	lsls	r3, r3, #21
 8004024:	4013      	ands	r3, r2
 8004026:	d111      	bne.n	800404c <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004028:	4b1e      	ldr	r3, [pc, #120]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 800402a:	69da      	ldr	r2, [r3, #28]
 800402c:	4b1d      	ldr	r3, [pc, #116]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 800402e:	2180      	movs	r1, #128	; 0x80
 8004030:	0549      	lsls	r1, r1, #21
 8004032:	430a      	orrs	r2, r1
 8004034:	61da      	str	r2, [r3, #28]
 8004036:	4b1b      	ldr	r3, [pc, #108]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8004038:	69da      	ldr	r2, [r3, #28]
 800403a:	2380      	movs	r3, #128	; 0x80
 800403c:	055b      	lsls	r3, r3, #21
 800403e:	4013      	ands	r3, r2
 8004040:	60fb      	str	r3, [r7, #12]
 8004042:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004044:	231f      	movs	r3, #31
 8004046:	18fb      	adds	r3, r7, r3
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800404c:	4b18      	ldr	r3, [pc, #96]	; (80040b0 <HAL_RCC_OscConfig+0x344>)
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	2380      	movs	r3, #128	; 0x80
 8004052:	005b      	lsls	r3, r3, #1
 8004054:	4013      	ands	r3, r2
 8004056:	d11a      	bne.n	800408e <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004058:	4b15      	ldr	r3, [pc, #84]	; (80040b0 <HAL_RCC_OscConfig+0x344>)
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	4b14      	ldr	r3, [pc, #80]	; (80040b0 <HAL_RCC_OscConfig+0x344>)
 800405e:	2180      	movs	r1, #128	; 0x80
 8004060:	0049      	lsls	r1, r1, #1
 8004062:	430a      	orrs	r2, r1
 8004064:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004066:	f7fe ffc9 	bl	8002ffc <HAL_GetTick>
 800406a:	0003      	movs	r3, r0
 800406c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800406e:	e008      	b.n	8004082 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004070:	f7fe ffc4 	bl	8002ffc <HAL_GetTick>
 8004074:	0002      	movs	r2, r0
 8004076:	69bb      	ldr	r3, [r7, #24]
 8004078:	1ad3      	subs	r3, r2, r3
 800407a:	2b64      	cmp	r3, #100	; 0x64
 800407c:	d901      	bls.n	8004082 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 800407e:	2303      	movs	r3, #3
 8004080:	e1f4      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004082:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_RCC_OscConfig+0x344>)
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	2380      	movs	r3, #128	; 0x80
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	4013      	ands	r3, r2
 800408c:	d0f0      	beq.n	8004070 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	689b      	ldr	r3, [r3, #8]
 8004092:	2b01      	cmp	r3, #1
 8004094:	d10e      	bne.n	80040b4 <HAL_RCC_OscConfig+0x348>
 8004096:	4b03      	ldr	r3, [pc, #12]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 8004098:	6a1a      	ldr	r2, [r3, #32]
 800409a:	4b02      	ldr	r3, [pc, #8]	; (80040a4 <HAL_RCC_OscConfig+0x338>)
 800409c:	2101      	movs	r1, #1
 800409e:	430a      	orrs	r2, r1
 80040a0:	621a      	str	r2, [r3, #32]
 80040a2:	e035      	b.n	8004110 <HAL_RCC_OscConfig+0x3a4>
 80040a4:	40021000 	.word	0x40021000
 80040a8:	fffeffff 	.word	0xfffeffff
 80040ac:	fffbffff 	.word	0xfffbffff
 80040b0:	40007000 	.word	0x40007000
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d10c      	bne.n	80040d6 <HAL_RCC_OscConfig+0x36a>
 80040bc:	4bca      	ldr	r3, [pc, #808]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040be:	6a1a      	ldr	r2, [r3, #32]
 80040c0:	4bc9      	ldr	r3, [pc, #804]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040c2:	2101      	movs	r1, #1
 80040c4:	438a      	bics	r2, r1
 80040c6:	621a      	str	r2, [r3, #32]
 80040c8:	4bc7      	ldr	r3, [pc, #796]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040ca:	6a1a      	ldr	r2, [r3, #32]
 80040cc:	4bc6      	ldr	r3, [pc, #792]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040ce:	2104      	movs	r1, #4
 80040d0:	438a      	bics	r2, r1
 80040d2:	621a      	str	r2, [r3, #32]
 80040d4:	e01c      	b.n	8004110 <HAL_RCC_OscConfig+0x3a4>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	689b      	ldr	r3, [r3, #8]
 80040da:	2b05      	cmp	r3, #5
 80040dc:	d10c      	bne.n	80040f8 <HAL_RCC_OscConfig+0x38c>
 80040de:	4bc2      	ldr	r3, [pc, #776]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040e0:	6a1a      	ldr	r2, [r3, #32]
 80040e2:	4bc1      	ldr	r3, [pc, #772]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040e4:	2104      	movs	r1, #4
 80040e6:	430a      	orrs	r2, r1
 80040e8:	621a      	str	r2, [r3, #32]
 80040ea:	4bbf      	ldr	r3, [pc, #764]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040ec:	6a1a      	ldr	r2, [r3, #32]
 80040ee:	4bbe      	ldr	r3, [pc, #760]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040f0:	2101      	movs	r1, #1
 80040f2:	430a      	orrs	r2, r1
 80040f4:	621a      	str	r2, [r3, #32]
 80040f6:	e00b      	b.n	8004110 <HAL_RCC_OscConfig+0x3a4>
 80040f8:	4bbb      	ldr	r3, [pc, #748]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040fa:	6a1a      	ldr	r2, [r3, #32]
 80040fc:	4bba      	ldr	r3, [pc, #744]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80040fe:	2101      	movs	r1, #1
 8004100:	438a      	bics	r2, r1
 8004102:	621a      	str	r2, [r3, #32]
 8004104:	4bb8      	ldr	r3, [pc, #736]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004106:	6a1a      	ldr	r2, [r3, #32]
 8004108:	4bb7      	ldr	r3, [pc, #732]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800410a:	2104      	movs	r1, #4
 800410c:	438a      	bics	r2, r1
 800410e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	689b      	ldr	r3, [r3, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d014      	beq.n	8004142 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004118:	f7fe ff70 	bl	8002ffc <HAL_GetTick>
 800411c:	0003      	movs	r3, r0
 800411e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004120:	e009      	b.n	8004136 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004122:	f7fe ff6b 	bl	8002ffc <HAL_GetTick>
 8004126:	0002      	movs	r2, r0
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	1ad3      	subs	r3, r2, r3
 800412c:	4aaf      	ldr	r2, [pc, #700]	; (80043ec <HAL_RCC_OscConfig+0x680>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e19a      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004136:	4bac      	ldr	r3, [pc, #688]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004138:	6a1b      	ldr	r3, [r3, #32]
 800413a:	2202      	movs	r2, #2
 800413c:	4013      	ands	r3, r2
 800413e:	d0f0      	beq.n	8004122 <HAL_RCC_OscConfig+0x3b6>
 8004140:	e013      	b.n	800416a <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004142:	f7fe ff5b 	bl	8002ffc <HAL_GetTick>
 8004146:	0003      	movs	r3, r0
 8004148:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414a:	e009      	b.n	8004160 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800414c:	f7fe ff56 	bl	8002ffc <HAL_GetTick>
 8004150:	0002      	movs	r2, r0
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	1ad3      	subs	r3, r2, r3
 8004156:	4aa5      	ldr	r2, [pc, #660]	; (80043ec <HAL_RCC_OscConfig+0x680>)
 8004158:	4293      	cmp	r3, r2
 800415a:	d901      	bls.n	8004160 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e185      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004160:	4ba1      	ldr	r3, [pc, #644]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004162:	6a1b      	ldr	r3, [r3, #32]
 8004164:	2202      	movs	r2, #2
 8004166:	4013      	ands	r3, r2
 8004168:	d1f0      	bne.n	800414c <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800416a:	231f      	movs	r3, #31
 800416c:	18fb      	adds	r3, r7, r3
 800416e:	781b      	ldrb	r3, [r3, #0]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d105      	bne.n	8004180 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004174:	4b9c      	ldr	r3, [pc, #624]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004176:	69da      	ldr	r2, [r3, #28]
 8004178:	4b9b      	ldr	r3, [pc, #620]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800417a:	499d      	ldr	r1, [pc, #628]	; (80043f0 <HAL_RCC_OscConfig+0x684>)
 800417c:	400a      	ands	r2, r1
 800417e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2210      	movs	r2, #16
 8004186:	4013      	ands	r3, r2
 8004188:	d063      	beq.n	8004252 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	2b01      	cmp	r3, #1
 8004190:	d12a      	bne.n	80041e8 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004192:	4b95      	ldr	r3, [pc, #596]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004194:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004196:	4b94      	ldr	r3, [pc, #592]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004198:	2104      	movs	r1, #4
 800419a:	430a      	orrs	r2, r1
 800419c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800419e:	4b92      	ldr	r3, [pc, #584]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041a2:	4b91      	ldr	r3, [pc, #580]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041a4:	2101      	movs	r1, #1
 80041a6:	430a      	orrs	r2, r1
 80041a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041aa:	f7fe ff27 	bl	8002ffc <HAL_GetTick>
 80041ae:	0003      	movs	r3, r0
 80041b0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80041b4:	f7fe ff22 	bl	8002ffc <HAL_GetTick>
 80041b8:	0002      	movs	r2, r0
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e152      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80041c6:	4b88      	ldr	r3, [pc, #544]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ca:	2202      	movs	r2, #2
 80041cc:	4013      	ands	r3, r2
 80041ce:	d0f1      	beq.n	80041b4 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80041d0:	4b85      	ldr	r3, [pc, #532]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041d4:	22f8      	movs	r2, #248	; 0xf8
 80041d6:	4393      	bics	r3, r2
 80041d8:	0019      	movs	r1, r3
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	699b      	ldr	r3, [r3, #24]
 80041de:	00da      	lsls	r2, r3, #3
 80041e0:	4b81      	ldr	r3, [pc, #516]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041e2:	430a      	orrs	r2, r1
 80041e4:	635a      	str	r2, [r3, #52]	; 0x34
 80041e6:	e034      	b.n	8004252 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	695b      	ldr	r3, [r3, #20]
 80041ec:	3305      	adds	r3, #5
 80041ee:	d111      	bne.n	8004214 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80041f0:	4b7d      	ldr	r3, [pc, #500]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041f4:	4b7c      	ldr	r3, [pc, #496]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041f6:	2104      	movs	r1, #4
 80041f8:	438a      	bics	r2, r1
 80041fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80041fc:	4b7a      	ldr	r3, [pc, #488]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80041fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004200:	22f8      	movs	r2, #248	; 0xf8
 8004202:	4393      	bics	r3, r2
 8004204:	0019      	movs	r1, r3
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	00da      	lsls	r2, r3, #3
 800420c:	4b76      	ldr	r3, [pc, #472]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800420e:	430a      	orrs	r2, r1
 8004210:	635a      	str	r2, [r3, #52]	; 0x34
 8004212:	e01e      	b.n	8004252 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004214:	4b74      	ldr	r3, [pc, #464]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004216:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004218:	4b73      	ldr	r3, [pc, #460]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800421a:	2104      	movs	r1, #4
 800421c:	430a      	orrs	r2, r1
 800421e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004220:	4b71      	ldr	r3, [pc, #452]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004222:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004224:	4b70      	ldr	r3, [pc, #448]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004226:	2101      	movs	r1, #1
 8004228:	438a      	bics	r2, r1
 800422a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800422c:	f7fe fee6 	bl	8002ffc <HAL_GetTick>
 8004230:	0003      	movs	r3, r0
 8004232:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004234:	e008      	b.n	8004248 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004236:	f7fe fee1 	bl	8002ffc <HAL_GetTick>
 800423a:	0002      	movs	r2, r0
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	1ad3      	subs	r3, r2, r3
 8004240:	2b02      	cmp	r3, #2
 8004242:	d901      	bls.n	8004248 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004244:	2303      	movs	r3, #3
 8004246:	e111      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004248:	4b67      	ldr	r3, [pc, #412]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800424a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800424c:	2202      	movs	r2, #2
 800424e:	4013      	ands	r3, r2
 8004250:	d1f1      	bne.n	8004236 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2220      	movs	r2, #32
 8004258:	4013      	ands	r3, r2
 800425a:	d05c      	beq.n	8004316 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800425c:	4b62      	ldr	r3, [pc, #392]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	220c      	movs	r2, #12
 8004262:	4013      	ands	r3, r2
 8004264:	2b0c      	cmp	r3, #12
 8004266:	d00e      	beq.n	8004286 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004268:	4b5f      	ldr	r3, [pc, #380]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	220c      	movs	r2, #12
 800426e:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004270:	2b08      	cmp	r3, #8
 8004272:	d114      	bne.n	800429e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004274:	4b5c      	ldr	r3, [pc, #368]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004276:	685a      	ldr	r2, [r3, #4]
 8004278:	23c0      	movs	r3, #192	; 0xc0
 800427a:	025b      	lsls	r3, r3, #9
 800427c:	401a      	ands	r2, r3
 800427e:	23c0      	movs	r3, #192	; 0xc0
 8004280:	025b      	lsls	r3, r3, #9
 8004282:	429a      	cmp	r2, r3
 8004284:	d10b      	bne.n	800429e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004286:	4b58      	ldr	r3, [pc, #352]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004288:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800428a:	2380      	movs	r3, #128	; 0x80
 800428c:	025b      	lsls	r3, r3, #9
 800428e:	4013      	ands	r3, r2
 8004290:	d040      	beq.n	8004314 <HAL_RCC_OscConfig+0x5a8>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d03c      	beq.n	8004314 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800429a:	2301      	movs	r3, #1
 800429c:	e0e6      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d01b      	beq.n	80042de <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80042a6:	4b50      	ldr	r3, [pc, #320]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80042a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042aa:	4b4f      	ldr	r3, [pc, #316]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80042ac:	2180      	movs	r1, #128	; 0x80
 80042ae:	0249      	lsls	r1, r1, #9
 80042b0:	430a      	orrs	r2, r1
 80042b2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b4:	f7fe fea2 	bl	8002ffc <HAL_GetTick>
 80042b8:	0003      	movs	r3, r0
 80042ba:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80042bc:	e008      	b.n	80042d0 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042be:	f7fe fe9d 	bl	8002ffc <HAL_GetTick>
 80042c2:	0002      	movs	r2, r0
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	1ad3      	subs	r3, r2, r3
 80042c8:	2b02      	cmp	r3, #2
 80042ca:	d901      	bls.n	80042d0 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80042cc:	2303      	movs	r3, #3
 80042ce:	e0cd      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80042d0:	4b45      	ldr	r3, [pc, #276]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80042d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042d4:	2380      	movs	r3, #128	; 0x80
 80042d6:	025b      	lsls	r3, r3, #9
 80042d8:	4013      	ands	r3, r2
 80042da:	d0f0      	beq.n	80042be <HAL_RCC_OscConfig+0x552>
 80042dc:	e01b      	b.n	8004316 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80042de:	4b42      	ldr	r3, [pc, #264]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80042e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042e2:	4b41      	ldr	r3, [pc, #260]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80042e4:	4943      	ldr	r1, [pc, #268]	; (80043f4 <HAL_RCC_OscConfig+0x688>)
 80042e6:	400a      	ands	r2, r1
 80042e8:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ea:	f7fe fe87 	bl	8002ffc <HAL_GetTick>
 80042ee:	0003      	movs	r3, r0
 80042f0:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 80042f2:	e008      	b.n	8004306 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042f4:	f7fe fe82 	bl	8002ffc <HAL_GetTick>
 80042f8:	0002      	movs	r2, r0
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	2b02      	cmp	r3, #2
 8004300:	d901      	bls.n	8004306 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004302:	2303      	movs	r3, #3
 8004304:	e0b2      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004306:	4b38      	ldr	r3, [pc, #224]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004308:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800430a:	2380      	movs	r3, #128	; 0x80
 800430c:	025b      	lsls	r3, r3, #9
 800430e:	4013      	ands	r3, r2
 8004310:	d1f0      	bne.n	80042f4 <HAL_RCC_OscConfig+0x588>
 8004312:	e000      	b.n	8004316 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004314:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	2b00      	cmp	r3, #0
 800431c:	d100      	bne.n	8004320 <HAL_RCC_OscConfig+0x5b4>
 800431e:	e0a4      	b.n	800446a <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004320:	4b31      	ldr	r3, [pc, #196]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	220c      	movs	r2, #12
 8004326:	4013      	ands	r3, r2
 8004328:	2b08      	cmp	r3, #8
 800432a:	d100      	bne.n	800432e <HAL_RCC_OscConfig+0x5c2>
 800432c:	e078      	b.n	8004420 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004332:	2b02      	cmp	r3, #2
 8004334:	d14c      	bne.n	80043d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004336:	4b2c      	ldr	r3, [pc, #176]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	4b2b      	ldr	r3, [pc, #172]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800433c:	492e      	ldr	r1, [pc, #184]	; (80043f8 <HAL_RCC_OscConfig+0x68c>)
 800433e:	400a      	ands	r2, r1
 8004340:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004342:	f7fe fe5b 	bl	8002ffc <HAL_GetTick>
 8004346:	0003      	movs	r3, r0
 8004348:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800434a:	e008      	b.n	800435e <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800434c:	f7fe fe56 	bl	8002ffc <HAL_GetTick>
 8004350:	0002      	movs	r2, r0
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	1ad3      	subs	r3, r2, r3
 8004356:	2b02      	cmp	r3, #2
 8004358:	d901      	bls.n	800435e <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800435a:	2303      	movs	r3, #3
 800435c:	e086      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800435e:	4b22      	ldr	r3, [pc, #136]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	2380      	movs	r3, #128	; 0x80
 8004364:	049b      	lsls	r3, r3, #18
 8004366:	4013      	ands	r3, r2
 8004368:	d1f0      	bne.n	800434c <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800436a:	4b1f      	ldr	r3, [pc, #124]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800436c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800436e:	220f      	movs	r2, #15
 8004370:	4393      	bics	r3, r2
 8004372:	0019      	movs	r1, r3
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004378:	4b1b      	ldr	r3, [pc, #108]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800437a:	430a      	orrs	r2, r1
 800437c:	62da      	str	r2, [r3, #44]	; 0x2c
 800437e:	4b1a      	ldr	r3, [pc, #104]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	4a1e      	ldr	r2, [pc, #120]	; (80043fc <HAL_RCC_OscConfig+0x690>)
 8004384:	4013      	ands	r3, r2
 8004386:	0019      	movs	r1, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004390:	431a      	orrs	r2, r3
 8004392:	4b15      	ldr	r3, [pc, #84]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 8004394:	430a      	orrs	r2, r1
 8004396:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004398:	4b13      	ldr	r3, [pc, #76]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	4b12      	ldr	r3, [pc, #72]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 800439e:	2180      	movs	r1, #128	; 0x80
 80043a0:	0449      	lsls	r1, r1, #17
 80043a2:	430a      	orrs	r2, r1
 80043a4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043a6:	f7fe fe29 	bl	8002ffc <HAL_GetTick>
 80043aa:	0003      	movs	r3, r0
 80043ac:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043ae:	e008      	b.n	80043c2 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043b0:	f7fe fe24 	bl	8002ffc <HAL_GetTick>
 80043b4:	0002      	movs	r2, r0
 80043b6:	69bb      	ldr	r3, [r7, #24]
 80043b8:	1ad3      	subs	r3, r2, r3
 80043ba:	2b02      	cmp	r3, #2
 80043bc:	d901      	bls.n	80043c2 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80043be:	2303      	movs	r3, #3
 80043c0:	e054      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80043c2:	4b09      	ldr	r3, [pc, #36]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	2380      	movs	r3, #128	; 0x80
 80043c8:	049b      	lsls	r3, r3, #18
 80043ca:	4013      	ands	r3, r2
 80043cc:	d0f0      	beq.n	80043b0 <HAL_RCC_OscConfig+0x644>
 80043ce:	e04c      	b.n	800446a <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d0:	4b05      	ldr	r3, [pc, #20]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	4b04      	ldr	r3, [pc, #16]	; (80043e8 <HAL_RCC_OscConfig+0x67c>)
 80043d6:	4908      	ldr	r1, [pc, #32]	; (80043f8 <HAL_RCC_OscConfig+0x68c>)
 80043d8:	400a      	ands	r2, r1
 80043da:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043dc:	f7fe fe0e 	bl	8002ffc <HAL_GetTick>
 80043e0:	0003      	movs	r3, r0
 80043e2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043e4:	e015      	b.n	8004412 <HAL_RCC_OscConfig+0x6a6>
 80043e6:	46c0      	nop			; (mov r8, r8)
 80043e8:	40021000 	.word	0x40021000
 80043ec:	00001388 	.word	0x00001388
 80043f0:	efffffff 	.word	0xefffffff
 80043f4:	fffeffff 	.word	0xfffeffff
 80043f8:	feffffff 	.word	0xfeffffff
 80043fc:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004400:	f7fe fdfc 	bl	8002ffc <HAL_GetTick>
 8004404:	0002      	movs	r2, r0
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e02c      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004412:	4b18      	ldr	r3, [pc, #96]	; (8004474 <HAL_RCC_OscConfig+0x708>)
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	2380      	movs	r3, #128	; 0x80
 8004418:	049b      	lsls	r3, r3, #18
 800441a:	4013      	ands	r3, r2
 800441c:	d1f0      	bne.n	8004400 <HAL_RCC_OscConfig+0x694>
 800441e:	e024      	b.n	800446a <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	e01f      	b.n	800446c <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800442c:	4b11      	ldr	r3, [pc, #68]	; (8004474 <HAL_RCC_OscConfig+0x708>)
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004432:	4b10      	ldr	r3, [pc, #64]	; (8004474 <HAL_RCC_OscConfig+0x708>)
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	23c0      	movs	r3, #192	; 0xc0
 800443c:	025b      	lsls	r3, r3, #9
 800443e:	401a      	ands	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004444:	429a      	cmp	r2, r3
 8004446:	d10e      	bne.n	8004466 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	220f      	movs	r2, #15
 800444c:	401a      	ands	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004452:	429a      	cmp	r2, r3
 8004454:	d107      	bne.n	8004466 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	23f0      	movs	r3, #240	; 0xf0
 800445a:	039b      	lsls	r3, r3, #14
 800445c:	401a      	ands	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004462:	429a      	cmp	r2, r3
 8004464:	d001      	beq.n	800446a <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004466:	2301      	movs	r3, #1
 8004468:	e000      	b.n	800446c <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800446a:	2300      	movs	r3, #0
}
 800446c:	0018      	movs	r0, r3
 800446e:	46bd      	mov	sp, r7
 8004470:	b008      	add	sp, #32
 8004472:	bd80      	pop	{r7, pc}
 8004474:	40021000 	.word	0x40021000

08004478 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b084      	sub	sp, #16
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
 8004480:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d101      	bne.n	800448c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	e0bf      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800448c:	4b61      	ldr	r3, [pc, #388]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2201      	movs	r2, #1
 8004492:	4013      	ands	r3, r2
 8004494:	683a      	ldr	r2, [r7, #0]
 8004496:	429a      	cmp	r2, r3
 8004498:	d911      	bls.n	80044be <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800449a:	4b5e      	ldr	r3, [pc, #376]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	2201      	movs	r2, #1
 80044a0:	4393      	bics	r3, r2
 80044a2:	0019      	movs	r1, r3
 80044a4:	4b5b      	ldr	r3, [pc, #364]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 80044a6:	683a      	ldr	r2, [r7, #0]
 80044a8:	430a      	orrs	r2, r1
 80044aa:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044ac:	4b59      	ldr	r3, [pc, #356]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	2201      	movs	r2, #1
 80044b2:	4013      	ands	r3, r2
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d001      	beq.n	80044be <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e0a6      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	2202      	movs	r2, #2
 80044c4:	4013      	ands	r3, r2
 80044c6:	d015      	beq.n	80044f4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2204      	movs	r2, #4
 80044ce:	4013      	ands	r3, r2
 80044d0:	d006      	beq.n	80044e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80044d2:	4b51      	ldr	r3, [pc, #324]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	4b50      	ldr	r3, [pc, #320]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80044d8:	21e0      	movs	r1, #224	; 0xe0
 80044da:	00c9      	lsls	r1, r1, #3
 80044dc:	430a      	orrs	r2, r1
 80044de:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044e0:	4b4d      	ldr	r3, [pc, #308]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	22f0      	movs	r2, #240	; 0xf0
 80044e6:	4393      	bics	r3, r2
 80044e8:	0019      	movs	r1, r3
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	689a      	ldr	r2, [r3, #8]
 80044ee:	4b4a      	ldr	r3, [pc, #296]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80044f0:	430a      	orrs	r2, r1
 80044f2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	2201      	movs	r2, #1
 80044fa:	4013      	ands	r3, r2
 80044fc:	d04c      	beq.n	8004598 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	685b      	ldr	r3, [r3, #4]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d107      	bne.n	8004516 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004506:	4b44      	ldr	r3, [pc, #272]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	2380      	movs	r3, #128	; 0x80
 800450c:	029b      	lsls	r3, r3, #10
 800450e:	4013      	ands	r3, r2
 8004510:	d120      	bne.n	8004554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e07a      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d107      	bne.n	800452e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800451e:	4b3e      	ldr	r3, [pc, #248]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	2380      	movs	r3, #128	; 0x80
 8004524:	049b      	lsls	r3, r3, #18
 8004526:	4013      	ands	r3, r2
 8004528:	d114      	bne.n	8004554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	e06e      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	2b03      	cmp	r3, #3
 8004534:	d107      	bne.n	8004546 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004536:	4b38      	ldr	r3, [pc, #224]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004538:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800453a:	2380      	movs	r3, #128	; 0x80
 800453c:	025b      	lsls	r3, r3, #9
 800453e:	4013      	ands	r3, r2
 8004540:	d108      	bne.n	8004554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e062      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004546:	4b34      	ldr	r3, [pc, #208]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	2202      	movs	r2, #2
 800454c:	4013      	ands	r3, r2
 800454e:	d101      	bne.n	8004554 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004550:	2301      	movs	r3, #1
 8004552:	e05b      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004554:	4b30      	ldr	r3, [pc, #192]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	2203      	movs	r2, #3
 800455a:	4393      	bics	r3, r2
 800455c:	0019      	movs	r1, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	685a      	ldr	r2, [r3, #4]
 8004562:	4b2d      	ldr	r3, [pc, #180]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004564:	430a      	orrs	r2, r1
 8004566:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004568:	f7fe fd48 	bl	8002ffc <HAL_GetTick>
 800456c:	0003      	movs	r3, r0
 800456e:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004570:	e009      	b.n	8004586 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004572:	f7fe fd43 	bl	8002ffc <HAL_GetTick>
 8004576:	0002      	movs	r2, r0
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	1ad3      	subs	r3, r2, r3
 800457c:	4a27      	ldr	r2, [pc, #156]	; (800461c <HAL_RCC_ClockConfig+0x1a4>)
 800457e:	4293      	cmp	r3, r2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e042      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004586:	4b24      	ldr	r3, [pc, #144]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 8004588:	685b      	ldr	r3, [r3, #4]
 800458a:	220c      	movs	r2, #12
 800458c:	401a      	ands	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	685b      	ldr	r3, [r3, #4]
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	429a      	cmp	r2, r3
 8004596:	d1ec      	bne.n	8004572 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004598:	4b1e      	ldr	r3, [pc, #120]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2201      	movs	r2, #1
 800459e:	4013      	ands	r3, r2
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d211      	bcs.n	80045ca <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a6:	4b1b      	ldr	r3, [pc, #108]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	2201      	movs	r2, #1
 80045ac:	4393      	bics	r3, r2
 80045ae:	0019      	movs	r1, r3
 80045b0:	4b18      	ldr	r3, [pc, #96]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 80045b2:	683a      	ldr	r2, [r7, #0]
 80045b4:	430a      	orrs	r2, r1
 80045b6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b8:	4b16      	ldr	r3, [pc, #88]	; (8004614 <HAL_RCC_ClockConfig+0x19c>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2201      	movs	r2, #1
 80045be:	4013      	ands	r3, r2
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d001      	beq.n	80045ca <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80045c6:	2301      	movs	r3, #1
 80045c8:	e020      	b.n	800460c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2204      	movs	r2, #4
 80045d0:	4013      	ands	r3, r2
 80045d2:	d009      	beq.n	80045e8 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80045d4:	4b10      	ldr	r3, [pc, #64]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	4a11      	ldr	r2, [pc, #68]	; (8004620 <HAL_RCC_ClockConfig+0x1a8>)
 80045da:	4013      	ands	r3, r2
 80045dc:	0019      	movs	r1, r3
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	68da      	ldr	r2, [r3, #12]
 80045e2:	4b0d      	ldr	r3, [pc, #52]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80045e4:	430a      	orrs	r2, r1
 80045e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80045e8:	f000 f820 	bl	800462c <HAL_RCC_GetSysClockFreq>
 80045ec:	0001      	movs	r1, r0
 80045ee:	4b0a      	ldr	r3, [pc, #40]	; (8004618 <HAL_RCC_ClockConfig+0x1a0>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	091b      	lsrs	r3, r3, #4
 80045f4:	220f      	movs	r2, #15
 80045f6:	4013      	ands	r3, r2
 80045f8:	4a0a      	ldr	r2, [pc, #40]	; (8004624 <HAL_RCC_ClockConfig+0x1ac>)
 80045fa:	5cd3      	ldrb	r3, [r2, r3]
 80045fc:	000a      	movs	r2, r1
 80045fe:	40da      	lsrs	r2, r3
 8004600:	4b09      	ldr	r3, [pc, #36]	; (8004628 <HAL_RCC_ClockConfig+0x1b0>)
 8004602:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004604:	2000      	movs	r0, #0
 8004606:	f7fe fc27 	bl	8002e58 <HAL_InitTick>
  
  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	0018      	movs	r0, r3
 800460e:	46bd      	mov	sp, r7
 8004610:	b004      	add	sp, #16
 8004612:	bd80      	pop	{r7, pc}
 8004614:	40022000 	.word	0x40022000
 8004618:	40021000 	.word	0x40021000
 800461c:	00001388 	.word	0x00001388
 8004620:	fffff8ff 	.word	0xfffff8ff
 8004624:	08008310 	.word	0x08008310
 8004628:	200000f8 	.word	0x200000f8

0800462c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800462c:	b590      	push	{r4, r7, lr}
 800462e:	b08f      	sub	sp, #60	; 0x3c
 8004630:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004632:	2314      	movs	r3, #20
 8004634:	18fb      	adds	r3, r7, r3
 8004636:	4a37      	ldr	r2, [pc, #220]	; (8004714 <HAL_RCC_GetSysClockFreq+0xe8>)
 8004638:	ca13      	ldmia	r2!, {r0, r1, r4}
 800463a:	c313      	stmia	r3!, {r0, r1, r4}
 800463c:	6812      	ldr	r2, [r2, #0]
 800463e:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004640:	1d3b      	adds	r3, r7, #4
 8004642:	4a35      	ldr	r2, [pc, #212]	; (8004718 <HAL_RCC_GetSysClockFreq+0xec>)
 8004644:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004646:	c313      	stmia	r3!, {r0, r1, r4}
 8004648:	6812      	ldr	r2, [r2, #0]
 800464a:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800464c:	2300      	movs	r3, #0
 800464e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004650:	2300      	movs	r3, #0
 8004652:	62bb      	str	r3, [r7, #40]	; 0x28
 8004654:	2300      	movs	r3, #0
 8004656:	637b      	str	r3, [r7, #52]	; 0x34
 8004658:	2300      	movs	r3, #0
 800465a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 800465c:	2300      	movs	r3, #0
 800465e:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004660:	4b2e      	ldr	r3, [pc, #184]	; (800471c <HAL_RCC_GetSysClockFreq+0xf0>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004668:	220c      	movs	r2, #12
 800466a:	4013      	ands	r3, r2
 800466c:	2b08      	cmp	r3, #8
 800466e:	d006      	beq.n	800467e <HAL_RCC_GetSysClockFreq+0x52>
 8004670:	2b0c      	cmp	r3, #12
 8004672:	d043      	beq.n	80046fc <HAL_RCC_GetSysClockFreq+0xd0>
 8004674:	2b04      	cmp	r3, #4
 8004676:	d144      	bne.n	8004702 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004678:	4b29      	ldr	r3, [pc, #164]	; (8004720 <HAL_RCC_GetSysClockFreq+0xf4>)
 800467a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800467c:	e044      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800467e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004680:	0c9b      	lsrs	r3, r3, #18
 8004682:	220f      	movs	r2, #15
 8004684:	4013      	ands	r3, r2
 8004686:	2214      	movs	r2, #20
 8004688:	18ba      	adds	r2, r7, r2
 800468a:	5cd3      	ldrb	r3, [r2, r3]
 800468c:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800468e:	4b23      	ldr	r3, [pc, #140]	; (800471c <HAL_RCC_GetSysClockFreq+0xf0>)
 8004690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004692:	220f      	movs	r2, #15
 8004694:	4013      	ands	r3, r2
 8004696:	1d3a      	adds	r2, r7, #4
 8004698:	5cd3      	ldrb	r3, [r2, r3]
 800469a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800469c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800469e:	23c0      	movs	r3, #192	; 0xc0
 80046a0:	025b      	lsls	r3, r3, #9
 80046a2:	401a      	ands	r2, r3
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	025b      	lsls	r3, r3, #9
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d109      	bne.n	80046c0 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046ae:	481c      	ldr	r0, [pc, #112]	; (8004720 <HAL_RCC_GetSysClockFreq+0xf4>)
 80046b0:	f7fb fd2a 	bl	8000108 <__udivsi3>
 80046b4:	0003      	movs	r3, r0
 80046b6:	001a      	movs	r2, r3
 80046b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ba:	4353      	muls	r3, r2
 80046bc:	637b      	str	r3, [r7, #52]	; 0x34
 80046be:	e01a      	b.n	80046f6 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80046c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046c2:	23c0      	movs	r3, #192	; 0xc0
 80046c4:	025b      	lsls	r3, r3, #9
 80046c6:	401a      	ands	r2, r3
 80046c8:	23c0      	movs	r3, #192	; 0xc0
 80046ca:	025b      	lsls	r3, r3, #9
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d109      	bne.n	80046e4 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046d2:	4814      	ldr	r0, [pc, #80]	; (8004724 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046d4:	f7fb fd18 	bl	8000108 <__udivsi3>
 80046d8:	0003      	movs	r3, r0
 80046da:	001a      	movs	r2, r3
 80046dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046de:	4353      	muls	r3, r2
 80046e0:	637b      	str	r3, [r7, #52]	; 0x34
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80046e4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046e6:	480e      	ldr	r0, [pc, #56]	; (8004720 <HAL_RCC_GetSysClockFreq+0xf4>)
 80046e8:	f7fb fd0e 	bl	8000108 <__udivsi3>
 80046ec:	0003      	movs	r3, r0
 80046ee:	001a      	movs	r2, r3
 80046f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046f2:	4353      	muls	r3, r2
 80046f4:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 80046f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046f8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80046fa:	e005      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 80046fc:	4b09      	ldr	r3, [pc, #36]	; (8004724 <HAL_RCC_GetSysClockFreq+0xf8>)
 80046fe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004700:	e002      	b.n	8004708 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004702:	4b07      	ldr	r3, [pc, #28]	; (8004720 <HAL_RCC_GetSysClockFreq+0xf4>)
 8004704:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004706:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800470a:	0018      	movs	r0, r3
 800470c:	46bd      	mov	sp, r7
 800470e:	b00f      	add	sp, #60	; 0x3c
 8004710:	bd90      	pop	{r4, r7, pc}
 8004712:	46c0      	nop			; (mov r8, r8)
 8004714:	0800822c 	.word	0x0800822c
 8004718:	0800823c 	.word	0x0800823c
 800471c:	40021000 	.word	0x40021000
 8004720:	007a1200 	.word	0x007a1200
 8004724:	02dc6c00 	.word	0x02dc6c00

08004728 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800472c:	4b02      	ldr	r3, [pc, #8]	; (8004738 <HAL_RCC_GetHCLKFreq+0x10>)
 800472e:	681b      	ldr	r3, [r3, #0]
}
 8004730:	0018      	movs	r0, r3
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	200000f8 	.word	0x200000f8

0800473c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004740:	f7ff fff2 	bl	8004728 <HAL_RCC_GetHCLKFreq>
 8004744:	0001      	movs	r1, r0
 8004746:	4b06      	ldr	r3, [pc, #24]	; (8004760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	2207      	movs	r2, #7
 800474e:	4013      	ands	r3, r2
 8004750:	4a04      	ldr	r2, [pc, #16]	; (8004764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004752:	5cd3      	ldrb	r3, [r2, r3]
 8004754:	40d9      	lsrs	r1, r3
 8004756:	000b      	movs	r3, r1
}    
 8004758:	0018      	movs	r0, r3
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	46c0      	nop			; (mov r8, r8)
 8004760:	40021000 	.word	0x40021000
 8004764:	08008320 	.word	0x08008320

08004768 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	b082      	sub	sp, #8
 800476c:	af00      	add	r7, sp, #0
 800476e:	6078      	str	r0, [r7, #4]
 8004770:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2207      	movs	r2, #7
 8004776:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004778:	4b0e      	ldr	r3, [pc, #56]	; (80047b4 <HAL_RCC_GetClockConfig+0x4c>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2203      	movs	r2, #3
 800477e:	401a      	ands	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8004784:	4b0b      	ldr	r3, [pc, #44]	; (80047b4 <HAL_RCC_GetClockConfig+0x4c>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	22f0      	movs	r2, #240	; 0xf0
 800478a:	401a      	ands	r2, r3
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8004790:	4b08      	ldr	r3, [pc, #32]	; (80047b4 <HAL_RCC_GetClockConfig+0x4c>)
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	23e0      	movs	r3, #224	; 0xe0
 8004796:	00db      	lsls	r3, r3, #3
 8004798:	401a      	ands	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 800479e:	4b06      	ldr	r3, [pc, #24]	; (80047b8 <HAL_RCC_GetClockConfig+0x50>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2201      	movs	r2, #1
 80047a4:	401a      	ands	r2, r3
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	601a      	str	r2, [r3, #0]
}
 80047aa:	46c0      	nop			; (mov r8, r8)
 80047ac:	46bd      	mov	sp, r7
 80047ae:	b002      	add	sp, #8
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	46c0      	nop			; (mov r8, r8)
 80047b4:	40021000 	.word	0x40021000
 80047b8:	40022000 	.word	0x40022000

080047bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b086      	sub	sp, #24
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80047c4:	2300      	movs	r3, #0
 80047c6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80047c8:	2300      	movs	r3, #0
 80047ca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681a      	ldr	r2, [r3, #0]
 80047d0:	2380      	movs	r3, #128	; 0x80
 80047d2:	025b      	lsls	r3, r3, #9
 80047d4:	4013      	ands	r3, r2
 80047d6:	d100      	bne.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80047d8:	e08f      	b.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80047da:	2317      	movs	r3, #23
 80047dc:	18fb      	adds	r3, r7, r3
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80047e2:	4b6f      	ldr	r3, [pc, #444]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047e4:	69da      	ldr	r2, [r3, #28]
 80047e6:	2380      	movs	r3, #128	; 0x80
 80047e8:	055b      	lsls	r3, r3, #21
 80047ea:	4013      	ands	r3, r2
 80047ec:	d111      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047ee:	4b6c      	ldr	r3, [pc, #432]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047f0:	69da      	ldr	r2, [r3, #28]
 80047f2:	4b6b      	ldr	r3, [pc, #428]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047f4:	2180      	movs	r1, #128	; 0x80
 80047f6:	0549      	lsls	r1, r1, #21
 80047f8:	430a      	orrs	r2, r1
 80047fa:	61da      	str	r2, [r3, #28]
 80047fc:	4b68      	ldr	r3, [pc, #416]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80047fe:	69da      	ldr	r2, [r3, #28]
 8004800:	2380      	movs	r3, #128	; 0x80
 8004802:	055b      	lsls	r3, r3, #21
 8004804:	4013      	ands	r3, r2
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800480a:	2317      	movs	r3, #23
 800480c:	18fb      	adds	r3, r7, r3
 800480e:	2201      	movs	r2, #1
 8004810:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004812:	4b64      	ldr	r3, [pc, #400]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	2380      	movs	r3, #128	; 0x80
 8004818:	005b      	lsls	r3, r3, #1
 800481a:	4013      	ands	r3, r2
 800481c:	d11a      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800481e:	4b61      	ldr	r3, [pc, #388]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	4b60      	ldr	r3, [pc, #384]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004824:	2180      	movs	r1, #128	; 0x80
 8004826:	0049      	lsls	r1, r1, #1
 8004828:	430a      	orrs	r2, r1
 800482a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800482c:	f7fe fbe6 	bl	8002ffc <HAL_GetTick>
 8004830:	0003      	movs	r3, r0
 8004832:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004834:	e008      	b.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004836:	f7fe fbe1 	bl	8002ffc <HAL_GetTick>
 800483a:	0002      	movs	r2, r0
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	1ad3      	subs	r3, r2, r3
 8004840:	2b64      	cmp	r3, #100	; 0x64
 8004842:	d901      	bls.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8004844:	2303      	movs	r3, #3
 8004846:	e0a6      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004848:	4b56      	ldr	r3, [pc, #344]	; (80049a4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 800484a:	681a      	ldr	r2, [r3, #0]
 800484c:	2380      	movs	r3, #128	; 0x80
 800484e:	005b      	lsls	r3, r3, #1
 8004850:	4013      	ands	r3, r2
 8004852:	d0f0      	beq.n	8004836 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004854:	4b52      	ldr	r3, [pc, #328]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004856:	6a1a      	ldr	r2, [r3, #32]
 8004858:	23c0      	movs	r3, #192	; 0xc0
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	4013      	ands	r3, r2
 800485e:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2b00      	cmp	r3, #0
 8004864:	d034      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	685a      	ldr	r2, [r3, #4]
 800486a:	23c0      	movs	r3, #192	; 0xc0
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4013      	ands	r3, r2
 8004870:	68fa      	ldr	r2, [r7, #12]
 8004872:	429a      	cmp	r2, r3
 8004874:	d02c      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004876:	4b4a      	ldr	r3, [pc, #296]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004878:	6a1b      	ldr	r3, [r3, #32]
 800487a:	4a4b      	ldr	r2, [pc, #300]	; (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800487c:	4013      	ands	r3, r2
 800487e:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004880:	4b47      	ldr	r3, [pc, #284]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004882:	6a1a      	ldr	r2, [r3, #32]
 8004884:	4b46      	ldr	r3, [pc, #280]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004886:	2180      	movs	r1, #128	; 0x80
 8004888:	0249      	lsls	r1, r1, #9
 800488a:	430a      	orrs	r2, r1
 800488c:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800488e:	4b44      	ldr	r3, [pc, #272]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004890:	6a1a      	ldr	r2, [r3, #32]
 8004892:	4b43      	ldr	r3, [pc, #268]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004894:	4945      	ldr	r1, [pc, #276]	; (80049ac <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004896:	400a      	ands	r2, r1
 8004898:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800489a:	4b41      	ldr	r3, [pc, #260]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	2201      	movs	r2, #1
 80048a4:	4013      	ands	r3, r2
 80048a6:	d013      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048a8:	f7fe fba8 	bl	8002ffc <HAL_GetTick>
 80048ac:	0003      	movs	r3, r0
 80048ae:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048b0:	e009      	b.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048b2:	f7fe fba3 	bl	8002ffc <HAL_GetTick>
 80048b6:	0002      	movs	r2, r0
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	1ad3      	subs	r3, r2, r3
 80048bc:	4a3c      	ldr	r2, [pc, #240]	; (80049b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d901      	bls.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 80048c2:	2303      	movs	r3, #3
 80048c4:	e067      	b.n	8004996 <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048c6:	4b36      	ldr	r3, [pc, #216]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	2202      	movs	r2, #2
 80048cc:	4013      	ands	r3, r2
 80048ce:	d0f0      	beq.n	80048b2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048d0:	4b33      	ldr	r3, [pc, #204]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80048d2:	6a1b      	ldr	r3, [r3, #32]
 80048d4:	4a34      	ldr	r2, [pc, #208]	; (80049a8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 80048d6:	4013      	ands	r3, r2
 80048d8:	0019      	movs	r1, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685a      	ldr	r2, [r3, #4]
 80048de:	4b30      	ldr	r3, [pc, #192]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80048e0:	430a      	orrs	r2, r1
 80048e2:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80048e4:	2317      	movs	r3, #23
 80048e6:	18fb      	adds	r3, r7, r3
 80048e8:	781b      	ldrb	r3, [r3, #0]
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d105      	bne.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80048ee:	4b2c      	ldr	r3, [pc, #176]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80048f0:	69da      	ldr	r2, [r3, #28]
 80048f2:	4b2b      	ldr	r3, [pc, #172]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80048f4:	492f      	ldr	r1, [pc, #188]	; (80049b4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80048f6:	400a      	ands	r2, r1
 80048f8:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2201      	movs	r2, #1
 8004900:	4013      	ands	r3, r2
 8004902:	d009      	beq.n	8004918 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004904:	4b26      	ldr	r3, [pc, #152]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004908:	2203      	movs	r2, #3
 800490a:	4393      	bics	r3, r2
 800490c:	0019      	movs	r1, r3
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689a      	ldr	r2, [r3, #8]
 8004912:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004914:	430a      	orrs	r2, r1
 8004916:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2202      	movs	r2, #2
 800491e:	4013      	ands	r3, r2
 8004920:	d009      	beq.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004922:	4b1f      	ldr	r3, [pc, #124]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	4a24      	ldr	r2, [pc, #144]	; (80049b8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004928:	4013      	ands	r3, r2
 800492a:	0019      	movs	r1, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68da      	ldr	r2, [r3, #12]
 8004930:	4b1b      	ldr	r3, [pc, #108]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004932:	430a      	orrs	r2, r1
 8004934:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	2220      	movs	r2, #32
 800493c:	4013      	ands	r3, r2
 800493e:	d009      	beq.n	8004954 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004940:	4b17      	ldr	r3, [pc, #92]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004944:	2210      	movs	r2, #16
 8004946:	4393      	bics	r3, r2
 8004948:	0019      	movs	r1, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	691a      	ldr	r2, [r3, #16]
 800494e:	4b14      	ldr	r3, [pc, #80]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004950:	430a      	orrs	r2, r1
 8004952:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	2380      	movs	r3, #128	; 0x80
 800495a:	029b      	lsls	r3, r3, #10
 800495c:	4013      	ands	r3, r2
 800495e:	d009      	beq.n	8004974 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004960:	4b0f      	ldr	r3, [pc, #60]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004964:	2280      	movs	r2, #128	; 0x80
 8004966:	4393      	bics	r3, r2
 8004968:	0019      	movs	r1, r3
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699a      	ldr	r2, [r3, #24]
 800496e:	4b0c      	ldr	r3, [pc, #48]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004970:	430a      	orrs	r2, r1
 8004972:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681a      	ldr	r2, [r3, #0]
 8004978:	2380      	movs	r3, #128	; 0x80
 800497a:	00db      	lsls	r3, r3, #3
 800497c:	4013      	ands	r3, r2
 800497e:	d009      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004980:	4b07      	ldr	r3, [pc, #28]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004984:	2240      	movs	r2, #64	; 0x40
 8004986:	4393      	bics	r3, r2
 8004988:	0019      	movs	r1, r3
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	695a      	ldr	r2, [r3, #20]
 800498e:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004990:	430a      	orrs	r2, r1
 8004992:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	0018      	movs	r0, r3
 8004998:	46bd      	mov	sp, r7
 800499a:	b006      	add	sp, #24
 800499c:	bd80      	pop	{r7, pc}
 800499e:	46c0      	nop			; (mov r8, r8)
 80049a0:	40021000 	.word	0x40021000
 80049a4:	40007000 	.word	0x40007000
 80049a8:	fffffcff 	.word	0xfffffcff
 80049ac:	fffeffff 	.word	0xfffeffff
 80049b0:	00001388 	.word	0x00001388
 80049b4:	efffffff 	.word	0xefffffff
 80049b8:	fffcffff 	.word	0xfffcffff

080049bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d101      	bne.n	80049ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049ca:	2301      	movs	r3, #1
 80049cc:	e01e      	b.n	8004a0c <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	223d      	movs	r2, #61	; 0x3d
 80049d2:	5c9b      	ldrb	r3, [r3, r2]
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d107      	bne.n	80049ea <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	223c      	movs	r2, #60	; 0x3c
 80049de:	2100      	movs	r1, #0
 80049e0:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	0018      	movs	r0, r3
 80049e6:	f7fe f967 	bl	8002cb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	223d      	movs	r2, #61	; 0x3d
 80049ee:	2102      	movs	r1, #2
 80049f0:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	3304      	adds	r3, #4
 80049fa:	0019      	movs	r1, r3
 80049fc:	0010      	movs	r0, r2
 80049fe:	f000 faf5 	bl	8004fec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	223d      	movs	r2, #61	; 0x3d
 8004a06:	2101      	movs	r1, #1
 8004a08:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	0018      	movs	r0, r3
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	b002      	add	sp, #8
 8004a12:	bd80      	pop	{r7, pc}

08004a14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b084      	sub	sp, #16
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	68da      	ldr	r2, [r3, #12]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2101      	movs	r1, #1
 8004a28:	430a      	orrs	r2, r1
 8004a2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	2207      	movs	r2, #7
 8004a34:	4013      	ands	r3, r2
 8004a36:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	2b06      	cmp	r3, #6
 8004a3c:	d007      	beq.n	8004a4e <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2101      	movs	r1, #1
 8004a4a:	430a      	orrs	r2, r1
 8004a4c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	0018      	movs	r0, r3
 8004a52:	46bd      	mov	sp, r7
 8004a54:	b004      	add	sp, #16
 8004a56:	bd80      	pop	{r7, pc}

08004a58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d101      	bne.n	8004a6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004a66:	2301      	movs	r3, #1
 8004a68:	e01e      	b.n	8004aa8 <HAL_TIM_PWM_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	223d      	movs	r2, #61	; 0x3d
 8004a6e:	5c9b      	ldrb	r3, [r3, r2]
 8004a70:	b2db      	uxtb	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d107      	bne.n	8004a86 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	223c      	movs	r2, #60	; 0x3c
 8004a7a:	2100      	movs	r1, #0
 8004a7c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	0018      	movs	r0, r3
 8004a82:	f7fe f8fb 	bl	8002c7c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	223d      	movs	r2, #61	; 0x3d
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	3304      	adds	r3, #4
 8004a96:	0019      	movs	r1, r3
 8004a98:	0010      	movs	r0, r2
 8004a9a:	f000 faa7 	bl	8004fec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	223d      	movs	r2, #61	; 0x3d
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	b002      	add	sp, #8
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b084      	sub	sp, #16
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6839      	ldr	r1, [r7, #0]
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	0018      	movs	r0, r3
 8004ac4:	f000 fd0e 	bl	80054e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a1a      	ldr	r2, [pc, #104]	; (8004b38 <HAL_TIM_PWM_Start+0x88>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00e      	beq.n	8004af0 <HAL_TIM_PWM_Start+0x40>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a19      	ldr	r2, [pc, #100]	; (8004b3c <HAL_TIM_PWM_Start+0x8c>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d009      	beq.n	8004af0 <HAL_TIM_PWM_Start+0x40>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	4a17      	ldr	r2, [pc, #92]	; (8004b40 <HAL_TIM_PWM_Start+0x90>)
 8004ae2:	4293      	cmp	r3, r2
 8004ae4:	d004      	beq.n	8004af0 <HAL_TIM_PWM_Start+0x40>
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a16      	ldr	r2, [pc, #88]	; (8004b44 <HAL_TIM_PWM_Start+0x94>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d101      	bne.n	8004af4 <HAL_TIM_PWM_Start+0x44>
 8004af0:	2301      	movs	r3, #1
 8004af2:	e000      	b.n	8004af6 <HAL_TIM_PWM_Start+0x46>
 8004af4:	2300      	movs	r3, #0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d008      	beq.n	8004b0c <HAL_TIM_PWM_Start+0x5c>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	2180      	movs	r1, #128	; 0x80
 8004b06:	0209      	lsls	r1, r1, #8
 8004b08:	430a      	orrs	r2, r1
 8004b0a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	689b      	ldr	r3, [r3, #8]
 8004b12:	2207      	movs	r2, #7
 8004b14:	4013      	ands	r3, r2
 8004b16:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2b06      	cmp	r3, #6
 8004b1c:	d007      	beq.n	8004b2e <HAL_TIM_PWM_Start+0x7e>
  {
    __HAL_TIM_ENABLE(htim);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	681a      	ldr	r2, [r3, #0]
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2101      	movs	r1, #1
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b2e:	2300      	movs	r3, #0
}
 8004b30:	0018      	movs	r0, r3
 8004b32:	46bd      	mov	sp, r7
 8004b34:	b004      	add	sp, #16
 8004b36:	bd80      	pop	{r7, pc}
 8004b38:	40012c00 	.word	0x40012c00
 8004b3c:	40014000 	.word	0x40014000
 8004b40:	40014400 	.word	0x40014400
 8004b44:	40014800 	.word	0x40014800

08004b48 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b082      	sub	sp, #8
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6839      	ldr	r1, [r7, #0]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	0018      	movs	r0, r3
 8004b5c:	f000 fcc2 	bl	80054e4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4a23      	ldr	r2, [pc, #140]	; (8004bf4 <HAL_TIM_PWM_Stop+0xac>)
 8004b66:	4293      	cmp	r3, r2
 8004b68:	d00e      	beq.n	8004b88 <HAL_TIM_PWM_Stop+0x40>
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	4a22      	ldr	r2, [pc, #136]	; (8004bf8 <HAL_TIM_PWM_Stop+0xb0>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d009      	beq.n	8004b88 <HAL_TIM_PWM_Stop+0x40>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a20      	ldr	r2, [pc, #128]	; (8004bfc <HAL_TIM_PWM_Stop+0xb4>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d004      	beq.n	8004b88 <HAL_TIM_PWM_Stop+0x40>
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a1f      	ldr	r2, [pc, #124]	; (8004c00 <HAL_TIM_PWM_Stop+0xb8>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d101      	bne.n	8004b8c <HAL_TIM_PWM_Stop+0x44>
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e000      	b.n	8004b8e <HAL_TIM_PWM_Stop+0x46>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d013      	beq.n	8004bba <HAL_TIM_PWM_Stop+0x72>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	6a1b      	ldr	r3, [r3, #32]
 8004b98:	4a1a      	ldr	r2, [pc, #104]	; (8004c04 <HAL_TIM_PWM_Stop+0xbc>)
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	d10d      	bne.n	8004bba <HAL_TIM_PWM_Stop+0x72>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	6a1b      	ldr	r3, [r3, #32]
 8004ba4:	4a18      	ldr	r2, [pc, #96]	; (8004c08 <HAL_TIM_PWM_Stop+0xc0>)
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	d107      	bne.n	8004bba <HAL_TIM_PWM_Stop+0x72>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	4915      	ldr	r1, [pc, #84]	; (8004c0c <HAL_TIM_PWM_Stop+0xc4>)
 8004bb6:	400a      	ands	r2, r1
 8004bb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	4a10      	ldr	r2, [pc, #64]	; (8004c04 <HAL_TIM_PWM_Stop+0xbc>)
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d10d      	bne.n	8004be2 <HAL_TIM_PWM_Stop+0x9a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	6a1b      	ldr	r3, [r3, #32]
 8004bcc:	4a0e      	ldr	r2, [pc, #56]	; (8004c08 <HAL_TIM_PWM_Stop+0xc0>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	d107      	bne.n	8004be2 <HAL_TIM_PWM_Stop+0x9a>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	681a      	ldr	r2, [r3, #0]
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2101      	movs	r1, #1
 8004bde:	438a      	bics	r2, r1
 8004be0:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	223d      	movs	r2, #61	; 0x3d
 8004be6:	2101      	movs	r1, #1
 8004be8:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004bea:	2300      	movs	r3, #0
}
 8004bec:	0018      	movs	r0, r3
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	b002      	add	sp, #8
 8004bf2:	bd80      	pop	{r7, pc}
 8004bf4:	40012c00 	.word	0x40012c00
 8004bf8:	40014000 	.word	0x40014000
 8004bfc:	40014400 	.word	0x40014400
 8004c00:	40014800 	.word	0x40014800
 8004c04:	00001111 	.word	0x00001111
 8004c08:	00000444 	.word	0x00000444
 8004c0c:	ffff7fff 	.word	0xffff7fff

08004c10 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b082      	sub	sp, #8
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	691b      	ldr	r3, [r3, #16]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	4013      	ands	r3, r2
 8004c22:	2b02      	cmp	r3, #2
 8004c24:	d124      	bne.n	8004c70 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	2202      	movs	r2, #2
 8004c2e:	4013      	ands	r3, r2
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d11d      	bne.n	8004c70 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	2203      	movs	r2, #3
 8004c3a:	4252      	negs	r2, r2
 8004c3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2201      	movs	r2, #1
 8004c42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	2203      	movs	r2, #3
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	d004      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	0018      	movs	r0, r3
 8004c54:	f000 f9b2 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8004c58:	e007      	b.n	8004c6a <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	0018      	movs	r0, r3
 8004c5e:	f000 f9a5 	bl	8004fac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	0018      	movs	r0, r3
 8004c66:	f000 f9b1 	bl	8004fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	2204      	movs	r2, #4
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d125      	bne.n	8004cca <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68db      	ldr	r3, [r3, #12]
 8004c84:	2204      	movs	r2, #4
 8004c86:	4013      	ands	r3, r2
 8004c88:	2b04      	cmp	r3, #4
 8004c8a:	d11e      	bne.n	8004cca <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2205      	movs	r2, #5
 8004c92:	4252      	negs	r2, r2
 8004c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	2202      	movs	r2, #2
 8004c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	23c0      	movs	r3, #192	; 0xc0
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d004      	beq.n	8004cb4 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	0018      	movs	r0, r3
 8004cae:	f000 f985 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8004cb2:	e007      	b.n	8004cc4 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	0018      	movs	r0, r3
 8004cb8:	f000 f978 	bl	8004fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	0018      	movs	r0, r3
 8004cc0:	f000 f984 	bl	8004fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	691b      	ldr	r3, [r3, #16]
 8004cd0:	2208      	movs	r2, #8
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	2b08      	cmp	r3, #8
 8004cd6:	d124      	bne.n	8004d22 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	2208      	movs	r2, #8
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d11d      	bne.n	8004d22 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2209      	movs	r2, #9
 8004cec:	4252      	negs	r2, r2
 8004cee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2204      	movs	r2, #4
 8004cf4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	2203      	movs	r2, #3
 8004cfe:	4013      	ands	r3, r2
 8004d00:	d004      	beq.n	8004d0c <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	0018      	movs	r0, r3
 8004d06:	f000 f959 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8004d0a:	e007      	b.n	8004d1c <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	0018      	movs	r0, r3
 8004d10:	f000 f94c 	bl	8004fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	0018      	movs	r0, r3
 8004d18:	f000 f958 	bl	8004fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	691b      	ldr	r3, [r3, #16]
 8004d28:	2210      	movs	r2, #16
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	2b10      	cmp	r3, #16
 8004d2e:	d125      	bne.n	8004d7c <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	2210      	movs	r2, #16
 8004d38:	4013      	ands	r3, r2
 8004d3a:	2b10      	cmp	r3, #16
 8004d3c:	d11e      	bne.n	8004d7c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2211      	movs	r2, #17
 8004d44:	4252      	negs	r2, r2
 8004d46:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	2208      	movs	r2, #8
 8004d4c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	69da      	ldr	r2, [r3, #28]
 8004d54:	23c0      	movs	r3, #192	; 0xc0
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4013      	ands	r3, r2
 8004d5a:	d004      	beq.n	8004d66 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f000 f92c 	bl	8004fbc <HAL_TIM_IC_CaptureCallback>
 8004d64:	e007      	b.n	8004d76 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	0018      	movs	r0, r3
 8004d6a:	f000 f91f 	bl	8004fac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	0018      	movs	r0, r3
 8004d72:	f000 f92b 	bl	8004fcc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	691b      	ldr	r3, [r3, #16]
 8004d82:	2201      	movs	r2, #1
 8004d84:	4013      	ands	r3, r2
 8004d86:	2b01      	cmp	r3, #1
 8004d88:	d10f      	bne.n	8004daa <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	2201      	movs	r2, #1
 8004d92:	4013      	ands	r3, r2
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	d108      	bne.n	8004daa <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	4252      	negs	r2, r2
 8004da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	0018      	movs	r0, r3
 8004da6:	f7fd fed7 	bl	8002b58 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	2280      	movs	r2, #128	; 0x80
 8004db2:	4013      	ands	r3, r2
 8004db4:	2b80      	cmp	r3, #128	; 0x80
 8004db6:	d10f      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	2280      	movs	r2, #128	; 0x80
 8004dc0:	4013      	ands	r3, r2
 8004dc2:	2b80      	cmp	r3, #128	; 0x80
 8004dc4:	d108      	bne.n	8004dd8 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	2281      	movs	r2, #129	; 0x81
 8004dcc:	4252      	negs	r2, r2
 8004dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	0018      	movs	r0, r3
 8004dd4:	f000 fc10 	bl	80055f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	2240      	movs	r2, #64	; 0x40
 8004de0:	4013      	ands	r3, r2
 8004de2:	2b40      	cmp	r3, #64	; 0x40
 8004de4:	d10f      	bne.n	8004e06 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	68db      	ldr	r3, [r3, #12]
 8004dec:	2240      	movs	r2, #64	; 0x40
 8004dee:	4013      	ands	r3, r2
 8004df0:	2b40      	cmp	r3, #64	; 0x40
 8004df2:	d108      	bne.n	8004e06 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2241      	movs	r2, #65	; 0x41
 8004dfa:	4252      	negs	r2, r2
 8004dfc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	0018      	movs	r0, r3
 8004e02:	f000 f8eb 	bl	8004fdc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	691b      	ldr	r3, [r3, #16]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	4013      	ands	r3, r2
 8004e10:	2b20      	cmp	r3, #32
 8004e12:	d10f      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	68db      	ldr	r3, [r3, #12]
 8004e1a:	2220      	movs	r2, #32
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d108      	bne.n	8004e34 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2221      	movs	r2, #33	; 0x21
 8004e28:	4252      	negs	r2, r2
 8004e2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	0018      	movs	r0, r3
 8004e30:	f000 fbda 	bl	80055e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e34:	46c0      	nop			; (mov r8, r8)
 8004e36:	46bd      	mov	sp, r7
 8004e38:	b002      	add	sp, #8
 8004e3a:	bd80      	pop	{r7, pc}

08004e3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e3c:	b580      	push	{r7, lr}
 8004e3e:	b084      	sub	sp, #16
 8004e40:	af00      	add	r7, sp, #0
 8004e42:	60f8      	str	r0, [r7, #12]
 8004e44:	60b9      	str	r1, [r7, #8]
 8004e46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	223c      	movs	r2, #60	; 0x3c
 8004e4c:	5c9b      	ldrb	r3, [r3, r2]
 8004e4e:	2b01      	cmp	r3, #1
 8004e50:	d101      	bne.n	8004e56 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004e52:	2302      	movs	r3, #2
 8004e54:	e0a4      	b.n	8004fa0 <HAL_TIM_PWM_ConfigChannel+0x164>
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	223c      	movs	r2, #60	; 0x3c
 8004e5a:	2101      	movs	r1, #1
 8004e5c:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	223d      	movs	r2, #61	; 0x3d
 8004e62:	2102      	movs	r1, #2
 8004e64:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2b04      	cmp	r3, #4
 8004e6a:	d029      	beq.n	8004ec0 <HAL_TIM_PWM_ConfigChannel+0x84>
 8004e6c:	d802      	bhi.n	8004e74 <HAL_TIM_PWM_ConfigChannel+0x38>
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d005      	beq.n	8004e7e <HAL_TIM_PWM_ConfigChannel+0x42>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 8004e72:	e08c      	b.n	8004f8e <HAL_TIM_PWM_ConfigChannel+0x152>
  switch (Channel)
 8004e74:	2b08      	cmp	r3, #8
 8004e76:	d046      	beq.n	8004f06 <HAL_TIM_PWM_ConfigChannel+0xca>
 8004e78:	2b0c      	cmp	r3, #12
 8004e7a:	d065      	beq.n	8004f48 <HAL_TIM_PWM_ConfigChannel+0x10c>
      break;
 8004e7c:	e087      	b.n	8004f8e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	68ba      	ldr	r2, [r7, #8]
 8004e84:	0011      	movs	r1, r2
 8004e86:	0018      	movs	r0, r3
 8004e88:	f000 f930 	bl	80050ec <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	699a      	ldr	r2, [r3, #24]
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	2108      	movs	r1, #8
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699a      	ldr	r2, [r3, #24]
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2104      	movs	r1, #4
 8004ea8:	438a      	bics	r2, r1
 8004eaa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	6999      	ldr	r1, [r3, #24]
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	691a      	ldr	r2, [r3, #16]
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	430a      	orrs	r2, r1
 8004ebc:	619a      	str	r2, [r3, #24]
      break;
 8004ebe:	e066      	b.n	8004f8e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	0011      	movs	r1, r2
 8004ec8:	0018      	movs	r0, r3
 8004eca:	f000 f997 	bl	80051fc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	699a      	ldr	r2, [r3, #24]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2180      	movs	r1, #128	; 0x80
 8004eda:	0109      	lsls	r1, r1, #4
 8004edc:	430a      	orrs	r2, r1
 8004ede:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699a      	ldr	r2, [r3, #24]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	492f      	ldr	r1, [pc, #188]	; (8004fa8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	6999      	ldr	r1, [r3, #24]
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	691b      	ldr	r3, [r3, #16]
 8004efa:	021a      	lsls	r2, r3, #8
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	430a      	orrs	r2, r1
 8004f02:	619a      	str	r2, [r3, #24]
      break;
 8004f04:	e043      	b.n	8004f8e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	0011      	movs	r1, r2
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 f9f8 	bl	8005304 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	69da      	ldr	r2, [r3, #28]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2108      	movs	r1, #8
 8004f20:	430a      	orrs	r2, r1
 8004f22:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	69da      	ldr	r2, [r3, #28]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2104      	movs	r1, #4
 8004f30:	438a      	bics	r2, r1
 8004f32:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	69d9      	ldr	r1, [r3, #28]
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	691a      	ldr	r2, [r3, #16]
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	430a      	orrs	r2, r1
 8004f44:	61da      	str	r2, [r3, #28]
      break;
 8004f46:	e022      	b.n	8004f8e <HAL_TIM_PWM_ConfigChannel+0x152>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	0011      	movs	r1, r2
 8004f50:	0018      	movs	r0, r3
 8004f52:	f000 fa5d 	bl	8005410 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	69da      	ldr	r2, [r3, #28]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	2180      	movs	r1, #128	; 0x80
 8004f62:	0109      	lsls	r1, r1, #4
 8004f64:	430a      	orrs	r2, r1
 8004f66:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	69da      	ldr	r2, [r3, #28]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	490d      	ldr	r1, [pc, #52]	; (8004fa8 <HAL_TIM_PWM_ConfigChannel+0x16c>)
 8004f74:	400a      	ands	r2, r1
 8004f76:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	69d9      	ldr	r1, [r3, #28]
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	021a      	lsls	r2, r3, #8
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	61da      	str	r2, [r3, #28]
      break;
 8004f8c:	46c0      	nop			; (mov r8, r8)
  }

  htim->State = HAL_TIM_STATE_READY;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	223d      	movs	r2, #61	; 0x3d
 8004f92:	2101      	movs	r1, #1
 8004f94:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	223c      	movs	r2, #60	; 0x3c
 8004f9a:	2100      	movs	r1, #0
 8004f9c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f9e:	2300      	movs	r3, #0
}
 8004fa0:	0018      	movs	r0, r3
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	b004      	add	sp, #16
 8004fa6:	bd80      	pop	{r7, pc}
 8004fa8:	fffffbff 	.word	0xfffffbff

08004fac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b082      	sub	sp, #8
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004fb4:	46c0      	nop			; (mov r8, r8)
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	b002      	add	sp, #8
 8004fba:	bd80      	pop	{r7, pc}

08004fbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b082      	sub	sp, #8
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004fc4:	46c0      	nop			; (mov r8, r8)
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	b002      	add	sp, #8
 8004fca:	bd80      	pop	{r7, pc}

08004fcc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b082      	sub	sp, #8
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fd4:	46c0      	nop			; (mov r8, r8)
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	b002      	add	sp, #8
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b082      	sub	sp, #8
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fe4:	46c0      	nop			; (mov r8, r8)
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b002      	add	sp, #8
 8004fea:	bd80      	pop	{r7, pc}

08004fec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004fec:	b580      	push	{r7, lr}
 8004fee:	b084      	sub	sp, #16
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
 8004ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4a34      	ldr	r2, [pc, #208]	; (80050d0 <TIM_Base_SetConfig+0xe4>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d008      	beq.n	8005016 <TIM_Base_SetConfig+0x2a>
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	2380      	movs	r3, #128	; 0x80
 8005008:	05db      	lsls	r3, r3, #23
 800500a:	429a      	cmp	r2, r3
 800500c:	d003      	beq.n	8005016 <TIM_Base_SetConfig+0x2a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a30      	ldr	r2, [pc, #192]	; (80050d4 <TIM_Base_SetConfig+0xe8>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d108      	bne.n	8005028 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2270      	movs	r2, #112	; 0x70
 800501a:	4393      	bics	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	4313      	orrs	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a29      	ldr	r2, [pc, #164]	; (80050d0 <TIM_Base_SetConfig+0xe4>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d018      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	2380      	movs	r3, #128	; 0x80
 8005034:	05db      	lsls	r3, r3, #23
 8005036:	429a      	cmp	r2, r3
 8005038:	d013      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	4a25      	ldr	r2, [pc, #148]	; (80050d4 <TIM_Base_SetConfig+0xe8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d00f      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	4a24      	ldr	r2, [pc, #144]	; (80050d8 <TIM_Base_SetConfig+0xec>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d00b      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	4a23      	ldr	r2, [pc, #140]	; (80050dc <TIM_Base_SetConfig+0xf0>)
 800504e:	4293      	cmp	r3, r2
 8005050:	d007      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a22      	ldr	r2, [pc, #136]	; (80050e0 <TIM_Base_SetConfig+0xf4>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d003      	beq.n	8005062 <TIM_Base_SetConfig+0x76>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a21      	ldr	r2, [pc, #132]	; (80050e4 <TIM_Base_SetConfig+0xf8>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d108      	bne.n	8005074 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	4a20      	ldr	r2, [pc, #128]	; (80050e8 <TIM_Base_SetConfig+0xfc>)
 8005066:	4013      	ands	r3, r2
 8005068:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	68fa      	ldr	r2, [r7, #12]
 8005070:	4313      	orrs	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2280      	movs	r2, #128	; 0x80
 8005078:	4393      	bics	r3, r2
 800507a:	001a      	movs	r2, r3
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	4313      	orrs	r3, r2
 8005082:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800508a:	683b      	ldr	r3, [r7, #0]
 800508c:	689a      	ldr	r2, [r3, #8]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	681a      	ldr	r2, [r3, #0]
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a0c      	ldr	r2, [pc, #48]	; (80050d0 <TIM_Base_SetConfig+0xe4>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d00b      	beq.n	80050ba <TIM_Base_SetConfig+0xce>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a0d      	ldr	r2, [pc, #52]	; (80050dc <TIM_Base_SetConfig+0xf0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d007      	beq.n	80050ba <TIM_Base_SetConfig+0xce>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a0c      	ldr	r2, [pc, #48]	; (80050e0 <TIM_Base_SetConfig+0xf4>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d003      	beq.n	80050ba <TIM_Base_SetConfig+0xce>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a0b      	ldr	r2, [pc, #44]	; (80050e4 <TIM_Base_SetConfig+0xf8>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d103      	bne.n	80050c2 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	691a      	ldr	r2, [r3, #16]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2201      	movs	r2, #1
 80050c6:	615a      	str	r2, [r3, #20]
}
 80050c8:	46c0      	nop			; (mov r8, r8)
 80050ca:	46bd      	mov	sp, r7
 80050cc:	b004      	add	sp, #16
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40012c00 	.word	0x40012c00
 80050d4:	40000400 	.word	0x40000400
 80050d8:	40002000 	.word	0x40002000
 80050dc:	40014000 	.word	0x40014000
 80050e0:	40014400 	.word	0x40014400
 80050e4:	40014800 	.word	0x40014800
 80050e8:	fffffcff 	.word	0xfffffcff

080050ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050ec:	b580      	push	{r7, lr}
 80050ee:	b086      	sub	sp, #24
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
 80050f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	2201      	movs	r2, #1
 80050fc:	4393      	bics	r3, r2
 80050fe:	001a      	movs	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6a1b      	ldr	r3, [r3, #32]
 8005108:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	699b      	ldr	r3, [r3, #24]
 8005114:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2270      	movs	r2, #112	; 0x70
 800511a:	4393      	bics	r3, r2
 800511c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2203      	movs	r2, #3
 8005122:	4393      	bics	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	4313      	orrs	r3, r2
 800512e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	2202      	movs	r2, #2
 8005134:	4393      	bics	r3, r2
 8005136:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	689b      	ldr	r3, [r3, #8]
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	4313      	orrs	r3, r2
 8005140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	4a27      	ldr	r2, [pc, #156]	; (80051e4 <TIM_OC1_SetConfig+0xf8>)
 8005146:	4293      	cmp	r3, r2
 8005148:	d00b      	beq.n	8005162 <TIM_OC1_SetConfig+0x76>
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a26      	ldr	r2, [pc, #152]	; (80051e8 <TIM_OC1_SetConfig+0xfc>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d007      	beq.n	8005162 <TIM_OC1_SetConfig+0x76>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a25      	ldr	r2, [pc, #148]	; (80051ec <TIM_OC1_SetConfig+0x100>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d003      	beq.n	8005162 <TIM_OC1_SetConfig+0x76>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a24      	ldr	r2, [pc, #144]	; (80051f0 <TIM_OC1_SetConfig+0x104>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d10c      	bne.n	800517c <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2208      	movs	r2, #8
 8005166:	4393      	bics	r3, r2
 8005168:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	68db      	ldr	r3, [r3, #12]
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	4313      	orrs	r3, r2
 8005172:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005174:	697b      	ldr	r3, [r7, #20]
 8005176:	2204      	movs	r2, #4
 8005178:	4393      	bics	r3, r2
 800517a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a19      	ldr	r2, [pc, #100]	; (80051e4 <TIM_OC1_SetConfig+0xf8>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d00b      	beq.n	800519c <TIM_OC1_SetConfig+0xb0>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	4a18      	ldr	r2, [pc, #96]	; (80051e8 <TIM_OC1_SetConfig+0xfc>)
 8005188:	4293      	cmp	r3, r2
 800518a:	d007      	beq.n	800519c <TIM_OC1_SetConfig+0xb0>
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a17      	ldr	r2, [pc, #92]	; (80051ec <TIM_OC1_SetConfig+0x100>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d003      	beq.n	800519c <TIM_OC1_SetConfig+0xb0>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a16      	ldr	r2, [pc, #88]	; (80051f0 <TIM_OC1_SetConfig+0x104>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d111      	bne.n	80051c0 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	4a15      	ldr	r2, [pc, #84]	; (80051f4 <TIM_OC1_SetConfig+0x108>)
 80051a0:	4013      	ands	r3, r2
 80051a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	4a14      	ldr	r2, [pc, #80]	; (80051f8 <TIM_OC1_SetConfig+0x10c>)
 80051a8:	4013      	ands	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	695b      	ldr	r3, [r3, #20]
 80051b0:	693a      	ldr	r2, [r7, #16]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	699b      	ldr	r3, [r3, #24]
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	693a      	ldr	r2, [r7, #16]
 80051c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	621a      	str	r2, [r3, #32]
}
 80051da:	46c0      	nop			; (mov r8, r8)
 80051dc:	46bd      	mov	sp, r7
 80051de:	b006      	add	sp, #24
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	40012c00 	.word	0x40012c00
 80051e8:	40014000 	.word	0x40014000
 80051ec:	40014400 	.word	0x40014400
 80051f0:	40014800 	.word	0x40014800
 80051f4:	fffffeff 	.word	0xfffffeff
 80051f8:	fffffdff 	.word	0xfffffdff

080051fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	b086      	sub	sp, #24
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	2210      	movs	r2, #16
 800520c:	4393      	bics	r3, r2
 800520e:	001a      	movs	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a1b      	ldr	r3, [r3, #32]
 8005218:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	4a2e      	ldr	r2, [pc, #184]	; (80052e4 <TIM_OC2_SetConfig+0xe8>)
 800522a:	4013      	ands	r3, r2
 800522c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	4a2d      	ldr	r2, [pc, #180]	; (80052e8 <TIM_OC2_SetConfig+0xec>)
 8005232:	4013      	ands	r3, r2
 8005234:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	021b      	lsls	r3, r3, #8
 800523c:	68fa      	ldr	r2, [r7, #12]
 800523e:	4313      	orrs	r3, r2
 8005240:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	2220      	movs	r2, #32
 8005246:	4393      	bics	r3, r2
 8005248:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	011b      	lsls	r3, r3, #4
 8005250:	697a      	ldr	r2, [r7, #20]
 8005252:	4313      	orrs	r3, r2
 8005254:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	4a24      	ldr	r2, [pc, #144]	; (80052ec <TIM_OC2_SetConfig+0xf0>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d10d      	bne.n	800527a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2280      	movs	r2, #128	; 0x80
 8005262:	4393      	bics	r3, r2
 8005264:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	697a      	ldr	r2, [r7, #20]
 800526e:	4313      	orrs	r3, r2
 8005270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	2240      	movs	r2, #64	; 0x40
 8005276:	4393      	bics	r3, r2
 8005278:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	4a1b      	ldr	r2, [pc, #108]	; (80052ec <TIM_OC2_SetConfig+0xf0>)
 800527e:	4293      	cmp	r3, r2
 8005280:	d00b      	beq.n	800529a <TIM_OC2_SetConfig+0x9e>
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	4a1a      	ldr	r2, [pc, #104]	; (80052f0 <TIM_OC2_SetConfig+0xf4>)
 8005286:	4293      	cmp	r3, r2
 8005288:	d007      	beq.n	800529a <TIM_OC2_SetConfig+0x9e>
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	4a19      	ldr	r2, [pc, #100]	; (80052f4 <TIM_OC2_SetConfig+0xf8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d003      	beq.n	800529a <TIM_OC2_SetConfig+0x9e>
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	4a18      	ldr	r2, [pc, #96]	; (80052f8 <TIM_OC2_SetConfig+0xfc>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d113      	bne.n	80052c2 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	4a17      	ldr	r2, [pc, #92]	; (80052fc <TIM_OC2_SetConfig+0x100>)
 800529e:	4013      	ands	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	4a16      	ldr	r2, [pc, #88]	; (8005300 <TIM_OC2_SetConfig+0x104>)
 80052a6:	4013      	ands	r3, r2
 80052a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	695b      	ldr	r3, [r3, #20]
 80052ae:	009b      	lsls	r3, r3, #2
 80052b0:	693a      	ldr	r2, [r7, #16]
 80052b2:	4313      	orrs	r3, r2
 80052b4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	699b      	ldr	r3, [r3, #24]
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	693a      	ldr	r2, [r7, #16]
 80052be:	4313      	orrs	r3, r2
 80052c0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	693a      	ldr	r2, [r7, #16]
 80052c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	697a      	ldr	r2, [r7, #20]
 80052da:	621a      	str	r2, [r3, #32]
}
 80052dc:	46c0      	nop			; (mov r8, r8)
 80052de:	46bd      	mov	sp, r7
 80052e0:	b006      	add	sp, #24
 80052e2:	bd80      	pop	{r7, pc}
 80052e4:	ffff8fff 	.word	0xffff8fff
 80052e8:	fffffcff 	.word	0xfffffcff
 80052ec:	40012c00 	.word	0x40012c00
 80052f0:	40014000 	.word	0x40014000
 80052f4:	40014400 	.word	0x40014400
 80052f8:	40014800 	.word	0x40014800
 80052fc:	fffffbff 	.word	0xfffffbff
 8005300:	fffff7ff 	.word	0xfffff7ff

08005304 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b086      	sub	sp, #24
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	4a35      	ldr	r2, [pc, #212]	; (80053e8 <TIM_OC3_SetConfig+0xe4>)
 8005314:	401a      	ands	r2, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a1b      	ldr	r3, [r3, #32]
 800531e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2270      	movs	r2, #112	; 0x70
 8005330:	4393      	bics	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2203      	movs	r2, #3
 8005338:	4393      	bics	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800533c:	683b      	ldr	r3, [r7, #0]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	68fa      	ldr	r2, [r7, #12]
 8005342:	4313      	orrs	r3, r2
 8005344:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	4a28      	ldr	r2, [pc, #160]	; (80053ec <TIM_OC3_SetConfig+0xe8>)
 800534a:	4013      	ands	r3, r2
 800534c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	689b      	ldr	r3, [r3, #8]
 8005352:	021b      	lsls	r3, r3, #8
 8005354:	697a      	ldr	r2, [r7, #20]
 8005356:	4313      	orrs	r3, r2
 8005358:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a24      	ldr	r2, [pc, #144]	; (80053f0 <TIM_OC3_SetConfig+0xec>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d10d      	bne.n	800537e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	4a23      	ldr	r2, [pc, #140]	; (80053f4 <TIM_OC3_SetConfig+0xf0>)
 8005366:	4013      	ands	r3, r2
 8005368:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800536a:	683b      	ldr	r3, [r7, #0]
 800536c:	68db      	ldr	r3, [r3, #12]
 800536e:	021b      	lsls	r3, r3, #8
 8005370:	697a      	ldr	r2, [r7, #20]
 8005372:	4313      	orrs	r3, r2
 8005374:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	4a1f      	ldr	r2, [pc, #124]	; (80053f8 <TIM_OC3_SetConfig+0xf4>)
 800537a:	4013      	ands	r3, r2
 800537c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	4a1b      	ldr	r2, [pc, #108]	; (80053f0 <TIM_OC3_SetConfig+0xec>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d00b      	beq.n	800539e <TIM_OC3_SetConfig+0x9a>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	4a1c      	ldr	r2, [pc, #112]	; (80053fc <TIM_OC3_SetConfig+0xf8>)
 800538a:	4293      	cmp	r3, r2
 800538c:	d007      	beq.n	800539e <TIM_OC3_SetConfig+0x9a>
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a1b      	ldr	r2, [pc, #108]	; (8005400 <TIM_OC3_SetConfig+0xfc>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d003      	beq.n	800539e <TIM_OC3_SetConfig+0x9a>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a1a      	ldr	r2, [pc, #104]	; (8005404 <TIM_OC3_SetConfig+0x100>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d113      	bne.n	80053c6 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	4a19      	ldr	r2, [pc, #100]	; (8005408 <TIM_OC3_SetConfig+0x104>)
 80053a2:	4013      	ands	r3, r2
 80053a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	4a18      	ldr	r2, [pc, #96]	; (800540c <TIM_OC3_SetConfig+0x108>)
 80053aa:	4013      	ands	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	011b      	lsls	r3, r3, #4
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	621a      	str	r2, [r3, #32]
}
 80053e0:	46c0      	nop			; (mov r8, r8)
 80053e2:	46bd      	mov	sp, r7
 80053e4:	b006      	add	sp, #24
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	fffffeff 	.word	0xfffffeff
 80053ec:	fffffdff 	.word	0xfffffdff
 80053f0:	40012c00 	.word	0x40012c00
 80053f4:	fffff7ff 	.word	0xfffff7ff
 80053f8:	fffffbff 	.word	0xfffffbff
 80053fc:	40014000 	.word	0x40014000
 8005400:	40014400 	.word	0x40014400
 8005404:	40014800 	.word	0x40014800
 8005408:	ffffefff 	.word	0xffffefff
 800540c:	ffffdfff 	.word	0xffffdfff

08005410 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b086      	sub	sp, #24
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	4a28      	ldr	r2, [pc, #160]	; (80054c0 <TIM_OC4_SetConfig+0xb0>)
 8005420:	401a      	ands	r2, r3
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	69db      	ldr	r3, [r3, #28]
 8005436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4a22      	ldr	r2, [pc, #136]	; (80054c4 <TIM_OC4_SetConfig+0xb4>)
 800543c:	4013      	ands	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	4a21      	ldr	r2, [pc, #132]	; (80054c8 <TIM_OC4_SetConfig+0xb8>)
 8005444:	4013      	ands	r3, r2
 8005446:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005448:	683b      	ldr	r3, [r7, #0]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	68fa      	ldr	r2, [r7, #12]
 8005450:	4313      	orrs	r3, r2
 8005452:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	4a1d      	ldr	r2, [pc, #116]	; (80054cc <TIM_OC4_SetConfig+0xbc>)
 8005458:	4013      	ands	r3, r2
 800545a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	031b      	lsls	r3, r3, #12
 8005462:	693a      	ldr	r2, [r7, #16]
 8005464:	4313      	orrs	r3, r2
 8005466:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a19      	ldr	r2, [pc, #100]	; (80054d0 <TIM_OC4_SetConfig+0xc0>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d00b      	beq.n	8005488 <TIM_OC4_SetConfig+0x78>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a18      	ldr	r2, [pc, #96]	; (80054d4 <TIM_OC4_SetConfig+0xc4>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d007      	beq.n	8005488 <TIM_OC4_SetConfig+0x78>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	4a17      	ldr	r2, [pc, #92]	; (80054d8 <TIM_OC4_SetConfig+0xc8>)
 800547c:	4293      	cmp	r3, r2
 800547e:	d003      	beq.n	8005488 <TIM_OC4_SetConfig+0x78>
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4a16      	ldr	r2, [pc, #88]	; (80054dc <TIM_OC4_SetConfig+0xcc>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d109      	bne.n	800549c <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	4a15      	ldr	r2, [pc, #84]	; (80054e0 <TIM_OC4_SetConfig+0xd0>)
 800548c:	4013      	ands	r3, r2
 800548e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	695b      	ldr	r3, [r3, #20]
 8005494:	019b      	lsls	r3, r3, #6
 8005496:	697a      	ldr	r2, [r7, #20]
 8005498:	4313      	orrs	r3, r2
 800549a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	68fa      	ldr	r2, [r7, #12]
 80054a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80054a8:	683b      	ldr	r3, [r7, #0]
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	621a      	str	r2, [r3, #32]
}
 80054b6:	46c0      	nop			; (mov r8, r8)
 80054b8:	46bd      	mov	sp, r7
 80054ba:	b006      	add	sp, #24
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	46c0      	nop			; (mov r8, r8)
 80054c0:	ffffefff 	.word	0xffffefff
 80054c4:	ffff8fff 	.word	0xffff8fff
 80054c8:	fffffcff 	.word	0xfffffcff
 80054cc:	ffffdfff 	.word	0xffffdfff
 80054d0:	40012c00 	.word	0x40012c00
 80054d4:	40014000 	.word	0x40014000
 80054d8:	40014400 	.word	0x40014400
 80054dc:	40014800 	.word	0x40014800
 80054e0:	ffffbfff 	.word	0xffffbfff

080054e4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	60f8      	str	r0, [r7, #12]
 80054ec:	60b9      	str	r1, [r7, #8]
 80054ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	221f      	movs	r2, #31
 80054f4:	4013      	ands	r3, r2
 80054f6:	2201      	movs	r2, #1
 80054f8:	409a      	lsls	r2, r3
 80054fa:	0013      	movs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	6a1b      	ldr	r3, [r3, #32]
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	43d2      	mvns	r2, r2
 8005506:	401a      	ands	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6a1a      	ldr	r2, [r3, #32]
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	211f      	movs	r1, #31
 8005514:	400b      	ands	r3, r1
 8005516:	6879      	ldr	r1, [r7, #4]
 8005518:	4099      	lsls	r1, r3
 800551a:	000b      	movs	r3, r1
 800551c:	431a      	orrs	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	621a      	str	r2, [r3, #32]
}
 8005522:	46c0      	nop			; (mov r8, r8)
 8005524:	46bd      	mov	sp, r7
 8005526:	b006      	add	sp, #24
 8005528:	bd80      	pop	{r7, pc}
	...

0800552c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
 8005534:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	223c      	movs	r2, #60	; 0x3c
 800553a:	5c9b      	ldrb	r3, [r3, r2]
 800553c:	2b01      	cmp	r3, #1
 800553e:	d101      	bne.n	8005544 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005540:	2302      	movs	r3, #2
 8005542:	e047      	b.n	80055d4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	223c      	movs	r2, #60	; 0x3c
 8005548:	2101      	movs	r1, #1
 800554a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	223d      	movs	r2, #61	; 0x3d
 8005550:	2102      	movs	r1, #2
 8005552:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	689b      	ldr	r3, [r3, #8]
 8005562:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2270      	movs	r2, #112	; 0x70
 8005568:	4393      	bics	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	4313      	orrs	r3, r2
 8005574:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a16      	ldr	r2, [pc, #88]	; (80055dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d00f      	beq.n	80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681a      	ldr	r2, [r3, #0]
 800558c:	2380      	movs	r3, #128	; 0x80
 800558e:	05db      	lsls	r3, r3, #23
 8005590:	429a      	cmp	r2, r3
 8005592:	d009      	beq.n	80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a11      	ldr	r2, [pc, #68]	; (80055e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d004      	beq.n	80055a8 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a10      	ldr	r2, [pc, #64]	; (80055e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d10c      	bne.n	80055c2 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2280      	movs	r2, #128	; 0x80
 80055ac:	4393      	bics	r3, r2
 80055ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	68ba      	ldr	r2, [r7, #8]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	223d      	movs	r2, #61	; 0x3d
 80055c6:	2101      	movs	r1, #1
 80055c8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	223c      	movs	r2, #60	; 0x3c
 80055ce:	2100      	movs	r1, #0
 80055d0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055d2:	2300      	movs	r3, #0
}
 80055d4:	0018      	movs	r0, r3
 80055d6:	46bd      	mov	sp, r7
 80055d8:	b004      	add	sp, #16
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	40012c00 	.word	0x40012c00
 80055e0:	40000400 	.word	0x40000400
 80055e4:	40014000 	.word	0x40014000

080055e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055f0:	46c0      	nop			; (mov r8, r8)
 80055f2:	46bd      	mov	sp, r7
 80055f4:	b002      	add	sp, #8
 80055f6:	bd80      	pop	{r7, pc}

080055f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005600:	46c0      	nop			; (mov r8, r8)
 8005602:	46bd      	mov	sp, r7
 8005604:	b002      	add	sp, #8
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b082      	sub	sp, #8
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d101      	bne.n	800561a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005616:	2301      	movs	r3, #1
 8005618:	e044      	b.n	80056a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800561e:	2b00      	cmp	r3, #0
 8005620:	d107      	bne.n	8005632 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2270      	movs	r2, #112	; 0x70
 8005626:	2100      	movs	r1, #0
 8005628:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	0018      	movs	r0, r3
 800562e:	f7fd fbc7 	bl	8002dc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	2224      	movs	r2, #36	; 0x24
 8005636:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2101      	movs	r1, #1
 8005644:	438a      	bics	r2, r1
 8005646:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	0018      	movs	r0, r3
 800564c:	f000 f830 	bl	80056b0 <UART_SetConfig>
 8005650:	0003      	movs	r3, r0
 8005652:	2b01      	cmp	r3, #1
 8005654:	d101      	bne.n	800565a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e024      	b.n	80056a4 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	2b00      	cmp	r3, #0
 8005660:	d003      	beq.n	800566a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	0018      	movs	r0, r3
 8005666:	f000 f9ef 	bl	8005a48 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	685a      	ldr	r2, [r3, #4]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	490d      	ldr	r1, [pc, #52]	; (80056ac <HAL_UART_Init+0xa4>)
 8005676:	400a      	ands	r2, r1
 8005678:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	689a      	ldr	r2, [r3, #8]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	212a      	movs	r1, #42	; 0x2a
 8005686:	438a      	bics	r2, r1
 8005688:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681a      	ldr	r2, [r3, #0]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	2101      	movs	r1, #1
 8005696:	430a      	orrs	r2, r1
 8005698:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	0018      	movs	r0, r3
 800569e:	f000 fa87 	bl	8005bb0 <UART_CheckIdleState>
 80056a2:	0003      	movs	r3, r0
}
 80056a4:	0018      	movs	r0, r3
 80056a6:	46bd      	mov	sp, r7
 80056a8:	b002      	add	sp, #8
 80056aa:	bd80      	pop	{r7, pc}
 80056ac:	ffffb7ff 	.word	0xffffb7ff

080056b0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b088      	sub	sp, #32
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 80056b8:	2300      	movs	r3, #0
 80056ba:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 80056bc:	2317      	movs	r3, #23
 80056be:	18fb      	adds	r3, r7, r3
 80056c0:	2200      	movs	r2, #0
 80056c2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	689a      	ldr	r2, [r3, #8]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	691b      	ldr	r3, [r3, #16]
 80056cc:	431a      	orrs	r2, r3
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	695b      	ldr	r3, [r3, #20]
 80056d2:	431a      	orrs	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	69db      	ldr	r3, [r3, #28]
 80056d8:	4313      	orrs	r3, r2
 80056da:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	4ac5      	ldr	r2, [pc, #788]	; (80059f8 <UART_SetConfig+0x348>)
 80056e4:	4013      	ands	r3, r2
 80056e6:	0019      	movs	r1, r3
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	693a      	ldr	r2, [r7, #16]
 80056ee:	430a      	orrs	r2, r1
 80056f0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	4ac0      	ldr	r2, [pc, #768]	; (80059fc <UART_SetConfig+0x34c>)
 80056fa:	4013      	ands	r3, r2
 80056fc:	0019      	movs	r1, r3
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68da      	ldr	r2, [r3, #12]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	430a      	orrs	r2, r1
 8005708:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	699b      	ldr	r3, [r3, #24]
 800570e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a1b      	ldr	r3, [r3, #32]
 8005714:	693a      	ldr	r2, [r7, #16]
 8005716:	4313      	orrs	r3, r2
 8005718:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	4ab7      	ldr	r2, [pc, #732]	; (8005a00 <UART_SetConfig+0x350>)
 8005722:	4013      	ands	r3, r2
 8005724:	0019      	movs	r1, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	693a      	ldr	r2, [r7, #16]
 800572c:	430a      	orrs	r2, r1
 800572e:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4ab3      	ldr	r2, [pc, #716]	; (8005a04 <UART_SetConfig+0x354>)
 8005736:	4293      	cmp	r3, r2
 8005738:	d125      	bne.n	8005786 <UART_SetConfig+0xd6>
 800573a:	4bb3      	ldr	r3, [pc, #716]	; (8005a08 <UART_SetConfig+0x358>)
 800573c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573e:	2203      	movs	r2, #3
 8005740:	4013      	ands	r3, r2
 8005742:	2b01      	cmp	r3, #1
 8005744:	d00f      	beq.n	8005766 <UART_SetConfig+0xb6>
 8005746:	d304      	bcc.n	8005752 <UART_SetConfig+0xa2>
 8005748:	2b02      	cmp	r3, #2
 800574a:	d011      	beq.n	8005770 <UART_SetConfig+0xc0>
 800574c:	2b03      	cmp	r3, #3
 800574e:	d005      	beq.n	800575c <UART_SetConfig+0xac>
 8005750:	e013      	b.n	800577a <UART_SetConfig+0xca>
 8005752:	231f      	movs	r3, #31
 8005754:	18fb      	adds	r3, r7, r3
 8005756:	2200      	movs	r2, #0
 8005758:	701a      	strb	r2, [r3, #0]
 800575a:	e064      	b.n	8005826 <UART_SetConfig+0x176>
 800575c:	231f      	movs	r3, #31
 800575e:	18fb      	adds	r3, r7, r3
 8005760:	2202      	movs	r2, #2
 8005762:	701a      	strb	r2, [r3, #0]
 8005764:	e05f      	b.n	8005826 <UART_SetConfig+0x176>
 8005766:	231f      	movs	r3, #31
 8005768:	18fb      	adds	r3, r7, r3
 800576a:	2204      	movs	r2, #4
 800576c:	701a      	strb	r2, [r3, #0]
 800576e:	e05a      	b.n	8005826 <UART_SetConfig+0x176>
 8005770:	231f      	movs	r3, #31
 8005772:	18fb      	adds	r3, r7, r3
 8005774:	2208      	movs	r2, #8
 8005776:	701a      	strb	r2, [r3, #0]
 8005778:	e055      	b.n	8005826 <UART_SetConfig+0x176>
 800577a:	231f      	movs	r3, #31
 800577c:	18fb      	adds	r3, r7, r3
 800577e:	2210      	movs	r2, #16
 8005780:	701a      	strb	r2, [r3, #0]
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	e04f      	b.n	8005826 <UART_SetConfig+0x176>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4aa0      	ldr	r2, [pc, #640]	; (8005a0c <UART_SetConfig+0x35c>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d132      	bne.n	80057f6 <UART_SetConfig+0x146>
 8005790:	4b9d      	ldr	r3, [pc, #628]	; (8005a08 <UART_SetConfig+0x358>)
 8005792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005794:	23c0      	movs	r3, #192	; 0xc0
 8005796:	029b      	lsls	r3, r3, #10
 8005798:	4013      	ands	r3, r2
 800579a:	2280      	movs	r2, #128	; 0x80
 800579c:	0252      	lsls	r2, r2, #9
 800579e:	4293      	cmp	r3, r2
 80057a0:	d019      	beq.n	80057d6 <UART_SetConfig+0x126>
 80057a2:	2280      	movs	r2, #128	; 0x80
 80057a4:	0252      	lsls	r2, r2, #9
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d802      	bhi.n	80057b0 <UART_SetConfig+0x100>
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d009      	beq.n	80057c2 <UART_SetConfig+0x112>
 80057ae:	e01c      	b.n	80057ea <UART_SetConfig+0x13a>
 80057b0:	2280      	movs	r2, #128	; 0x80
 80057b2:	0292      	lsls	r2, r2, #10
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d013      	beq.n	80057e0 <UART_SetConfig+0x130>
 80057b8:	22c0      	movs	r2, #192	; 0xc0
 80057ba:	0292      	lsls	r2, r2, #10
 80057bc:	4293      	cmp	r3, r2
 80057be:	d005      	beq.n	80057cc <UART_SetConfig+0x11c>
 80057c0:	e013      	b.n	80057ea <UART_SetConfig+0x13a>
 80057c2:	231f      	movs	r3, #31
 80057c4:	18fb      	adds	r3, r7, r3
 80057c6:	2200      	movs	r2, #0
 80057c8:	701a      	strb	r2, [r3, #0]
 80057ca:	e02c      	b.n	8005826 <UART_SetConfig+0x176>
 80057cc:	231f      	movs	r3, #31
 80057ce:	18fb      	adds	r3, r7, r3
 80057d0:	2202      	movs	r2, #2
 80057d2:	701a      	strb	r2, [r3, #0]
 80057d4:	e027      	b.n	8005826 <UART_SetConfig+0x176>
 80057d6:	231f      	movs	r3, #31
 80057d8:	18fb      	adds	r3, r7, r3
 80057da:	2204      	movs	r2, #4
 80057dc:	701a      	strb	r2, [r3, #0]
 80057de:	e022      	b.n	8005826 <UART_SetConfig+0x176>
 80057e0:	231f      	movs	r3, #31
 80057e2:	18fb      	adds	r3, r7, r3
 80057e4:	2208      	movs	r2, #8
 80057e6:	701a      	strb	r2, [r3, #0]
 80057e8:	e01d      	b.n	8005826 <UART_SetConfig+0x176>
 80057ea:	231f      	movs	r3, #31
 80057ec:	18fb      	adds	r3, r7, r3
 80057ee:	2210      	movs	r2, #16
 80057f0:	701a      	strb	r2, [r3, #0]
 80057f2:	46c0      	nop			; (mov r8, r8)
 80057f4:	e017      	b.n	8005826 <UART_SetConfig+0x176>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a85      	ldr	r2, [pc, #532]	; (8005a10 <UART_SetConfig+0x360>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d104      	bne.n	800580a <UART_SetConfig+0x15a>
 8005800:	231f      	movs	r3, #31
 8005802:	18fb      	adds	r3, r7, r3
 8005804:	2200      	movs	r2, #0
 8005806:	701a      	strb	r2, [r3, #0]
 8005808:	e00d      	b.n	8005826 <UART_SetConfig+0x176>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a81      	ldr	r2, [pc, #516]	; (8005a14 <UART_SetConfig+0x364>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d104      	bne.n	800581e <UART_SetConfig+0x16e>
 8005814:	231f      	movs	r3, #31
 8005816:	18fb      	adds	r3, r7, r3
 8005818:	2200      	movs	r2, #0
 800581a:	701a      	strb	r2, [r3, #0]
 800581c:	e003      	b.n	8005826 <UART_SetConfig+0x176>
 800581e:	231f      	movs	r3, #31
 8005820:	18fb      	adds	r3, r7, r3
 8005822:	2210      	movs	r2, #16
 8005824:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	69da      	ldr	r2, [r3, #28]
 800582a:	2380      	movs	r3, #128	; 0x80
 800582c:	021b      	lsls	r3, r3, #8
 800582e:	429a      	cmp	r2, r3
 8005830:	d000      	beq.n	8005834 <UART_SetConfig+0x184>
 8005832:	e07d      	b.n	8005930 <UART_SetConfig+0x280>
  {
    switch (clocksource)
 8005834:	231f      	movs	r3, #31
 8005836:	18fb      	adds	r3, r7, r3
 8005838:	781b      	ldrb	r3, [r3, #0]
 800583a:	2b02      	cmp	r3, #2
 800583c:	d01c      	beq.n	8005878 <UART_SetConfig+0x1c8>
 800583e:	dc02      	bgt.n	8005846 <UART_SetConfig+0x196>
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <UART_SetConfig+0x1a0>
 8005844:	e04b      	b.n	80058de <UART_SetConfig+0x22e>
 8005846:	2b04      	cmp	r3, #4
 8005848:	d025      	beq.n	8005896 <UART_SetConfig+0x1e6>
 800584a:	2b08      	cmp	r3, #8
 800584c:	d037      	beq.n	80058be <UART_SetConfig+0x20e>
 800584e:	e046      	b.n	80058de <UART_SetConfig+0x22e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005850:	f7fe ff74 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8005854:	0003      	movs	r3, r0
 8005856:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	005a      	lsls	r2, r3, #1
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	085b      	lsrs	r3, r3, #1
 8005862:	18d2      	adds	r2, r2, r3
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	0019      	movs	r1, r3
 800586a:	0010      	movs	r0, r2
 800586c:	f7fa fc4c 	bl	8000108 <__udivsi3>
 8005870:	0003      	movs	r3, r0
 8005872:	b29b      	uxth	r3, r3
 8005874:	61bb      	str	r3, [r7, #24]
        break;
 8005876:	e037      	b.n	80058e8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	085b      	lsrs	r3, r3, #1
 800587e:	4a66      	ldr	r2, [pc, #408]	; (8005a18 <UART_SetConfig+0x368>)
 8005880:	189a      	adds	r2, r3, r2
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	0019      	movs	r1, r3
 8005888:	0010      	movs	r0, r2
 800588a:	f7fa fc3d 	bl	8000108 <__udivsi3>
 800588e:	0003      	movs	r3, r0
 8005890:	b29b      	uxth	r3, r3
 8005892:	61bb      	str	r3, [r7, #24]
        break;
 8005894:	e028      	b.n	80058e8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005896:	f7fe fec9 	bl	800462c <HAL_RCC_GetSysClockFreq>
 800589a:	0003      	movs	r3, r0
 800589c:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	005a      	lsls	r2, r3, #1
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	085b      	lsrs	r3, r3, #1
 80058a8:	18d2      	adds	r2, r2, r3
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	0019      	movs	r1, r3
 80058b0:	0010      	movs	r0, r2
 80058b2:	f7fa fc29 	bl	8000108 <__udivsi3>
 80058b6:	0003      	movs	r3, r0
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	61bb      	str	r3, [r7, #24]
        break;
 80058bc:	e014      	b.n	80058e8 <UART_SetConfig+0x238>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	085b      	lsrs	r3, r3, #1
 80058c4:	2280      	movs	r2, #128	; 0x80
 80058c6:	0252      	lsls	r2, r2, #9
 80058c8:	189a      	adds	r2, r3, r2
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	0019      	movs	r1, r3
 80058d0:	0010      	movs	r0, r2
 80058d2:	f7fa fc19 	bl	8000108 <__udivsi3>
 80058d6:	0003      	movs	r3, r0
 80058d8:	b29b      	uxth	r3, r3
 80058da:	61bb      	str	r3, [r7, #24]
        break;
 80058dc:	e004      	b.n	80058e8 <UART_SetConfig+0x238>
      default:
        ret = HAL_ERROR;
 80058de:	2317      	movs	r3, #23
 80058e0:	18fb      	adds	r3, r7, r3
 80058e2:	2201      	movs	r2, #1
 80058e4:	701a      	strb	r2, [r3, #0]
        break;
 80058e6:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80058e8:	69bb      	ldr	r3, [r7, #24]
 80058ea:	2b0f      	cmp	r3, #15
 80058ec:	d91b      	bls.n	8005926 <UART_SetConfig+0x276>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	4a4a      	ldr	r2, [pc, #296]	; (8005a1c <UART_SetConfig+0x36c>)
 80058f2:	4293      	cmp	r3, r2
 80058f4:	d817      	bhi.n	8005926 <UART_SetConfig+0x276>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80058f6:	69bb      	ldr	r3, [r7, #24]
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	200a      	movs	r0, #10
 80058fc:	183b      	adds	r3, r7, r0
 80058fe:	210f      	movs	r1, #15
 8005900:	438a      	bics	r2, r1
 8005902:	801a      	strh	r2, [r3, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005904:	69bb      	ldr	r3, [r7, #24]
 8005906:	085b      	lsrs	r3, r3, #1
 8005908:	b29b      	uxth	r3, r3
 800590a:	2207      	movs	r2, #7
 800590c:	4013      	ands	r3, r2
 800590e:	b299      	uxth	r1, r3
 8005910:	183b      	adds	r3, r7, r0
 8005912:	183a      	adds	r2, r7, r0
 8005914:	8812      	ldrh	r2, [r2, #0]
 8005916:	430a      	orrs	r2, r1
 8005918:	801a      	strh	r2, [r3, #0]
      huart->Instance->BRR = brrtemp;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	183a      	adds	r2, r7, r0
 8005920:	8812      	ldrh	r2, [r2, #0]
 8005922:	60da      	str	r2, [r3, #12]
 8005924:	e082      	b.n	8005a2c <UART_SetConfig+0x37c>
    }
    else
    {
      ret = HAL_ERROR;
 8005926:	2317      	movs	r3, #23
 8005928:	18fb      	adds	r3, r7, r3
 800592a:	2201      	movs	r2, #1
 800592c:	701a      	strb	r2, [r3, #0]
 800592e:	e07d      	b.n	8005a2c <UART_SetConfig+0x37c>
    }
  }
  else
  {
    switch (clocksource)
 8005930:	231f      	movs	r3, #31
 8005932:	18fb      	adds	r3, r7, r3
 8005934:	781b      	ldrb	r3, [r3, #0]
 8005936:	2b02      	cmp	r3, #2
 8005938:	d01b      	beq.n	8005972 <UART_SetConfig+0x2c2>
 800593a:	dc02      	bgt.n	8005942 <UART_SetConfig+0x292>
 800593c:	2b00      	cmp	r3, #0
 800593e:	d005      	beq.n	800594c <UART_SetConfig+0x29c>
 8005940:	e049      	b.n	80059d6 <UART_SetConfig+0x326>
 8005942:	2b04      	cmp	r3, #4
 8005944:	d024      	beq.n	8005990 <UART_SetConfig+0x2e0>
 8005946:	2b08      	cmp	r3, #8
 8005948:	d035      	beq.n	80059b6 <UART_SetConfig+0x306>
 800594a:	e044      	b.n	80059d6 <UART_SetConfig+0x326>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800594c:	f7fe fef6 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8005950:	0003      	movs	r3, r0
 8005952:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	085a      	lsrs	r2, r3, #1
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	18d2      	adds	r2, r2, r3
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	685b      	ldr	r3, [r3, #4]
 8005962:	0019      	movs	r1, r3
 8005964:	0010      	movs	r0, r2
 8005966:	f7fa fbcf 	bl	8000108 <__udivsi3>
 800596a:	0003      	movs	r3, r0
 800596c:	b29b      	uxth	r3, r3
 800596e:	61bb      	str	r3, [r7, #24]
        break;
 8005970:	e036      	b.n	80059e0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	085b      	lsrs	r3, r3, #1
 8005978:	4a29      	ldr	r2, [pc, #164]	; (8005a20 <UART_SetConfig+0x370>)
 800597a:	189a      	adds	r2, r3, r2
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	0019      	movs	r1, r3
 8005982:	0010      	movs	r0, r2
 8005984:	f7fa fbc0 	bl	8000108 <__udivsi3>
 8005988:	0003      	movs	r3, r0
 800598a:	b29b      	uxth	r3, r3
 800598c:	61bb      	str	r3, [r7, #24]
        break;
 800598e:	e027      	b.n	80059e0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005990:	f7fe fe4c 	bl	800462c <HAL_RCC_GetSysClockFreq>
 8005994:	0003      	movs	r3, r0
 8005996:	60fb      	str	r3, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	085a      	lsrs	r2, r3, #1
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	18d2      	adds	r2, r2, r3
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	0019      	movs	r1, r3
 80059a8:	0010      	movs	r0, r2
 80059aa:	f7fa fbad 	bl	8000108 <__udivsi3>
 80059ae:	0003      	movs	r3, r0
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	61bb      	str	r3, [r7, #24]
        break;
 80059b4:	e014      	b.n	80059e0 <UART_SetConfig+0x330>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	085b      	lsrs	r3, r3, #1
 80059bc:	2280      	movs	r2, #128	; 0x80
 80059be:	0212      	lsls	r2, r2, #8
 80059c0:	189a      	adds	r2, r3, r2
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	0019      	movs	r1, r3
 80059c8:	0010      	movs	r0, r2
 80059ca:	f7fa fb9d 	bl	8000108 <__udivsi3>
 80059ce:	0003      	movs	r3, r0
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	61bb      	str	r3, [r7, #24]
        break;
 80059d4:	e004      	b.n	80059e0 <UART_SetConfig+0x330>
      default:
        ret = HAL_ERROR;
 80059d6:	2317      	movs	r3, #23
 80059d8:	18fb      	adds	r3, r7, r3
 80059da:	2201      	movs	r2, #1
 80059dc:	701a      	strb	r2, [r3, #0]
        break;
 80059de:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	2b0f      	cmp	r3, #15
 80059e4:	d91e      	bls.n	8005a24 <UART_SetConfig+0x374>
 80059e6:	69bb      	ldr	r3, [r7, #24]
 80059e8:	4a0c      	ldr	r2, [pc, #48]	; (8005a1c <UART_SetConfig+0x36c>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d81a      	bhi.n	8005a24 <UART_SetConfig+0x374>
    {
      huart->Instance->BRR = usartdiv;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	69ba      	ldr	r2, [r7, #24]
 80059f4:	60da      	str	r2, [r3, #12]
 80059f6:	e019      	b.n	8005a2c <UART_SetConfig+0x37c>
 80059f8:	efff69f3 	.word	0xefff69f3
 80059fc:	ffffcfff 	.word	0xffffcfff
 8005a00:	fffff4ff 	.word	0xfffff4ff
 8005a04:	40013800 	.word	0x40013800
 8005a08:	40021000 	.word	0x40021000
 8005a0c:	40004400 	.word	0x40004400
 8005a10:	40004800 	.word	0x40004800
 8005a14:	40004c00 	.word	0x40004c00
 8005a18:	00f42400 	.word	0x00f42400
 8005a1c:	0000ffff 	.word	0x0000ffff
 8005a20:	007a1200 	.word	0x007a1200
    }
    else
    {
      ret = HAL_ERROR;
 8005a24:	2317      	movs	r3, #23
 8005a26:	18fb      	adds	r3, r7, r3
 8005a28:	2201      	movs	r2, #1
 8005a2a:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8005a38:	2317      	movs	r3, #23
 8005a3a:	18fb      	adds	r3, r7, r3
 8005a3c:	781b      	ldrb	r3, [r3, #0]
}
 8005a3e:	0018      	movs	r0, r3
 8005a40:	46bd      	mov	sp, r7
 8005a42:	b008      	add	sp, #32
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	46c0      	nop			; (mov r8, r8)

08005a48 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	2201      	movs	r2, #1
 8005a56:	4013      	ands	r3, r2
 8005a58:	d00b      	beq.n	8005a72 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	685b      	ldr	r3, [r3, #4]
 8005a60:	4a4a      	ldr	r2, [pc, #296]	; (8005b8c <UART_AdvFeatureConfig+0x144>)
 8005a62:	4013      	ands	r3, r2
 8005a64:	0019      	movs	r1, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	430a      	orrs	r2, r1
 8005a70:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a76:	2202      	movs	r2, #2
 8005a78:	4013      	ands	r3, r2
 8005a7a:	d00b      	beq.n	8005a94 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	685b      	ldr	r3, [r3, #4]
 8005a82:	4a43      	ldr	r2, [pc, #268]	; (8005b90 <UART_AdvFeatureConfig+0x148>)
 8005a84:	4013      	ands	r3, r2
 8005a86:	0019      	movs	r1, r3
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	430a      	orrs	r2, r1
 8005a92:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a98:	2204      	movs	r2, #4
 8005a9a:	4013      	ands	r3, r2
 8005a9c:	d00b      	beq.n	8005ab6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	685b      	ldr	r3, [r3, #4]
 8005aa4:	4a3b      	ldr	r2, [pc, #236]	; (8005b94 <UART_AdvFeatureConfig+0x14c>)
 8005aa6:	4013      	ands	r3, r2
 8005aa8:	0019      	movs	r1, r3
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	430a      	orrs	r2, r1
 8005ab4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005aba:	2208      	movs	r2, #8
 8005abc:	4013      	ands	r3, r2
 8005abe:	d00b      	beq.n	8005ad8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	4a34      	ldr	r2, [pc, #208]	; (8005b98 <UART_AdvFeatureConfig+0x150>)
 8005ac8:	4013      	ands	r3, r2
 8005aca:	0019      	movs	r1, r3
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	430a      	orrs	r2, r1
 8005ad6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005adc:	2210      	movs	r2, #16
 8005ade:	4013      	ands	r3, r2
 8005ae0:	d00b      	beq.n	8005afa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	4a2c      	ldr	r2, [pc, #176]	; (8005b9c <UART_AdvFeatureConfig+0x154>)
 8005aea:	4013      	ands	r3, r2
 8005aec:	0019      	movs	r1, r3
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	430a      	orrs	r2, r1
 8005af8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005afe:	2220      	movs	r2, #32
 8005b00:	4013      	ands	r3, r2
 8005b02:	d00b      	beq.n	8005b1c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	689b      	ldr	r3, [r3, #8]
 8005b0a:	4a25      	ldr	r2, [pc, #148]	; (8005ba0 <UART_AdvFeatureConfig+0x158>)
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	0019      	movs	r1, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	430a      	orrs	r2, r1
 8005b1a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b20:	2240      	movs	r2, #64	; 0x40
 8005b22:	4013      	ands	r3, r2
 8005b24:	d01d      	beq.n	8005b62 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	685b      	ldr	r3, [r3, #4]
 8005b2c:	4a1d      	ldr	r2, [pc, #116]	; (8005ba4 <UART_AdvFeatureConfig+0x15c>)
 8005b2e:	4013      	ands	r3, r2
 8005b30:	0019      	movs	r1, r3
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	430a      	orrs	r2, r1
 8005b3c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005b42:	2380      	movs	r3, #128	; 0x80
 8005b44:	035b      	lsls	r3, r3, #13
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d10b      	bne.n	8005b62 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	4a15      	ldr	r2, [pc, #84]	; (8005ba8 <UART_AdvFeatureConfig+0x160>)
 8005b52:	4013      	ands	r3, r2
 8005b54:	0019      	movs	r1, r3
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	430a      	orrs	r2, r1
 8005b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b66:	2280      	movs	r2, #128	; 0x80
 8005b68:	4013      	ands	r3, r2
 8005b6a:	d00b      	beq.n	8005b84 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	4a0e      	ldr	r2, [pc, #56]	; (8005bac <UART_AdvFeatureConfig+0x164>)
 8005b74:	4013      	ands	r3, r2
 8005b76:	0019      	movs	r1, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	430a      	orrs	r2, r1
 8005b82:	605a      	str	r2, [r3, #4]
  }
}
 8005b84:	46c0      	nop			; (mov r8, r8)
 8005b86:	46bd      	mov	sp, r7
 8005b88:	b002      	add	sp, #8
 8005b8a:	bd80      	pop	{r7, pc}
 8005b8c:	fffdffff 	.word	0xfffdffff
 8005b90:	fffeffff 	.word	0xfffeffff
 8005b94:	fffbffff 	.word	0xfffbffff
 8005b98:	ffff7fff 	.word	0xffff7fff
 8005b9c:	ffffefff 	.word	0xffffefff
 8005ba0:	ffffdfff 	.word	0xffffdfff
 8005ba4:	ffefffff 	.word	0xffefffff
 8005ba8:	ff9fffff 	.word	0xff9fffff
 8005bac:	fff7ffff 	.word	0xfff7ffff

08005bb0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b086      	sub	sp, #24
 8005bb4:	af02      	add	r7, sp, #8
 8005bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2200      	movs	r2, #0
 8005bbc:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8005bbe:	f7fd fa1d 	bl	8002ffc <HAL_GetTick>
 8005bc2:	0003      	movs	r3, r0
 8005bc4:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2208      	movs	r2, #8
 8005bce:	4013      	ands	r3, r2
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d10d      	bne.n	8005bf0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bd4:	68fa      	ldr	r2, [r7, #12]
 8005bd6:	2380      	movs	r3, #128	; 0x80
 8005bd8:	0399      	lsls	r1, r3, #14
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	4b16      	ldr	r3, [pc, #88]	; (8005c38 <UART_CheckIdleState+0x88>)
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	0013      	movs	r3, r2
 8005be2:	2200      	movs	r2, #0
 8005be4:	f000 f82a 	bl	8005c3c <UART_WaitOnFlagUntilTimeout>
 8005be8:	1e03      	subs	r3, r0, #0
 8005bea:	d001      	beq.n	8005bf0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005bec:	2303      	movs	r3, #3
 8005bee:	e01f      	b.n	8005c30 <UART_CheckIdleState+0x80>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2204      	movs	r2, #4
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	2b04      	cmp	r3, #4
 8005bfc:	d10d      	bne.n	8005c1a <UART_CheckIdleState+0x6a>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bfe:	68fa      	ldr	r2, [r7, #12]
 8005c00:	2380      	movs	r3, #128	; 0x80
 8005c02:	03d9      	lsls	r1, r3, #15
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	4b0c      	ldr	r3, [pc, #48]	; (8005c38 <UART_CheckIdleState+0x88>)
 8005c08:	9300      	str	r3, [sp, #0]
 8005c0a:	0013      	movs	r3, r2
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f000 f815 	bl	8005c3c <UART_WaitOnFlagUntilTimeout>
 8005c12:	1e03      	subs	r3, r0, #0
 8005c14:	d001      	beq.n	8005c1a <UART_CheckIdleState+0x6a>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c16:	2303      	movs	r3, #3
 8005c18:	e00a      	b.n	8005c30 <UART_CheckIdleState+0x80>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2270      	movs	r2, #112	; 0x70
 8005c2a:	2100      	movs	r1, #0
 8005c2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
}
 8005c30:	0018      	movs	r0, r3
 8005c32:	46bd      	mov	sp, r7
 8005c34:	b004      	add	sp, #16
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	01ffffff 	.word	0x01ffffff

08005c3c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b084      	sub	sp, #16
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	60f8      	str	r0, [r7, #12]
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	603b      	str	r3, [r7, #0]
 8005c48:	1dfb      	adds	r3, r7, #7
 8005c4a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c4c:	e05d      	b.n	8005d0a <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005c4e:	69bb      	ldr	r3, [r7, #24]
 8005c50:	3301      	adds	r3, #1
 8005c52:	d05a      	beq.n	8005d0a <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c54:	f7fd f9d2 	bl	8002ffc <HAL_GetTick>
 8005c58:	0002      	movs	r2, r0
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d302      	bcc.n	8005c6a <UART_WaitOnFlagUntilTimeout+0x2e>
 8005c64:	69bb      	ldr	r3, [r7, #24]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d11b      	bne.n	8005ca2 <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	681a      	ldr	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	492f      	ldr	r1, [pc, #188]	; (8005d34 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8005c76:	400a      	ands	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	689a      	ldr	r2, [r3, #8]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	2101      	movs	r1, #1
 8005c86:	438a      	bics	r2, r1
 8005c88:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2220      	movs	r2, #32
 8005c8e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2220      	movs	r2, #32
 8005c94:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2270      	movs	r2, #112	; 0x70
 8005c9a:	2100      	movs	r1, #0
 8005c9c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e043      	b.n	8005d2a <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	2204      	movs	r2, #4
 8005caa:	4013      	ands	r3, r2
 8005cac:	d02d      	beq.n	8005d0a <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	69da      	ldr	r2, [r3, #28]
 8005cb4:	2380      	movs	r3, #128	; 0x80
 8005cb6:	011b      	lsls	r3, r3, #4
 8005cb8:	401a      	ands	r2, r3
 8005cba:	2380      	movs	r3, #128	; 0x80
 8005cbc:	011b      	lsls	r3, r3, #4
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d123      	bne.n	8005d0a <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	2280      	movs	r2, #128	; 0x80
 8005cc8:	0112      	lsls	r2, r2, #4
 8005cca:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4917      	ldr	r1, [pc, #92]	; (8005d34 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8005cd8:	400a      	ands	r2, r1
 8005cda:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	689a      	ldr	r2, [r3, #8]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	2101      	movs	r1, #1
 8005ce8:	438a      	bics	r2, r1
 8005cea:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2220      	movs	r2, #32
 8005cf6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2220      	movs	r2, #32
 8005cfc:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2270      	movs	r2, #112	; 0x70
 8005d02:	2100      	movs	r1, #0
 8005d04:	5499      	strb	r1, [r3, r2]
          
          return HAL_TIMEOUT;
 8005d06:	2303      	movs	r3, #3
 8005d08:	e00f      	b.n	8005d2a <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	69db      	ldr	r3, [r3, #28]
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	4013      	ands	r3, r2
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	1ad3      	subs	r3, r2, r3
 8005d18:	425a      	negs	r2, r3
 8005d1a:	4153      	adcs	r3, r2
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	001a      	movs	r2, r3
 8005d20:	1dfb      	adds	r3, r7, #7
 8005d22:	781b      	ldrb	r3, [r3, #0]
 8005d24:	429a      	cmp	r2, r3
 8005d26:	d092      	beq.n	8005c4e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005d28:	2300      	movs	r3, #0
}
 8005d2a:	0018      	movs	r0, r3
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	b004      	add	sp, #16
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	fffffe5f 	.word	0xfffffe5f

08005d38 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d3e:	f3ef 8305 	mrs	r3, IPSR
 8005d42:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d44:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d109      	bne.n	8005d5e <osKernelInitialize+0x26>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005d4a:	f3ef 8310 	mrs	r3, PRIMASK
 8005d4e:	607b      	str	r3, [r7, #4]
  return(result);
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d007      	beq.n	8005d66 <osKernelInitialize+0x2e>
 8005d56:	4b0d      	ldr	r3, [pc, #52]	; (8005d8c <osKernelInitialize+0x54>)
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	2b02      	cmp	r3, #2
 8005d5c:	d103      	bne.n	8005d66 <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8005d5e:	2306      	movs	r3, #6
 8005d60:	425b      	negs	r3, r3
 8005d62:	60fb      	str	r3, [r7, #12]
 8005d64:	e00c      	b.n	8005d80 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005d66:	4b09      	ldr	r3, [pc, #36]	; (8005d8c <osKernelInitialize+0x54>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d105      	bne.n	8005d7a <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8005d6e:	4b07      	ldr	r3, [pc, #28]	; (8005d8c <osKernelInitialize+0x54>)
 8005d70:	2201      	movs	r2, #1
 8005d72:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005d74:	2300      	movs	r3, #0
 8005d76:	60fb      	str	r3, [r7, #12]
 8005d78:	e002      	b.n	8005d80 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	425b      	negs	r3, r3
 8005d7e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005d80:	68fb      	ldr	r3, [r7, #12]
}
 8005d82:	0018      	movs	r0, r3
 8005d84:	46bd      	mov	sp, r7
 8005d86:	b004      	add	sp, #16
 8005d88:	bd80      	pop	{r7, pc}
 8005d8a:	46c0      	nop			; (mov r8, r8)
 8005d8c:	20000128 	.word	0x20000128

08005d90 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d96:	f3ef 8305 	mrs	r3, IPSR
 8005d9a:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d9c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d109      	bne.n	8005db6 <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005da2:	f3ef 8310 	mrs	r3, PRIMASK
 8005da6:	607b      	str	r3, [r7, #4]
  return(result);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d007      	beq.n	8005dbe <osKernelStart+0x2e>
 8005dae:	4b0e      	ldr	r3, [pc, #56]	; (8005de8 <osKernelStart+0x58>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d103      	bne.n	8005dbe <osKernelStart+0x2e>
    stat = osErrorISR;
 8005db6:	2306      	movs	r3, #6
 8005db8:	425b      	negs	r3, r3
 8005dba:	60fb      	str	r3, [r7, #12]
 8005dbc:	e00e      	b.n	8005ddc <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005dbe:	4b0a      	ldr	r3, [pc, #40]	; (8005de8 <osKernelStart+0x58>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d107      	bne.n	8005dd6 <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8005dc6:	4b08      	ldr	r3, [pc, #32]	; (8005de8 <osKernelStart+0x58>)
 8005dc8:	2202      	movs	r2, #2
 8005dca:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8005dcc:	f000 ff7e 	bl	8006ccc <vTaskStartScheduler>
      stat = osOK;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]
 8005dd4:	e002      	b.n	8005ddc <osKernelStart+0x4c>
    } else {
      stat = osError;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	425b      	negs	r3, r3
 8005dda:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
}
 8005dde:	0018      	movs	r0, r3
 8005de0:	46bd      	mov	sp, r7
 8005de2:	b004      	add	sp, #16
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	46c0      	nop			; (mov r8, r8)
 8005de8:	20000128 	.word	0x20000128

08005dec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005dec:	b5b0      	push	{r4, r5, r7, lr}
 8005dee:	b090      	sub	sp, #64	; 0x40
 8005df0:	af04      	add	r7, sp, #16
 8005df2:	60f8      	str	r0, [r7, #12]
 8005df4:	60b9      	str	r1, [r7, #8]
 8005df6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005df8:	2300      	movs	r3, #0
 8005dfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005dfc:	f3ef 8305 	mrs	r3, IPSR
 8005e00:	61fb      	str	r3, [r7, #28]
  return(result);
 8005e02:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d000      	beq.n	8005e0a <osThreadNew+0x1e>
 8005e08:	e090      	b.n	8005f2c <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e0a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e0e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005e10:	69bb      	ldr	r3, [r7, #24]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d004      	beq.n	8005e20 <osThreadNew+0x34>
 8005e16:	4b48      	ldr	r3, [pc, #288]	; (8005f38 <osThreadNew+0x14c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b02      	cmp	r3, #2
 8005e1c:	d100      	bne.n	8005e20 <osThreadNew+0x34>
 8005e1e:	e085      	b.n	8005f2c <osThreadNew+0x140>
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d100      	bne.n	8005e28 <osThreadNew+0x3c>
 8005e26:	e081      	b.n	8005f2c <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8005e28:	2380      	movs	r3, #128	; 0x80
 8005e2a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8005e2c:	2318      	movs	r3, #24
 8005e2e:	627b      	str	r3, [r7, #36]	; 0x24

    empty = '\0';
 8005e30:	2117      	movs	r1, #23
 8005e32:	187b      	adds	r3, r7, r1
 8005e34:	2200      	movs	r2, #0
 8005e36:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8005e38:	187b      	adds	r3, r7, r1
 8005e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem   = -1;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	425b      	negs	r3, r3
 8005e40:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d044      	beq.n	8005ed2 <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d002      	beq.n	8005e56 <osThreadNew+0x6a>
        name = attr->name;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	699b      	ldr	r3, [r3, #24]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d002      	beq.n	8005e64 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	699b      	ldr	r3, [r3, #24]
 8005e62:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d007      	beq.n	8005e7a <osThreadNew+0x8e>
 8005e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e6c:	2b38      	cmp	r3, #56	; 0x38
 8005e6e:	d804      	bhi.n	8005e7a <osThreadNew+0x8e>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	685b      	ldr	r3, [r3, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	4013      	ands	r3, r2
 8005e78:	d001      	beq.n	8005e7e <osThreadNew+0x92>
        return (NULL);
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	e057      	b.n	8005f2e <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d003      	beq.n	8005e8e <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	695b      	ldr	r3, [r3, #20]
 8005e8a:	089b      	lsrs	r3, r3, #2
 8005e8c:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00e      	beq.n	8005eb4 <osThreadNew+0xc8>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	68db      	ldr	r3, [r3, #12]
 8005e9a:	2b5b      	cmp	r3, #91	; 0x5b
 8005e9c:	d90a      	bls.n	8005eb4 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d006      	beq.n	8005eb4 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	695b      	ldr	r3, [r3, #20]
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d002      	beq.n	8005eb4 <osThreadNew+0xc8>
        mem = 1;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	623b      	str	r3, [r7, #32]
 8005eb2:	e010      	b.n	8005ed6 <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	689b      	ldr	r3, [r3, #8]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10c      	bne.n	8005ed6 <osThreadNew+0xea>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	68db      	ldr	r3, [r3, #12]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d108      	bne.n	8005ed6 <osThreadNew+0xea>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	691b      	ldr	r3, [r3, #16]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d104      	bne.n	8005ed6 <osThreadNew+0xea>
          mem = 0;
 8005ecc:	2300      	movs	r3, #0
 8005ece:	623b      	str	r3, [r7, #32]
 8005ed0:	e001      	b.n	8005ed6 <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8005ed6:	6a3b      	ldr	r3, [r7, #32]
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d112      	bne.n	8005f02 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005ee4:	68bd      	ldr	r5, [r7, #8]
 8005ee6:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8005ee8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	9302      	str	r3, [sp, #8]
 8005eee:	9201      	str	r2, [sp, #4]
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ef2:	9300      	str	r3, [sp, #0]
 8005ef4:	002b      	movs	r3, r5
 8005ef6:	0022      	movs	r2, r4
 8005ef8:	f000 fd49 	bl	800698e <xTaskCreateStatic>
 8005efc:	0003      	movs	r3, r0
 8005efe:	613b      	str	r3, [r7, #16]
 8005f00:	e014      	b.n	8005f2c <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8005f02:	6a3b      	ldr	r3, [r7, #32]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d111      	bne.n	8005f2c <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	68bc      	ldr	r4, [r7, #8]
 8005f0e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f10:	68f8      	ldr	r0, [r7, #12]
 8005f12:	2310      	movs	r3, #16
 8005f14:	18fb      	adds	r3, r7, r3
 8005f16:	9301      	str	r3, [sp, #4]
 8005f18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f1a:	9300      	str	r3, [sp, #0]
 8005f1c:	0023      	movs	r3, r4
 8005f1e:	f000 fd79 	bl	8006a14 <xTaskCreate>
 8005f22:	0003      	movs	r3, r0
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d001      	beq.n	8005f2c <osThreadNew+0x140>
          hTask = NULL;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005f2c:	693b      	ldr	r3, [r7, #16]
}
 8005f2e:	0018      	movs	r0, r3
 8005f30:	46bd      	mov	sp, r7
 8005f32:	b00c      	add	sp, #48	; 0x30
 8005f34:	bdb0      	pop	{r4, r5, r7, pc}
 8005f36:	46c0      	nop			; (mov r8, r8)
 8005f38:	20000128 	.word	0x20000128

08005f3c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f44:	f3ef 8305 	mrs	r3, IPSR
 8005f48:	613b      	str	r3, [r7, #16]
  return(result);
 8005f4a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d109      	bne.n	8005f64 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f50:	f3ef 8310 	mrs	r3, PRIMASK
 8005f54:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d007      	beq.n	8005f6c <osDelay+0x30>
 8005f5c:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <osDelay+0x4c>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	2b02      	cmp	r3, #2
 8005f62:	d103      	bne.n	8005f6c <osDelay+0x30>
    stat = osErrorISR;
 8005f64:	2306      	movs	r3, #6
 8005f66:	425b      	negs	r3, r3
 8005f68:	617b      	str	r3, [r7, #20]
 8005f6a:	e008      	b.n	8005f7e <osDelay+0x42>
  }
  else {
    stat = osOK;
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	d003      	beq.n	8005f7e <osDelay+0x42>
      vTaskDelay(ticks);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	0018      	movs	r0, r3
 8005f7a:	f000 fe81 	bl	8006c80 <vTaskDelay>
    }
  }

  return (stat);
 8005f7e:	697b      	ldr	r3, [r7, #20]
}
 8005f80:	0018      	movs	r0, r3
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b006      	add	sp, #24
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	20000128 	.word	0x20000128

08005f8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b084      	sub	sp, #16
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	4a06      	ldr	r2, [pc, #24]	; (8005fb4 <vApplicationGetIdleTaskMemory+0x28>)
 8005f9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	4a05      	ldr	r2, [pc, #20]	; (8005fb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8005fa2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2280      	movs	r2, #128	; 0x80
 8005fa8:	601a      	str	r2, [r3, #0]
}
 8005faa:	46c0      	nop			; (mov r8, r8)
 8005fac:	46bd      	mov	sp, r7
 8005fae:	b004      	add	sp, #16
 8005fb0:	bd80      	pop	{r7, pc}
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	2000012c 	.word	0x2000012c
 8005fb8:	20000188 	.word	0x20000188

08005fbc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	60f8      	str	r0, [r7, #12]
 8005fc4:	60b9      	str	r1, [r7, #8]
 8005fc6:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	4a06      	ldr	r2, [pc, #24]	; (8005fe4 <vApplicationGetTimerTaskMemory+0x28>)
 8005fcc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	4a05      	ldr	r2, [pc, #20]	; (8005fe8 <vApplicationGetTimerTaskMemory+0x2c>)
 8005fd2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2280      	movs	r2, #128	; 0x80
 8005fd8:	0052      	lsls	r2, r2, #1
 8005fda:	601a      	str	r2, [r3, #0]
}
 8005fdc:	46c0      	nop			; (mov r8, r8)
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	b004      	add	sp, #16
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	20000388 	.word	0x20000388
 8005fe8:	200003e4 	.word	0x200003e4

08005fec <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b082      	sub	sp, #8
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	3308      	adds	r3, #8
 8005ff8:	001a      	movs	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	4252      	negs	r2, r2
 8006004:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	3308      	adds	r3, #8
 800600a:	001a      	movs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	3308      	adds	r3, #8
 8006014:	001a      	movs	r2, r3
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006020:	46c0      	nop			; (mov r8, r8)
 8006022:	46bd      	mov	sp, r7
 8006024:	b002      	add	sp, #8
 8006026:	bd80      	pop	{r7, pc}

08006028 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b082      	sub	sp, #8
 800602c:	af00      	add	r7, sp, #0
 800602e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2200      	movs	r2, #0
 8006034:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006036:	46c0      	nop			; (mov r8, r8)
 8006038:	46bd      	mov	sp, r7
 800603a:	b002      	add	sp, #8
 800603c:	bd80      	pop	{r7, pc}

0800603e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800603e:	b580      	push	{r7, lr}
 8006040:	b084      	sub	sp, #16
 8006042:	af00      	add	r7, sp, #0
 8006044:	6078      	str	r0, [r7, #4]
 8006046:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800604e:	683b      	ldr	r3, [r7, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	689a      	ldr	r2, [r3, #8]
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	683a      	ldr	r2, [r7, #0]
 8006062:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	683a      	ldr	r2, [r7, #0]
 8006068:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	687a      	ldr	r2, [r7, #4]
 800606e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	1c5a      	adds	r2, r3, #1
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	601a      	str	r2, [r3, #0]
}
 800607a:	46c0      	nop			; (mov r8, r8)
 800607c:	46bd      	mov	sp, r7
 800607e:	b004      	add	sp, #16
 8006080:	bd80      	pop	{r7, pc}

08006082 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b084      	sub	sp, #16
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	3301      	adds	r3, #1
 8006096:	d103      	bne.n	80060a0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	60fb      	str	r3, [r7, #12]
 800609e:	e00c      	b.n	80060ba <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	3308      	adds	r3, #8
 80060a4:	60fb      	str	r3, [r7, #12]
 80060a6:	e002      	b.n	80060ae <vListInsert+0x2c>
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	60fb      	str	r3, [r7, #12]
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d2f6      	bcs.n	80060a8 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	685a      	ldr	r2, [r3, #4]
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	685b      	ldr	r3, [r3, #4]
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	683a      	ldr	r2, [r7, #0]
 80060d4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	687a      	ldr	r2, [r7, #4]
 80060da:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	1c5a      	adds	r2, r3, #1
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	601a      	str	r2, [r3, #0]
}
 80060e6:	46c0      	nop			; (mov r8, r8)
 80060e8:	46bd      	mov	sp, r7
 80060ea:	b004      	add	sp, #16
 80060ec:	bd80      	pop	{r7, pc}

080060ee <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80060ee:	b580      	push	{r7, lr}
 80060f0:	b084      	sub	sp, #16
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	687a      	ldr	r2, [r7, #4]
 8006102:	6892      	ldr	r2, [r2, #8]
 8006104:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	687a      	ldr	r2, [r7, #4]
 800610c:	6852      	ldr	r2, [r2, #4]
 800610e:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	429a      	cmp	r2, r3
 8006118:	d103      	bne.n	8006122 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	689a      	ldr	r2, [r3, #8]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	1e5a      	subs	r2, r3, #1
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
}
 8006136:	0018      	movs	r0, r3
 8006138:	46bd      	mov	sp, r7
 800613a:	b004      	add	sp, #16
 800613c:	bd80      	pop	{r7, pc}

0800613e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800613e:	b580      	push	{r7, lr}
 8006140:	b084      	sub	sp, #16
 8006142:	af00      	add	r7, sp, #0
 8006144:	6078      	str	r0, [r7, #4]
 8006146:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d101      	bne.n	8006156 <xQueueGenericReset+0x18>
 8006152:	b672      	cpsid	i
 8006154:	e7fe      	b.n	8006154 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8006156:	f001 fdd3 	bl	8007d00 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006166:	434b      	muls	r3, r1
 8006168:	18d2      	adds	r2, r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	681a      	ldr	r2, [r3, #0]
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006184:	1e59      	subs	r1, r3, #1
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800618a:	434b      	muls	r3, r1
 800618c:	18d2      	adds	r2, r2, r3
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2244      	movs	r2, #68	; 0x44
 8006196:	21ff      	movs	r1, #255	; 0xff
 8006198:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2245      	movs	r2, #69	; 0x45
 800619e:	21ff      	movs	r1, #255	; 0xff
 80061a0:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d10d      	bne.n	80061c4 <xQueueGenericReset+0x86>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	691b      	ldr	r3, [r3, #16]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d013      	beq.n	80061d8 <xQueueGenericReset+0x9a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	3310      	adds	r3, #16
 80061b4:	0018      	movs	r0, r3
 80061b6:	f000 ffcd 	bl	8007154 <xTaskRemoveFromEventList>
 80061ba:	1e03      	subs	r3, r0, #0
 80061bc:	d00c      	beq.n	80061d8 <xQueueGenericReset+0x9a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80061be:	f001 fd8f 	bl	8007ce0 <vPortYield>
 80061c2:	e009      	b.n	80061d8 <xQueueGenericReset+0x9a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	3310      	adds	r3, #16
 80061c8:	0018      	movs	r0, r3
 80061ca:	f7ff ff0f 	bl	8005fec <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3324      	adds	r3, #36	; 0x24
 80061d2:	0018      	movs	r0, r3
 80061d4:	f7ff ff0a 	bl	8005fec <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80061d8:	f001 fda4 	bl	8007d24 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80061dc:	2301      	movs	r3, #1
}
 80061de:	0018      	movs	r0, r3
 80061e0:	46bd      	mov	sp, r7
 80061e2:	b004      	add	sp, #16
 80061e4:	bd80      	pop	{r7, pc}

080061e6 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80061e6:	b590      	push	{r4, r7, lr}
 80061e8:	b089      	sub	sp, #36	; 0x24
 80061ea:	af02      	add	r7, sp, #8
 80061ec:	60f8      	str	r0, [r7, #12]
 80061ee:	60b9      	str	r1, [r7, #8]
 80061f0:	607a      	str	r2, [r7, #4]
 80061f2:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d101      	bne.n	80061fe <xQueueGenericCreateStatic+0x18>
 80061fa:	b672      	cpsid	i
 80061fc:	e7fe      	b.n	80061fc <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d101      	bne.n	8006208 <xQueueGenericCreateStatic+0x22>
 8006204:	b672      	cpsid	i
 8006206:	e7fe      	b.n	8006206 <xQueueGenericCreateStatic+0x20>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d002      	beq.n	8006214 <xQueueGenericCreateStatic+0x2e>
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d001      	beq.n	8006218 <xQueueGenericCreateStatic+0x32>
 8006214:	2301      	movs	r3, #1
 8006216:	e000      	b.n	800621a <xQueueGenericCreateStatic+0x34>
 8006218:	2300      	movs	r3, #0
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <xQueueGenericCreateStatic+0x3c>
 800621e:	b672      	cpsid	i
 8006220:	e7fe      	b.n	8006220 <xQueueGenericCreateStatic+0x3a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d102      	bne.n	800622e <xQueueGenericCreateStatic+0x48>
 8006228:	68bb      	ldr	r3, [r7, #8]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d101      	bne.n	8006232 <xQueueGenericCreateStatic+0x4c>
 800622e:	2301      	movs	r3, #1
 8006230:	e000      	b.n	8006234 <xQueueGenericCreateStatic+0x4e>
 8006232:	2300      	movs	r3, #0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d101      	bne.n	800623c <xQueueGenericCreateStatic+0x56>
 8006238:	b672      	cpsid	i
 800623a:	e7fe      	b.n	800623a <xQueueGenericCreateStatic+0x54>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800623c:	2350      	movs	r3, #80	; 0x50
 800623e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006240:	693b      	ldr	r3, [r7, #16]
 8006242:	2b50      	cmp	r3, #80	; 0x50
 8006244:	d001      	beq.n	800624a <xQueueGenericCreateStatic+0x64>
 8006246:	b672      	cpsid	i
 8006248:	e7fe      	b.n	8006248 <xQueueGenericCreateStatic+0x62>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d00e      	beq.n	8006272 <xQueueGenericCreateStatic+0x8c>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006254:	697b      	ldr	r3, [r7, #20]
 8006256:	2246      	movs	r2, #70	; 0x46
 8006258:	2101      	movs	r1, #1
 800625a:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800625c:	2328      	movs	r3, #40	; 0x28
 800625e:	18fb      	adds	r3, r7, r3
 8006260:	781c      	ldrb	r4, [r3, #0]
 8006262:	687a      	ldr	r2, [r7, #4]
 8006264:	68b9      	ldr	r1, [r7, #8]
 8006266:	68f8      	ldr	r0, [r7, #12]
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	9300      	str	r3, [sp, #0]
 800626c:	0023      	movs	r3, r4
 800626e:	f000 f805 	bl	800627c <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8006272:	697b      	ldr	r3, [r7, #20]
	}
 8006274:	0018      	movs	r0, r3
 8006276:	46bd      	mov	sp, r7
 8006278:	b007      	add	sp, #28
 800627a:	bd90      	pop	{r4, r7, pc}

0800627c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b084      	sub	sp, #16
 8006280:	af00      	add	r7, sp, #0
 8006282:	60f8      	str	r0, [r7, #12]
 8006284:	60b9      	str	r1, [r7, #8]
 8006286:	607a      	str	r2, [r7, #4]
 8006288:	001a      	movs	r2, r3
 800628a:	1cfb      	adds	r3, r7, #3
 800628c:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d103      	bne.n	800629c <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	69ba      	ldr	r2, [r7, #24]
 8006298:	601a      	str	r2, [r3, #0]
 800629a:	e002      	b.n	80062a2 <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800629c:	69bb      	ldr	r3, [r7, #24]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80062a2:	69bb      	ldr	r3, [r7, #24]
 80062a4:	68fa      	ldr	r2, [r7, #12]
 80062a6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80062a8:	69bb      	ldr	r3, [r7, #24]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	2101      	movs	r1, #1
 80062b2:	0018      	movs	r0, r3
 80062b4:	f7ff ff43 	bl	800613e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	1cfa      	adds	r2, r7, #3
 80062bc:	214c      	movs	r1, #76	; 0x4c
 80062be:	7812      	ldrb	r2, [r2, #0]
 80062c0:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80062c2:	46c0      	nop			; (mov r8, r8)
 80062c4:	46bd      	mov	sp, r7
 80062c6:	b004      	add	sp, #16
 80062c8:	bd80      	pop	{r7, pc}

080062ca <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80062ca:	b580      	push	{r7, lr}
 80062cc:	b08a      	sub	sp, #40	; 0x28
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	60f8      	str	r0, [r7, #12]
 80062d2:	60b9      	str	r1, [r7, #8]
 80062d4:	607a      	str	r2, [r7, #4]
 80062d6:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80062d8:	2300      	movs	r3, #0
 80062da:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80062e0:	6a3b      	ldr	r3, [r7, #32]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <xQueueGenericSend+0x20>
 80062e6:	b672      	cpsid	i
 80062e8:	e7fe      	b.n	80062e8 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d103      	bne.n	80062f8 <xQueueGenericSend+0x2e>
 80062f0:	6a3b      	ldr	r3, [r7, #32]
 80062f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d101      	bne.n	80062fc <xQueueGenericSend+0x32>
 80062f8:	2301      	movs	r3, #1
 80062fa:	e000      	b.n	80062fe <xQueueGenericSend+0x34>
 80062fc:	2300      	movs	r3, #0
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <xQueueGenericSend+0x3c>
 8006302:	b672      	cpsid	i
 8006304:	e7fe      	b.n	8006304 <xQueueGenericSend+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006306:	683b      	ldr	r3, [r7, #0]
 8006308:	2b02      	cmp	r3, #2
 800630a:	d103      	bne.n	8006314 <xQueueGenericSend+0x4a>
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <xQueueGenericSend+0x4e>
 8006314:	2301      	movs	r3, #1
 8006316:	e000      	b.n	800631a <xQueueGenericSend+0x50>
 8006318:	2300      	movs	r3, #0
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <xQueueGenericSend+0x58>
 800631e:	b672      	cpsid	i
 8006320:	e7fe      	b.n	8006320 <xQueueGenericSend+0x56>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006322:	f001 f8af 	bl	8007484 <xTaskGetSchedulerState>
 8006326:	1e03      	subs	r3, r0, #0
 8006328:	d102      	bne.n	8006330 <xQueueGenericSend+0x66>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d101      	bne.n	8006334 <xQueueGenericSend+0x6a>
 8006330:	2301      	movs	r3, #1
 8006332:	e000      	b.n	8006336 <xQueueGenericSend+0x6c>
 8006334:	2300      	movs	r3, #0
 8006336:	2b00      	cmp	r3, #0
 8006338:	d101      	bne.n	800633e <xQueueGenericSend+0x74>
 800633a:	b672      	cpsid	i
 800633c:	e7fe      	b.n	800633c <xQueueGenericSend+0x72>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800633e:	f001 fcdf 	bl	8007d00 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006342:	6a3b      	ldr	r3, [r7, #32]
 8006344:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006346:	6a3b      	ldr	r3, [r7, #32]
 8006348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800634a:	429a      	cmp	r2, r3
 800634c:	d302      	bcc.n	8006354 <xQueueGenericSend+0x8a>
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d11e      	bne.n	8006392 <xQueueGenericSend+0xc8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006354:	683a      	ldr	r2, [r7, #0]
 8006356:	68b9      	ldr	r1, [r7, #8]
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	0018      	movs	r0, r3
 800635c:	f000 f99f 	bl	800669e <prvCopyDataToQueue>
 8006360:	0003      	movs	r3, r0
 8006362:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006368:	2b00      	cmp	r3, #0
 800636a:	d009      	beq.n	8006380 <xQueueGenericSend+0xb6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800636c:	6a3b      	ldr	r3, [r7, #32]
 800636e:	3324      	adds	r3, #36	; 0x24
 8006370:	0018      	movs	r0, r3
 8006372:	f000 feef 	bl	8007154 <xTaskRemoveFromEventList>
 8006376:	1e03      	subs	r3, r0, #0
 8006378:	d007      	beq.n	800638a <xQueueGenericSend+0xc0>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800637a:	f001 fcb1 	bl	8007ce0 <vPortYield>
 800637e:	e004      	b.n	800638a <xQueueGenericSend+0xc0>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006380:	69fb      	ldr	r3, [r7, #28]
 8006382:	2b00      	cmp	r3, #0
 8006384:	d001      	beq.n	800638a <xQueueGenericSend+0xc0>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006386:	f001 fcab 	bl	8007ce0 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800638a:	f001 fccb 	bl	8007d24 <vPortExitCritical>
				return pdPASS;
 800638e:	2301      	movs	r3, #1
 8006390:	e05b      	b.n	800644a <xQueueGenericSend+0x180>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d103      	bne.n	80063a0 <xQueueGenericSend+0xd6>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006398:	f001 fcc4 	bl	8007d24 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800639c:	2300      	movs	r3, #0
 800639e:	e054      	b.n	800644a <xQueueGenericSend+0x180>
				}
				else if( xEntryTimeSet == pdFALSE )
 80063a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d106      	bne.n	80063b4 <xQueueGenericSend+0xea>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80063a6:	2314      	movs	r3, #20
 80063a8:	18fb      	adds	r3, r7, r3
 80063aa:	0018      	movs	r0, r3
 80063ac:	f000 ff2e 	bl	800720c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80063b0:	2301      	movs	r3, #1
 80063b2:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80063b4:	f001 fcb6 	bl	8007d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80063b8:	f000 fcdc 	bl	8006d74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80063bc:	f001 fca0 	bl	8007d00 <vPortEnterCritical>
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	2244      	movs	r2, #68	; 0x44
 80063c4:	5c9b      	ldrb	r3, [r3, r2]
 80063c6:	b25b      	sxtb	r3, r3
 80063c8:	3301      	adds	r3, #1
 80063ca:	d103      	bne.n	80063d4 <xQueueGenericSend+0x10a>
 80063cc:	6a3b      	ldr	r3, [r7, #32]
 80063ce:	2244      	movs	r2, #68	; 0x44
 80063d0:	2100      	movs	r1, #0
 80063d2:	5499      	strb	r1, [r3, r2]
 80063d4:	6a3b      	ldr	r3, [r7, #32]
 80063d6:	2245      	movs	r2, #69	; 0x45
 80063d8:	5c9b      	ldrb	r3, [r3, r2]
 80063da:	b25b      	sxtb	r3, r3
 80063dc:	3301      	adds	r3, #1
 80063de:	d103      	bne.n	80063e8 <xQueueGenericSend+0x11e>
 80063e0:	6a3b      	ldr	r3, [r7, #32]
 80063e2:	2245      	movs	r2, #69	; 0x45
 80063e4:	2100      	movs	r1, #0
 80063e6:	5499      	strb	r1, [r3, r2]
 80063e8:	f001 fc9c 	bl	8007d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80063ec:	1d3a      	adds	r2, r7, #4
 80063ee:	2314      	movs	r3, #20
 80063f0:	18fb      	adds	r3, r7, r3
 80063f2:	0011      	movs	r1, r2
 80063f4:	0018      	movs	r0, r3
 80063f6:	f000 ff1d 	bl	8007234 <xTaskCheckForTimeOut>
 80063fa:	1e03      	subs	r3, r0, #0
 80063fc:	d11e      	bne.n	800643c <xQueueGenericSend+0x172>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80063fe:	6a3b      	ldr	r3, [r7, #32]
 8006400:	0018      	movs	r0, r3
 8006402:	f000 fa51 	bl	80068a8 <prvIsQueueFull>
 8006406:	1e03      	subs	r3, r0, #0
 8006408:	d011      	beq.n	800642e <xQueueGenericSend+0x164>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800640a:	6a3b      	ldr	r3, [r7, #32]
 800640c:	3310      	adds	r3, #16
 800640e:	687a      	ldr	r2, [r7, #4]
 8006410:	0011      	movs	r1, r2
 8006412:	0018      	movs	r0, r3
 8006414:	f000 fe5a 	bl	80070cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006418:	6a3b      	ldr	r3, [r7, #32]
 800641a:	0018      	movs	r0, r3
 800641c:	f000 f9d0 	bl	80067c0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006420:	f000 fcb4 	bl	8006d8c <xTaskResumeAll>
 8006424:	1e03      	subs	r3, r0, #0
 8006426:	d18a      	bne.n	800633e <xQueueGenericSend+0x74>
				{
					portYIELD_WITHIN_API();
 8006428:	f001 fc5a 	bl	8007ce0 <vPortYield>
 800642c:	e787      	b.n	800633e <xQueueGenericSend+0x74>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800642e:	6a3b      	ldr	r3, [r7, #32]
 8006430:	0018      	movs	r0, r3
 8006432:	f000 f9c5 	bl	80067c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006436:	f000 fca9 	bl	8006d8c <xTaskResumeAll>
 800643a:	e780      	b.n	800633e <xQueueGenericSend+0x74>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	0018      	movs	r0, r3
 8006440:	f000 f9be 	bl	80067c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006444:	f000 fca2 	bl	8006d8c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006448:	2300      	movs	r3, #0
		}
	}
}
 800644a:	0018      	movs	r0, r3
 800644c:	46bd      	mov	sp, r7
 800644e:	b00a      	add	sp, #40	; 0x28
 8006450:	bd80      	pop	{r7, pc}

08006452 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006452:	b590      	push	{r4, r7, lr}
 8006454:	b089      	sub	sp, #36	; 0x24
 8006456:	af00      	add	r7, sp, #0
 8006458:	60f8      	str	r0, [r7, #12]
 800645a:	60b9      	str	r1, [r7, #8]
 800645c:	607a      	str	r2, [r7, #4]
 800645e:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <xQueueGenericSendFromISR+0x1c>
 800646a:	b672      	cpsid	i
 800646c:	e7fe      	b.n	800646c <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d103      	bne.n	800647c <xQueueGenericSendFromISR+0x2a>
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006478:	2b00      	cmp	r3, #0
 800647a:	d101      	bne.n	8006480 <xQueueGenericSendFromISR+0x2e>
 800647c:	2301      	movs	r3, #1
 800647e:	e000      	b.n	8006482 <xQueueGenericSendFromISR+0x30>
 8006480:	2300      	movs	r3, #0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d101      	bne.n	800648a <xQueueGenericSendFromISR+0x38>
 8006486:	b672      	cpsid	i
 8006488:	e7fe      	b.n	8006488 <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	2b02      	cmp	r3, #2
 800648e:	d103      	bne.n	8006498 <xQueueGenericSendFromISR+0x46>
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006494:	2b01      	cmp	r3, #1
 8006496:	d101      	bne.n	800649c <xQueueGenericSendFromISR+0x4a>
 8006498:	2301      	movs	r3, #1
 800649a:	e000      	b.n	800649e <xQueueGenericSendFromISR+0x4c>
 800649c:	2300      	movs	r3, #0
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d101      	bne.n	80064a6 <xQueueGenericSendFromISR+0x54>
 80064a2:	b672      	cpsid	i
 80064a4:	e7fe      	b.n	80064a4 <xQueueGenericSendFromISR+0x52>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80064a6:	f001 fc55 	bl	8007d54 <ulSetInterruptMaskFromISR>
 80064aa:	0003      	movs	r3, r0
 80064ac:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80064ae:	69bb      	ldr	r3, [r7, #24]
 80064b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80064b2:	69bb      	ldr	r3, [r7, #24]
 80064b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d302      	bcc.n	80064c0 <xQueueGenericSendFromISR+0x6e>
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	2b02      	cmp	r3, #2
 80064be:	d12e      	bne.n	800651e <xQueueGenericSendFromISR+0xcc>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80064c0:	2413      	movs	r4, #19
 80064c2:	193b      	adds	r3, r7, r4
 80064c4:	69ba      	ldr	r2, [r7, #24]
 80064c6:	2145      	movs	r1, #69	; 0x45
 80064c8:	5c52      	ldrb	r2, [r2, r1]
 80064ca:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80064cc:	683a      	ldr	r2, [r7, #0]
 80064ce:	68b9      	ldr	r1, [r7, #8]
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	0018      	movs	r0, r3
 80064d4:	f000 f8e3 	bl	800669e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80064d8:	193b      	adds	r3, r7, r4
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	b25b      	sxtb	r3, r3
 80064de:	3301      	adds	r3, #1
 80064e0:	d111      	bne.n	8006506 <xQueueGenericSendFromISR+0xb4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d016      	beq.n	8006518 <xQueueGenericSendFromISR+0xc6>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	3324      	adds	r3, #36	; 0x24
 80064ee:	0018      	movs	r0, r3
 80064f0:	f000 fe30 	bl	8007154 <xTaskRemoveFromEventList>
 80064f4:	1e03      	subs	r3, r0, #0
 80064f6:	d00f      	beq.n	8006518 <xQueueGenericSendFromISR+0xc6>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d00c      	beq.n	8006518 <xQueueGenericSendFromISR+0xc6>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2201      	movs	r2, #1
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	e008      	b.n	8006518 <xQueueGenericSendFromISR+0xc6>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006506:	2313      	movs	r3, #19
 8006508:	18fb      	adds	r3, r7, r3
 800650a:	781b      	ldrb	r3, [r3, #0]
 800650c:	3301      	adds	r3, #1
 800650e:	b2db      	uxtb	r3, r3
 8006510:	b259      	sxtb	r1, r3
 8006512:	69bb      	ldr	r3, [r7, #24]
 8006514:	2245      	movs	r2, #69	; 0x45
 8006516:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8006518:	2301      	movs	r3, #1
 800651a:	61fb      	str	r3, [r7, #28]
		{
 800651c:	e001      	b.n	8006522 <xQueueGenericSendFromISR+0xd0>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800651e:	2300      	movs	r3, #0
 8006520:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	0018      	movs	r0, r3
 8006526:	f001 fc1b 	bl	8007d60 <vClearInterruptMaskFromISR>

	return xReturn;
 800652a:	69fb      	ldr	r3, [r7, #28]
}
 800652c:	0018      	movs	r0, r3
 800652e:	46bd      	mov	sp, r7
 8006530:	b009      	add	sp, #36	; 0x24
 8006532:	bd90      	pop	{r4, r7, pc}

08006534 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b08a      	sub	sp, #40	; 0x28
 8006538:	af00      	add	r7, sp, #0
 800653a:	60f8      	str	r0, [r7, #12]
 800653c:	60b9      	str	r1, [r7, #8]
 800653e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006540:	2300      	movs	r3, #0
 8006542:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006548:	6a3b      	ldr	r3, [r7, #32]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d101      	bne.n	8006552 <xQueueReceive+0x1e>
 800654e:	b672      	cpsid	i
 8006550:	e7fe      	b.n	8006550 <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d103      	bne.n	8006560 <xQueueReceive+0x2c>
 8006558:	6a3b      	ldr	r3, [r7, #32]
 800655a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <xQueueReceive+0x30>
 8006560:	2301      	movs	r3, #1
 8006562:	e000      	b.n	8006566 <xQueueReceive+0x32>
 8006564:	2300      	movs	r3, #0
 8006566:	2b00      	cmp	r3, #0
 8006568:	d101      	bne.n	800656e <xQueueReceive+0x3a>
 800656a:	b672      	cpsid	i
 800656c:	e7fe      	b.n	800656c <xQueueReceive+0x38>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800656e:	f000 ff89 	bl	8007484 <xTaskGetSchedulerState>
 8006572:	1e03      	subs	r3, r0, #0
 8006574:	d102      	bne.n	800657c <xQueueReceive+0x48>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d101      	bne.n	8006580 <xQueueReceive+0x4c>
 800657c:	2301      	movs	r3, #1
 800657e:	e000      	b.n	8006582 <xQueueReceive+0x4e>
 8006580:	2300      	movs	r3, #0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d101      	bne.n	800658a <xQueueReceive+0x56>
 8006586:	b672      	cpsid	i
 8006588:	e7fe      	b.n	8006588 <xQueueReceive+0x54>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800658a:	f001 fbb9 	bl	8007d00 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800658e:	6a3b      	ldr	r3, [r7, #32]
 8006590:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006592:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006594:	69fb      	ldr	r3, [r7, #28]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d01a      	beq.n	80065d0 <xQueueReceive+0x9c>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800659a:	68ba      	ldr	r2, [r7, #8]
 800659c:	6a3b      	ldr	r3, [r7, #32]
 800659e:	0011      	movs	r1, r2
 80065a0:	0018      	movs	r0, r3
 80065a2:	f000 f8e7 	bl	8006774 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80065a6:	69fb      	ldr	r3, [r7, #28]
 80065a8:	1e5a      	subs	r2, r3, #1
 80065aa:	6a3b      	ldr	r3, [r7, #32]
 80065ac:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80065ae:	6a3b      	ldr	r3, [r7, #32]
 80065b0:	691b      	ldr	r3, [r3, #16]
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d008      	beq.n	80065c8 <xQueueReceive+0x94>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80065b6:	6a3b      	ldr	r3, [r7, #32]
 80065b8:	3310      	adds	r3, #16
 80065ba:	0018      	movs	r0, r3
 80065bc:	f000 fdca 	bl	8007154 <xTaskRemoveFromEventList>
 80065c0:	1e03      	subs	r3, r0, #0
 80065c2:	d001      	beq.n	80065c8 <xQueueReceive+0x94>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80065c4:	f001 fb8c 	bl	8007ce0 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80065c8:	f001 fbac 	bl	8007d24 <vPortExitCritical>
				return pdPASS;
 80065cc:	2301      	movs	r3, #1
 80065ce:	e062      	b.n	8006696 <xQueueReceive+0x162>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d103      	bne.n	80065de <xQueueReceive+0xaa>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80065d6:	f001 fba5 	bl	8007d24 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80065da:	2300      	movs	r3, #0
 80065dc:	e05b      	b.n	8006696 <xQueueReceive+0x162>
				}
				else if( xEntryTimeSet == pdFALSE )
 80065de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d106      	bne.n	80065f2 <xQueueReceive+0xbe>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80065e4:	2314      	movs	r3, #20
 80065e6:	18fb      	adds	r3, r7, r3
 80065e8:	0018      	movs	r0, r3
 80065ea:	f000 fe0f 	bl	800720c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80065ee:	2301      	movs	r3, #1
 80065f0:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80065f2:	f001 fb97 	bl	8007d24 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80065f6:	f000 fbbd 	bl	8006d74 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80065fa:	f001 fb81 	bl	8007d00 <vPortEnterCritical>
 80065fe:	6a3b      	ldr	r3, [r7, #32]
 8006600:	2244      	movs	r2, #68	; 0x44
 8006602:	5c9b      	ldrb	r3, [r3, r2]
 8006604:	b25b      	sxtb	r3, r3
 8006606:	3301      	adds	r3, #1
 8006608:	d103      	bne.n	8006612 <xQueueReceive+0xde>
 800660a:	6a3b      	ldr	r3, [r7, #32]
 800660c:	2244      	movs	r2, #68	; 0x44
 800660e:	2100      	movs	r1, #0
 8006610:	5499      	strb	r1, [r3, r2]
 8006612:	6a3b      	ldr	r3, [r7, #32]
 8006614:	2245      	movs	r2, #69	; 0x45
 8006616:	5c9b      	ldrb	r3, [r3, r2]
 8006618:	b25b      	sxtb	r3, r3
 800661a:	3301      	adds	r3, #1
 800661c:	d103      	bne.n	8006626 <xQueueReceive+0xf2>
 800661e:	6a3b      	ldr	r3, [r7, #32]
 8006620:	2245      	movs	r2, #69	; 0x45
 8006622:	2100      	movs	r1, #0
 8006624:	5499      	strb	r1, [r3, r2]
 8006626:	f001 fb7d 	bl	8007d24 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800662a:	1d3a      	adds	r2, r7, #4
 800662c:	2314      	movs	r3, #20
 800662e:	18fb      	adds	r3, r7, r3
 8006630:	0011      	movs	r1, r2
 8006632:	0018      	movs	r0, r3
 8006634:	f000 fdfe 	bl	8007234 <xTaskCheckForTimeOut>
 8006638:	1e03      	subs	r3, r0, #0
 800663a:	d11e      	bne.n	800667a <xQueueReceive+0x146>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800663c:	6a3b      	ldr	r3, [r7, #32]
 800663e:	0018      	movs	r0, r3
 8006640:	f000 f91c 	bl	800687c <prvIsQueueEmpty>
 8006644:	1e03      	subs	r3, r0, #0
 8006646:	d011      	beq.n	800666c <xQueueReceive+0x138>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	3324      	adds	r3, #36	; 0x24
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	0011      	movs	r1, r2
 8006650:	0018      	movs	r0, r3
 8006652:	f000 fd3b 	bl	80070cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006656:	6a3b      	ldr	r3, [r7, #32]
 8006658:	0018      	movs	r0, r3
 800665a:	f000 f8b1 	bl	80067c0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800665e:	f000 fb95 	bl	8006d8c <xTaskResumeAll>
 8006662:	1e03      	subs	r3, r0, #0
 8006664:	d191      	bne.n	800658a <xQueueReceive+0x56>
				{
					portYIELD_WITHIN_API();
 8006666:	f001 fb3b 	bl	8007ce0 <vPortYield>
 800666a:	e78e      	b.n	800658a <xQueueReceive+0x56>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	0018      	movs	r0, r3
 8006670:	f000 f8a6 	bl	80067c0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006674:	f000 fb8a 	bl	8006d8c <xTaskResumeAll>
 8006678:	e787      	b.n	800658a <xQueueReceive+0x56>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800667a:	6a3b      	ldr	r3, [r7, #32]
 800667c:	0018      	movs	r0, r3
 800667e:	f000 f89f 	bl	80067c0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006682:	f000 fb83 	bl	8006d8c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006686:	6a3b      	ldr	r3, [r7, #32]
 8006688:	0018      	movs	r0, r3
 800668a:	f000 f8f7 	bl	800687c <prvIsQueueEmpty>
 800668e:	1e03      	subs	r3, r0, #0
 8006690:	d100      	bne.n	8006694 <xQueueReceive+0x160>
 8006692:	e77a      	b.n	800658a <xQueueReceive+0x56>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006694:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8006696:	0018      	movs	r0, r3
 8006698:	46bd      	mov	sp, r7
 800669a:	b00a      	add	sp, #40	; 0x28
 800669c:	bd80      	pop	{r7, pc}

0800669e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800669e:	b580      	push	{r7, lr}
 80066a0:	b086      	sub	sp, #24
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	60f8      	str	r0, [r7, #12]
 80066a6:	60b9      	str	r1, [r7, #8]
 80066a8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80066aa:	2300      	movs	r3, #0
 80066ac:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d10e      	bne.n	80066da <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d14e      	bne.n	8006762 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	685b      	ldr	r3, [r3, #4]
 80066c8:	0018      	movs	r0, r3
 80066ca:	f000 fef7 	bl	80074bc <xTaskPriorityDisinherit>
 80066ce:	0003      	movs	r3, r0
 80066d0:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	2200      	movs	r2, #0
 80066d6:	605a      	str	r2, [r3, #4]
 80066d8:	e043      	b.n	8006762 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d119      	bne.n	8006714 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	6898      	ldr	r0, [r3, #8]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	0019      	movs	r1, r3
 80066ec:	f001 fd6a 	bl	80081c4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	689a      	ldr	r2, [r3, #8]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066f8:	18d2      	adds	r2, r2, r3
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	689a      	ldr	r2, [r3, #8]
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	429a      	cmp	r2, r3
 8006708:	d32b      	bcc.n	8006762 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	68fb      	ldr	r3, [r7, #12]
 8006710:	609a      	str	r2, [r3, #8]
 8006712:	e026      	b.n	8006762 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	68d8      	ldr	r0, [r3, #12]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800671c:	68bb      	ldr	r3, [r7, #8]
 800671e:	0019      	movs	r1, r3
 8006720:	f001 fd50 	bl	80081c4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	68da      	ldr	r2, [r3, #12]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800672c:	425b      	negs	r3, r3
 800672e:	18d2      	adds	r2, r2, r3
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	68da      	ldr	r2, [r3, #12]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	429a      	cmp	r2, r3
 800673e:	d207      	bcs.n	8006750 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	685a      	ldr	r2, [r3, #4]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006748:	425b      	negs	r3, r3
 800674a:	18d2      	adds	r2, r2, r3
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2b02      	cmp	r3, #2
 8006754:	d105      	bne.n	8006762 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	3b01      	subs	r3, #1
 8006760:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	1c5a      	adds	r2, r3, #1
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800676a:	697b      	ldr	r3, [r7, #20]
}
 800676c:	0018      	movs	r0, r3
 800676e:	46bd      	mov	sp, r7
 8006770:	b006      	add	sp, #24
 8006772:	bd80      	pop	{r7, pc}

08006774 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006774:	b580      	push	{r7, lr}
 8006776:	b082      	sub	sp, #8
 8006778:	af00      	add	r7, sp, #0
 800677a:	6078      	str	r0, [r7, #4]
 800677c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	2b00      	cmp	r3, #0
 8006784:	d018      	beq.n	80067b8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68da      	ldr	r2, [r3, #12]
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800678e:	18d2      	adds	r2, r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68da      	ldr	r2, [r3, #12]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	429a      	cmp	r2, r3
 800679e:	d303      	bcc.n	80067a8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	68d9      	ldr	r1, [r3, #12]
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	0018      	movs	r0, r3
 80067b4:	f001 fd06 	bl	80081c4 <memcpy>
	}
}
 80067b8:	46c0      	nop			; (mov r8, r8)
 80067ba:	46bd      	mov	sp, r7
 80067bc:	b002      	add	sp, #8
 80067be:	bd80      	pop	{r7, pc}

080067c0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80067c8:	f001 fa9a 	bl	8007d00 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80067cc:	230f      	movs	r3, #15
 80067ce:	18fb      	adds	r3, r7, r3
 80067d0:	687a      	ldr	r2, [r7, #4]
 80067d2:	2145      	movs	r1, #69	; 0x45
 80067d4:	5c52      	ldrb	r2, [r2, r1]
 80067d6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80067d8:	e013      	b.n	8006802 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d016      	beq.n	8006810 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	3324      	adds	r3, #36	; 0x24
 80067e6:	0018      	movs	r0, r3
 80067e8:	f000 fcb4 	bl	8007154 <xTaskRemoveFromEventList>
 80067ec:	1e03      	subs	r3, r0, #0
 80067ee:	d001      	beq.n	80067f4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80067f0:	f000 fd70 	bl	80072d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80067f4:	210f      	movs	r1, #15
 80067f6:	187b      	adds	r3, r7, r1
 80067f8:	781b      	ldrb	r3, [r3, #0]
 80067fa:	3b01      	subs	r3, #1
 80067fc:	b2da      	uxtb	r2, r3
 80067fe:	187b      	adds	r3, r7, r1
 8006800:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006802:	230f      	movs	r3, #15
 8006804:	18fb      	adds	r3, r7, r3
 8006806:	781b      	ldrb	r3, [r3, #0]
 8006808:	b25b      	sxtb	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	dce5      	bgt.n	80067da <prvUnlockQueue+0x1a>
 800680e:	e000      	b.n	8006812 <prvUnlockQueue+0x52>
					break;
 8006810:	46c0      	nop			; (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2245      	movs	r2, #69	; 0x45
 8006816:	21ff      	movs	r1, #255	; 0xff
 8006818:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800681a:	f001 fa83 	bl	8007d24 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800681e:	f001 fa6f 	bl	8007d00 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006822:	230e      	movs	r3, #14
 8006824:	18fb      	adds	r3, r7, r3
 8006826:	687a      	ldr	r2, [r7, #4]
 8006828:	2144      	movs	r1, #68	; 0x44
 800682a:	5c52      	ldrb	r2, [r2, r1]
 800682c:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800682e:	e013      	b.n	8006858 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d016      	beq.n	8006866 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	3310      	adds	r3, #16
 800683c:	0018      	movs	r0, r3
 800683e:	f000 fc89 	bl	8007154 <xTaskRemoveFromEventList>
 8006842:	1e03      	subs	r3, r0, #0
 8006844:	d001      	beq.n	800684a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8006846:	f000 fd45 	bl	80072d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800684a:	210e      	movs	r1, #14
 800684c:	187b      	adds	r3, r7, r1
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	3b01      	subs	r3, #1
 8006852:	b2da      	uxtb	r2, r3
 8006854:	187b      	adds	r3, r7, r1
 8006856:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006858:	230e      	movs	r3, #14
 800685a:	18fb      	adds	r3, r7, r3
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	b25b      	sxtb	r3, r3
 8006860:	2b00      	cmp	r3, #0
 8006862:	dce5      	bgt.n	8006830 <prvUnlockQueue+0x70>
 8006864:	e000      	b.n	8006868 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8006866:	46c0      	nop			; (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2244      	movs	r2, #68	; 0x44
 800686c:	21ff      	movs	r1, #255	; 0xff
 800686e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8006870:	f001 fa58 	bl	8007d24 <vPortExitCritical>
}
 8006874:	46c0      	nop			; (mov r8, r8)
 8006876:	46bd      	mov	sp, r7
 8006878:	b004      	add	sp, #16
 800687a:	bd80      	pop	{r7, pc}

0800687c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b084      	sub	sp, #16
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006884:	f001 fa3c 	bl	8007d00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800688c:	2b00      	cmp	r3, #0
 800688e:	d102      	bne.n	8006896 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006890:	2301      	movs	r3, #1
 8006892:	60fb      	str	r3, [r7, #12]
 8006894:	e001      	b.n	800689a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8006896:	2300      	movs	r3, #0
 8006898:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800689a:	f001 fa43 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 800689e:	68fb      	ldr	r3, [r7, #12]
}
 80068a0:	0018      	movs	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	b004      	add	sp, #16
 80068a6:	bd80      	pop	{r7, pc}

080068a8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80068b0:	f001 fa26 	bl	8007d00 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068bc:	429a      	cmp	r2, r3
 80068be:	d102      	bne.n	80068c6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80068c0:	2301      	movs	r3, #1
 80068c2:	60fb      	str	r3, [r7, #12]
 80068c4:	e001      	b.n	80068ca <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80068c6:	2300      	movs	r3, #0
 80068c8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80068ca:	f001 fa2b 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 80068ce:	68fb      	ldr	r3, [r7, #12]
}
 80068d0:	0018      	movs	r0, r3
 80068d2:	46bd      	mov	sp, r7
 80068d4:	b004      	add	sp, #16
 80068d6:	bd80      	pop	{r7, pc}

080068d8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b084      	sub	sp, #16
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
 80068e0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80068e2:	2300      	movs	r3, #0
 80068e4:	60fb      	str	r3, [r7, #12]
 80068e6:	e015      	b.n	8006914 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80068e8:	4b0e      	ldr	r3, [pc, #56]	; (8006924 <vQueueAddToRegistry+0x4c>)
 80068ea:	68fa      	ldr	r2, [r7, #12]
 80068ec:	00d2      	lsls	r2, r2, #3
 80068ee:	58d3      	ldr	r3, [r2, r3]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d10c      	bne.n	800690e <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80068f4:	4b0b      	ldr	r3, [pc, #44]	; (8006924 <vQueueAddToRegistry+0x4c>)
 80068f6:	68fa      	ldr	r2, [r7, #12]
 80068f8:	00d2      	lsls	r2, r2, #3
 80068fa:	6839      	ldr	r1, [r7, #0]
 80068fc:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80068fe:	4a09      	ldr	r2, [pc, #36]	; (8006924 <vQueueAddToRegistry+0x4c>)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	00db      	lsls	r3, r3, #3
 8006904:	18d3      	adds	r3, r2, r3
 8006906:	3304      	adds	r3, #4
 8006908:	687a      	ldr	r2, [r7, #4]
 800690a:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800690c:	e005      	b.n	800691a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	3301      	adds	r3, #1
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b07      	cmp	r3, #7
 8006918:	d9e6      	bls.n	80068e8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800691a:	46c0      	nop			; (mov r8, r8)
 800691c:	46bd      	mov	sp, r7
 800691e:	b004      	add	sp, #16
 8006920:	bd80      	pop	{r7, pc}
 8006922:	46c0      	nop			; (mov r8, r8)
 8006924:	20003468 	.word	0x20003468

08006928 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006928:	b580      	push	{r7, lr}
 800692a:	b086      	sub	sp, #24
 800692c:	af00      	add	r7, sp, #0
 800692e:	60f8      	str	r0, [r7, #12]
 8006930:	60b9      	str	r1, [r7, #8]
 8006932:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8006938:	f001 f9e2 	bl	8007d00 <vPortEnterCritical>
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	2244      	movs	r2, #68	; 0x44
 8006940:	5c9b      	ldrb	r3, [r3, r2]
 8006942:	b25b      	sxtb	r3, r3
 8006944:	3301      	adds	r3, #1
 8006946:	d103      	bne.n	8006950 <vQueueWaitForMessageRestricted+0x28>
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	2244      	movs	r2, #68	; 0x44
 800694c:	2100      	movs	r1, #0
 800694e:	5499      	strb	r1, [r3, r2]
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	2245      	movs	r2, #69	; 0x45
 8006954:	5c9b      	ldrb	r3, [r3, r2]
 8006956:	b25b      	sxtb	r3, r3
 8006958:	3301      	adds	r3, #1
 800695a:	d103      	bne.n	8006964 <vQueueWaitForMessageRestricted+0x3c>
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	2245      	movs	r2, #69	; 0x45
 8006960:	2100      	movs	r1, #0
 8006962:	5499      	strb	r1, [r3, r2]
 8006964:	f001 f9de 	bl	8007d24 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800696c:	2b00      	cmp	r3, #0
 800696e:	d106      	bne.n	800697e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	3324      	adds	r3, #36	; 0x24
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	68b9      	ldr	r1, [r7, #8]
 8006978:	0018      	movs	r0, r3
 800697a:	f000 fbc5 	bl	8007108 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	0018      	movs	r0, r3
 8006982:	f7ff ff1d 	bl	80067c0 <prvUnlockQueue>
	}
 8006986:	46c0      	nop			; (mov r8, r8)
 8006988:	46bd      	mov	sp, r7
 800698a:	b006      	add	sp, #24
 800698c:	bd80      	pop	{r7, pc}

0800698e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800698e:	b590      	push	{r4, r7, lr}
 8006990:	b08d      	sub	sp, #52	; 0x34
 8006992:	af04      	add	r7, sp, #16
 8006994:	60f8      	str	r0, [r7, #12]
 8006996:	60b9      	str	r1, [r7, #8]
 8006998:	607a      	str	r2, [r7, #4]
 800699a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800699c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d101      	bne.n	80069a6 <xTaskCreateStatic+0x18>
 80069a2:	b672      	cpsid	i
 80069a4:	e7fe      	b.n	80069a4 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 80069a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d101      	bne.n	80069b0 <xTaskCreateStatic+0x22>
 80069ac:	b672      	cpsid	i
 80069ae:	e7fe      	b.n	80069ae <xTaskCreateStatic+0x20>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80069b0:	235c      	movs	r3, #92	; 0x5c
 80069b2:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 80069b4:	697b      	ldr	r3, [r7, #20]
 80069b6:	2b5c      	cmp	r3, #92	; 0x5c
 80069b8:	d001      	beq.n	80069be <xTaskCreateStatic+0x30>
 80069ba:	b672      	cpsid	i
 80069bc:	e7fe      	b.n	80069bc <xTaskCreateStatic+0x2e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80069be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d020      	beq.n	8006a06 <xTaskCreateStatic+0x78>
 80069c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069c6:	2b00      	cmp	r3, #0
 80069c8:	d01d      	beq.n	8006a06 <xTaskCreateStatic+0x78>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80069ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80069cc:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069d2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80069d4:	69fb      	ldr	r3, [r7, #28]
 80069d6:	2259      	movs	r2, #89	; 0x59
 80069d8:	2102      	movs	r1, #2
 80069da:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80069dc:	683c      	ldr	r4, [r7, #0]
 80069de:	687a      	ldr	r2, [r7, #4]
 80069e0:	68b9      	ldr	r1, [r7, #8]
 80069e2:	68f8      	ldr	r0, [r7, #12]
 80069e4:	2300      	movs	r3, #0
 80069e6:	9303      	str	r3, [sp, #12]
 80069e8:	69fb      	ldr	r3, [r7, #28]
 80069ea:	9302      	str	r3, [sp, #8]
 80069ec:	2318      	movs	r3, #24
 80069ee:	18fb      	adds	r3, r7, r3
 80069f0:	9301      	str	r3, [sp, #4]
 80069f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80069f4:	9300      	str	r3, [sp, #0]
 80069f6:	0023      	movs	r3, r4
 80069f8:	f000 f858 	bl	8006aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80069fc:	69fb      	ldr	r3, [r7, #28]
 80069fe:	0018      	movs	r0, r3
 8006a00:	f000 f8d6 	bl	8006bb0 <prvAddNewTaskToReadyList>
 8006a04:	e001      	b.n	8006a0a <xTaskCreateStatic+0x7c>
		}
		else
		{
			xReturn = NULL;
 8006a06:	2300      	movs	r3, #0
 8006a08:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006a0a:	69bb      	ldr	r3, [r7, #24]
	}
 8006a0c:	0018      	movs	r0, r3
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	b009      	add	sp, #36	; 0x24
 8006a12:	bd90      	pop	{r4, r7, pc}

08006a14 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006a14:	b590      	push	{r4, r7, lr}
 8006a16:	b08d      	sub	sp, #52	; 0x34
 8006a18:	af04      	add	r7, sp, #16
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	603b      	str	r3, [r7, #0]
 8006a20:	1dbb      	adds	r3, r7, #6
 8006a22:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a24:	1dbb      	adds	r3, r7, #6
 8006a26:	881b      	ldrh	r3, [r3, #0]
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	0018      	movs	r0, r3
 8006a2c:	f001 fa00 	bl	8007e30 <pvPortMalloc>
 8006a30:	0003      	movs	r3, r0
 8006a32:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8006a34:	697b      	ldr	r3, [r7, #20]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d010      	beq.n	8006a5c <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8006a3a:	205c      	movs	r0, #92	; 0x5c
 8006a3c:	f001 f9f8 	bl	8007e30 <pvPortMalloc>
 8006a40:	0003      	movs	r3, r0
 8006a42:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d003      	beq.n	8006a52 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	631a      	str	r2, [r3, #48]	; 0x30
 8006a50:	e006      	b.n	8006a60 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	0018      	movs	r0, r3
 8006a56:	f001 fa91 	bl	8007f7c <vPortFree>
 8006a5a:	e001      	b.n	8006a60 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d01a      	beq.n	8006a9c <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006a66:	69fb      	ldr	r3, [r7, #28]
 8006a68:	2259      	movs	r2, #89	; 0x59
 8006a6a:	2100      	movs	r1, #0
 8006a6c:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006a6e:	1dbb      	adds	r3, r7, #6
 8006a70:	881a      	ldrh	r2, [r3, #0]
 8006a72:	683c      	ldr	r4, [r7, #0]
 8006a74:	68b9      	ldr	r1, [r7, #8]
 8006a76:	68f8      	ldr	r0, [r7, #12]
 8006a78:	2300      	movs	r3, #0
 8006a7a:	9303      	str	r3, [sp, #12]
 8006a7c:	69fb      	ldr	r3, [r7, #28]
 8006a7e:	9302      	str	r3, [sp, #8]
 8006a80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006a82:	9301      	str	r3, [sp, #4]
 8006a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a86:	9300      	str	r3, [sp, #0]
 8006a88:	0023      	movs	r3, r4
 8006a8a:	f000 f80f 	bl	8006aac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006a8e:	69fb      	ldr	r3, [r7, #28]
 8006a90:	0018      	movs	r0, r3
 8006a92:	f000 f88d 	bl	8006bb0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006a96:	2301      	movs	r3, #1
 8006a98:	61bb      	str	r3, [r7, #24]
 8006a9a:	e002      	b.n	8006aa2 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	425b      	negs	r3, r3
 8006aa0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006aa2:	69bb      	ldr	r3, [r7, #24]
	}
 8006aa4:	0018      	movs	r0, r3
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	b009      	add	sp, #36	; 0x24
 8006aaa:	bd90      	pop	{r4, r7, pc}

08006aac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006aac:	b580      	push	{r7, lr}
 8006aae:	b086      	sub	sp, #24
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	60f8      	str	r0, [r7, #12]
 8006ab4:	60b9      	str	r1, [r7, #8]
 8006ab6:	607a      	str	r2, [r7, #4]
 8006ab8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006aba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006abc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	001a      	movs	r2, r3
 8006ac4:	21a5      	movs	r1, #165	; 0xa5
 8006ac6:	f001 fb86 	bl	80081d6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8006aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006acc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	4936      	ldr	r1, [pc, #216]	; (8006bac <prvInitialiseNewTask+0x100>)
 8006ad2:	468c      	mov	ip, r1
 8006ad4:	4463      	add	r3, ip
 8006ad6:	009b      	lsls	r3, r3, #2
 8006ad8:	18d3      	adds	r3, r2, r3
 8006ada:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2207      	movs	r2, #7
 8006ae0:	4393      	bics	r3, r2
 8006ae2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	2207      	movs	r2, #7
 8006ae8:	4013      	ands	r3, r2
 8006aea:	d001      	beq.n	8006af0 <prvInitialiseNewTask+0x44>
 8006aec:	b672      	cpsid	i
 8006aee:	e7fe      	b.n	8006aee <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006af0:	2300      	movs	r3, #0
 8006af2:	617b      	str	r3, [r7, #20]
 8006af4:	e013      	b.n	8006b1e <prvInitialiseNewTask+0x72>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006af6:	68ba      	ldr	r2, [r7, #8]
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	18d3      	adds	r3, r2, r3
 8006afc:	7818      	ldrb	r0, [r3, #0]
 8006afe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b00:	2134      	movs	r1, #52	; 0x34
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	18d3      	adds	r3, r2, r3
 8006b06:	185b      	adds	r3, r3, r1
 8006b08:	1c02      	adds	r2, r0, #0
 8006b0a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8006b0c:	68ba      	ldr	r2, [r7, #8]
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	18d3      	adds	r3, r2, r3
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d006      	beq.n	8006b26 <prvInitialiseNewTask+0x7a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006b18:	697b      	ldr	r3, [r7, #20]
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	617b      	str	r3, [r7, #20]
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	2b0f      	cmp	r3, #15
 8006b22:	d9e8      	bls.n	8006af6 <prvInitialiseNewTask+0x4a>
 8006b24:	e000      	b.n	8006b28 <prvInitialiseNewTask+0x7c>
		{
			break;
 8006b26:	46c0      	nop			; (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006b28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b2a:	2243      	movs	r2, #67	; 0x43
 8006b2c:	2100      	movs	r1, #0
 8006b2e:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006b30:	6a3b      	ldr	r3, [r7, #32]
 8006b32:	2b37      	cmp	r3, #55	; 0x37
 8006b34:	d901      	bls.n	8006b3a <prvInitialiseNewTask+0x8e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006b36:	2337      	movs	r3, #55	; 0x37
 8006b38:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006b3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b3c:	6a3a      	ldr	r2, [r7, #32]
 8006b3e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006b40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b42:	6a3a      	ldr	r2, [r7, #32]
 8006b44:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b48:	2200      	movs	r2, #0
 8006b4a:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4e:	3304      	adds	r3, #4
 8006b50:	0018      	movs	r0, r3
 8006b52:	f7ff fa69 	bl	8006028 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b58:	3318      	adds	r3, #24
 8006b5a:	0018      	movs	r0, r3
 8006b5c:	f7ff fa64 	bl	8006028 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b62:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b64:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006b66:	6a3b      	ldr	r3, [r7, #32]
 8006b68:	2238      	movs	r2, #56	; 0x38
 8006b6a:	1ad2      	subs	r2, r2, r3
 8006b6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b6e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b72:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006b74:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006b76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b78:	2200      	movs	r2, #0
 8006b7a:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b7e:	2258      	movs	r2, #88	; 0x58
 8006b80:	2100      	movs	r1, #0
 8006b82:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006b84:	683a      	ldr	r2, [r7, #0]
 8006b86:	68f9      	ldr	r1, [r7, #12]
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	0018      	movs	r0, r3
 8006b8c:	f001 f81c 	bl	8007bc8 <pxPortInitialiseStack>
 8006b90:	0002      	movs	r2, r0
 8006b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b94:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8006b96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d002      	beq.n	8006ba2 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006ba0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006ba2:	46c0      	nop			; (mov r8, r8)
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	b006      	add	sp, #24
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	46c0      	nop			; (mov r8, r8)
 8006bac:	3fffffff 	.word	0x3fffffff

08006bb0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006bb8:	f001 f8a2 	bl	8007d00 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006bbc:	4b2a      	ldr	r3, [pc, #168]	; (8006c68 <prvAddNewTaskToReadyList+0xb8>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	4b29      	ldr	r3, [pc, #164]	; (8006c68 <prvAddNewTaskToReadyList+0xb8>)
 8006bc4:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8006bc6:	4b29      	ldr	r3, [pc, #164]	; (8006c6c <prvAddNewTaskToReadyList+0xbc>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d109      	bne.n	8006be2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006bce:	4b27      	ldr	r3, [pc, #156]	; (8006c6c <prvAddNewTaskToReadyList+0xbc>)
 8006bd0:	687a      	ldr	r2, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006bd4:	4b24      	ldr	r3, [pc, #144]	; (8006c68 <prvAddNewTaskToReadyList+0xb8>)
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b01      	cmp	r3, #1
 8006bda:	d110      	bne.n	8006bfe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006bdc:	f000 fb94 	bl	8007308 <prvInitialiseTaskLists>
 8006be0:	e00d      	b.n	8006bfe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006be2:	4b23      	ldr	r3, [pc, #140]	; (8006c70 <prvAddNewTaskToReadyList+0xc0>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d109      	bne.n	8006bfe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006bea:	4b20      	ldr	r3, [pc, #128]	; (8006c6c <prvAddNewTaskToReadyList+0xbc>)
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d802      	bhi.n	8006bfe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006bf8:	4b1c      	ldr	r3, [pc, #112]	; (8006c6c <prvAddNewTaskToReadyList+0xbc>)
 8006bfa:	687a      	ldr	r2, [r7, #4]
 8006bfc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006bfe:	4b1d      	ldr	r3, [pc, #116]	; (8006c74 <prvAddNewTaskToReadyList+0xc4>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	1c5a      	adds	r2, r3, #1
 8006c04:	4b1b      	ldr	r3, [pc, #108]	; (8006c74 <prvAddNewTaskToReadyList+0xc4>)
 8006c06:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006c08:	4b1a      	ldr	r3, [pc, #104]	; (8006c74 <prvAddNewTaskToReadyList+0xc4>)
 8006c0a:	681a      	ldr	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c14:	4b18      	ldr	r3, [pc, #96]	; (8006c78 <prvAddNewTaskToReadyList+0xc8>)
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d903      	bls.n	8006c24 <prvAddNewTaskToReadyList+0x74>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c20:	4b15      	ldr	r3, [pc, #84]	; (8006c78 <prvAddNewTaskToReadyList+0xc8>)
 8006c22:	601a      	str	r2, [r3, #0]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c28:	0013      	movs	r3, r2
 8006c2a:	009b      	lsls	r3, r3, #2
 8006c2c:	189b      	adds	r3, r3, r2
 8006c2e:	009b      	lsls	r3, r3, #2
 8006c30:	4a12      	ldr	r2, [pc, #72]	; (8006c7c <prvAddNewTaskToReadyList+0xcc>)
 8006c32:	189a      	adds	r2, r3, r2
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	3304      	adds	r3, #4
 8006c38:	0019      	movs	r1, r3
 8006c3a:	0010      	movs	r0, r2
 8006c3c:	f7ff f9ff 	bl	800603e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006c40:	f001 f870 	bl	8007d24 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006c44:	4b0a      	ldr	r3, [pc, #40]	; (8006c70 <prvAddNewTaskToReadyList+0xc0>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d008      	beq.n	8006c5e <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006c4c:	4b07      	ldr	r3, [pc, #28]	; (8006c6c <prvAddNewTaskToReadyList+0xbc>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d201      	bcs.n	8006c5e <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006c5a:	f001 f841 	bl	8007ce0 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006c5e:	46c0      	nop			; (mov r8, r8)
 8006c60:	46bd      	mov	sp, r7
 8006c62:	b002      	add	sp, #8
 8006c64:	bd80      	pop	{r7, pc}
 8006c66:	46c0      	nop			; (mov r8, r8)
 8006c68:	20000cb8 	.word	0x20000cb8
 8006c6c:	200007e4 	.word	0x200007e4
 8006c70:	20000cc4 	.word	0x20000cc4
 8006c74:	20000cd4 	.word	0x20000cd4
 8006c78:	20000cc0 	.word	0x20000cc0
 8006c7c:	200007e8 	.word	0x200007e8

08006c80 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006c80:	b580      	push	{r7, lr}
 8006c82:	b084      	sub	sp, #16
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006c88:	2300      	movs	r3, #0
 8006c8a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d010      	beq.n	8006cb4 <vTaskDelay+0x34>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006c92:	4b0d      	ldr	r3, [pc, #52]	; (8006cc8 <vTaskDelay+0x48>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d001      	beq.n	8006c9e <vTaskDelay+0x1e>
 8006c9a:	b672      	cpsid	i
 8006c9c:	e7fe      	b.n	8006c9c <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8006c9e:	f000 f869 	bl	8006d74 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	0018      	movs	r0, r3
 8006ca8:	f000 fc64 	bl	8007574 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8006cac:	f000 f86e 	bl	8006d8c <xTaskResumeAll>
 8006cb0:	0003      	movs	r3, r0
 8006cb2:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d101      	bne.n	8006cbe <vTaskDelay+0x3e>
		{
			portYIELD_WITHIN_API();
 8006cba:	f001 f811 	bl	8007ce0 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006cbe:	46c0      	nop			; (mov r8, r8)
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	b004      	add	sp, #16
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	46c0      	nop			; (mov r8, r8)
 8006cc8:	20000ce0 	.word	0x20000ce0

08006ccc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006ccc:	b590      	push	{r4, r7, lr}
 8006cce:	b089      	sub	sp, #36	; 0x24
 8006cd0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006cda:	003a      	movs	r2, r7
 8006cdc:	1d39      	adds	r1, r7, #4
 8006cde:	2308      	movs	r3, #8
 8006ce0:	18fb      	adds	r3, r7, r3
 8006ce2:	0018      	movs	r0, r3
 8006ce4:	f7ff f952 	bl	8005f8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006ce8:	683c      	ldr	r4, [r7, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	491b      	ldr	r1, [pc, #108]	; (8006d5c <vTaskStartScheduler+0x90>)
 8006cf0:	481b      	ldr	r0, [pc, #108]	; (8006d60 <vTaskStartScheduler+0x94>)
 8006cf2:	9202      	str	r2, [sp, #8]
 8006cf4:	9301      	str	r3, [sp, #4]
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	9300      	str	r3, [sp, #0]
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	0022      	movs	r2, r4
 8006cfe:	f7ff fe46 	bl	800698e <xTaskCreateStatic>
 8006d02:	0002      	movs	r2, r0
 8006d04:	4b17      	ldr	r3, [pc, #92]	; (8006d64 <vTaskStartScheduler+0x98>)
 8006d06:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006d08:	4b16      	ldr	r3, [pc, #88]	; (8006d64 <vTaskStartScheduler+0x98>)
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d002      	beq.n	8006d16 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006d10:	2301      	movs	r3, #1
 8006d12:	60fb      	str	r3, [r7, #12]
 8006d14:	e001      	b.n	8006d1a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006d16:	2300      	movs	r3, #0
 8006d18:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	d103      	bne.n	8006d28 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8006d20:	f000 fc7c 	bl	800761c <xTimerCreateTimerTask>
 8006d24:	0003      	movs	r3, r0
 8006d26:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d10d      	bne.n	8006d4a <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8006d2e:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006d30:	4b0d      	ldr	r3, [pc, #52]	; (8006d68 <vTaskStartScheduler+0x9c>)
 8006d32:	2201      	movs	r2, #1
 8006d34:	4252      	negs	r2, r2
 8006d36:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006d38:	4b0c      	ldr	r3, [pc, #48]	; (8006d6c <vTaskStartScheduler+0xa0>)
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8006d3e:	4b0c      	ldr	r3, [pc, #48]	; (8006d70 <vTaskStartScheduler+0xa4>)
 8006d40:	2200      	movs	r2, #0
 8006d42:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006d44:	f000 ffa8 	bl	8007c98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006d48:	e004      	b.n	8006d54 <vTaskStartScheduler+0x88>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <vTaskStartScheduler+0x88>
 8006d50:	b672      	cpsid	i
 8006d52:	e7fe      	b.n	8006d52 <vTaskStartScheduler+0x86>
}
 8006d54:	46c0      	nop			; (mov r8, r8)
 8006d56:	46bd      	mov	sp, r7
 8006d58:	b005      	add	sp, #20
 8006d5a:	bd90      	pop	{r4, r7, pc}
 8006d5c:	0800824c 	.word	0x0800824c
 8006d60:	080072e9 	.word	0x080072e9
 8006d64:	20000cdc 	.word	0x20000cdc
 8006d68:	20000cd8 	.word	0x20000cd8
 8006d6c:	20000cc4 	.word	0x20000cc4
 8006d70:	20000cbc 	.word	0x20000cbc

08006d74 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8006d78:	4b03      	ldr	r3, [pc, #12]	; (8006d88 <vTaskSuspendAll+0x14>)
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	1c5a      	adds	r2, r3, #1
 8006d7e:	4b02      	ldr	r3, [pc, #8]	; (8006d88 <vTaskSuspendAll+0x14>)
 8006d80:	601a      	str	r2, [r3, #0]
}
 8006d82:	46c0      	nop			; (mov r8, r8)
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}
 8006d88:	20000ce0 	.word	0x20000ce0

08006d8c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b084      	sub	sp, #16
 8006d90:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006d92:	2300      	movs	r3, #0
 8006d94:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006d96:	2300      	movs	r3, #0
 8006d98:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006d9a:	4b3a      	ldr	r3, [pc, #232]	; (8006e84 <xTaskResumeAll+0xf8>)
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d101      	bne.n	8006da6 <xTaskResumeAll+0x1a>
 8006da2:	b672      	cpsid	i
 8006da4:	e7fe      	b.n	8006da4 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006da6:	f000 ffab 	bl	8007d00 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006daa:	4b36      	ldr	r3, [pc, #216]	; (8006e84 <xTaskResumeAll+0xf8>)
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	1e5a      	subs	r2, r3, #1
 8006db0:	4b34      	ldr	r3, [pc, #208]	; (8006e84 <xTaskResumeAll+0xf8>)
 8006db2:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006db4:	4b33      	ldr	r3, [pc, #204]	; (8006e84 <xTaskResumeAll+0xf8>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d15b      	bne.n	8006e74 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006dbc:	4b32      	ldr	r3, [pc, #200]	; (8006e88 <xTaskResumeAll+0xfc>)
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d057      	beq.n	8006e74 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006dc4:	e02f      	b.n	8006e26 <xTaskResumeAll+0x9a>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006dc6:	4b31      	ldr	r3, [pc, #196]	; (8006e8c <xTaskResumeAll+0x100>)
 8006dc8:	68db      	ldr	r3, [r3, #12]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3318      	adds	r3, #24
 8006dd2:	0018      	movs	r0, r3
 8006dd4:	f7ff f98b 	bl	80060ee <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	3304      	adds	r3, #4
 8006ddc:	0018      	movs	r0, r3
 8006dde:	f7ff f986 	bl	80060ee <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006de6:	4b2a      	ldr	r3, [pc, #168]	; (8006e90 <xTaskResumeAll+0x104>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	429a      	cmp	r2, r3
 8006dec:	d903      	bls.n	8006df6 <xTaskResumeAll+0x6a>
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006df2:	4b27      	ldr	r3, [pc, #156]	; (8006e90 <xTaskResumeAll+0x104>)
 8006df4:	601a      	str	r2, [r3, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006dfa:	0013      	movs	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	189b      	adds	r3, r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	4a24      	ldr	r2, [pc, #144]	; (8006e94 <xTaskResumeAll+0x108>)
 8006e04:	189a      	adds	r2, r3, r2
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	3304      	adds	r3, #4
 8006e0a:	0019      	movs	r1, r3
 8006e0c:	0010      	movs	r0, r2
 8006e0e:	f7ff f916 	bl	800603e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006e16:	4b20      	ldr	r3, [pc, #128]	; (8006e98 <xTaskResumeAll+0x10c>)
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d302      	bcc.n	8006e26 <xTaskResumeAll+0x9a>
					{
						xYieldPending = pdTRUE;
 8006e20:	4b1e      	ldr	r3, [pc, #120]	; (8006e9c <xTaskResumeAll+0x110>)
 8006e22:	2201      	movs	r2, #1
 8006e24:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e26:	4b19      	ldr	r3, [pc, #100]	; (8006e8c <xTaskResumeAll+0x100>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1cb      	bne.n	8006dc6 <xTaskResumeAll+0x3a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d001      	beq.n	8006e38 <xTaskResumeAll+0xac>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006e34:	f000 fb02 	bl	800743c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006e38:	4b19      	ldr	r3, [pc, #100]	; (8006ea0 <xTaskResumeAll+0x114>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d00f      	beq.n	8006e64 <xTaskResumeAll+0xd8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006e44:	f000 f83c 	bl	8006ec0 <xTaskIncrementTick>
 8006e48:	1e03      	subs	r3, r0, #0
 8006e4a:	d002      	beq.n	8006e52 <xTaskResumeAll+0xc6>
							{
								xYieldPending = pdTRUE;
 8006e4c:	4b13      	ldr	r3, [pc, #76]	; (8006e9c <xTaskResumeAll+0x110>)
 8006e4e:	2201      	movs	r2, #1
 8006e50:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d1f2      	bne.n	8006e44 <xTaskResumeAll+0xb8>

						uxPendedTicks = 0;
 8006e5e:	4b10      	ldr	r3, [pc, #64]	; (8006ea0 <xTaskResumeAll+0x114>)
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006e64:	4b0d      	ldr	r3, [pc, #52]	; (8006e9c <xTaskResumeAll+0x110>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d003      	beq.n	8006e74 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006e6c:	2301      	movs	r3, #1
 8006e6e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006e70:	f000 ff36 	bl	8007ce0 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006e74:	f000 ff56 	bl	8007d24 <vPortExitCritical>

	return xAlreadyYielded;
 8006e78:	68bb      	ldr	r3, [r7, #8]
}
 8006e7a:	0018      	movs	r0, r3
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	b004      	add	sp, #16
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	46c0      	nop			; (mov r8, r8)
 8006e84:	20000ce0 	.word	0x20000ce0
 8006e88:	20000cb8 	.word	0x20000cb8
 8006e8c:	20000c78 	.word	0x20000c78
 8006e90:	20000cc0 	.word	0x20000cc0
 8006e94:	200007e8 	.word	0x200007e8
 8006e98:	200007e4 	.word	0x200007e4
 8006e9c:	20000ccc 	.word	0x20000ccc
 8006ea0:	20000cc8 	.word	0x20000cc8

08006ea4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b082      	sub	sp, #8
 8006ea8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006eaa:	4b04      	ldr	r3, [pc, #16]	; (8006ebc <xTaskGetTickCount+0x18>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006eb0:	687b      	ldr	r3, [r7, #4]
}
 8006eb2:	0018      	movs	r0, r3
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	b002      	add	sp, #8
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	46c0      	nop			; (mov r8, r8)
 8006ebc:	20000cbc 	.word	0x20000cbc

08006ec0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006eca:	4b4c      	ldr	r3, [pc, #304]	; (8006ffc <xTaskIncrementTick+0x13c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d000      	beq.n	8006ed4 <xTaskIncrementTick+0x14>
 8006ed2:	e083      	b.n	8006fdc <xTaskIncrementTick+0x11c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006ed4:	4b4a      	ldr	r3, [pc, #296]	; (8007000 <xTaskIncrementTick+0x140>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006edc:	4b48      	ldr	r3, [pc, #288]	; (8007000 <xTaskIncrementTick+0x140>)
 8006ede:	693a      	ldr	r2, [r7, #16]
 8006ee0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006ee2:	693b      	ldr	r3, [r7, #16]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d117      	bne.n	8006f18 <xTaskIncrementTick+0x58>
		{
			taskSWITCH_DELAYED_LISTS();
 8006ee8:	4b46      	ldr	r3, [pc, #280]	; (8007004 <xTaskIncrementTick+0x144>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d001      	beq.n	8006ef6 <xTaskIncrementTick+0x36>
 8006ef2:	b672      	cpsid	i
 8006ef4:	e7fe      	b.n	8006ef4 <xTaskIncrementTick+0x34>
 8006ef6:	4b43      	ldr	r3, [pc, #268]	; (8007004 <xTaskIncrementTick+0x144>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	60fb      	str	r3, [r7, #12]
 8006efc:	4b42      	ldr	r3, [pc, #264]	; (8007008 <xTaskIncrementTick+0x148>)
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	4b40      	ldr	r3, [pc, #256]	; (8007004 <xTaskIncrementTick+0x144>)
 8006f02:	601a      	str	r2, [r3, #0]
 8006f04:	4b40      	ldr	r3, [pc, #256]	; (8007008 <xTaskIncrementTick+0x148>)
 8006f06:	68fa      	ldr	r2, [r7, #12]
 8006f08:	601a      	str	r2, [r3, #0]
 8006f0a:	4b40      	ldr	r3, [pc, #256]	; (800700c <xTaskIncrementTick+0x14c>)
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	1c5a      	adds	r2, r3, #1
 8006f10:	4b3e      	ldr	r3, [pc, #248]	; (800700c <xTaskIncrementTick+0x14c>)
 8006f12:	601a      	str	r2, [r3, #0]
 8006f14:	f000 fa92 	bl	800743c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006f18:	4b3d      	ldr	r3, [pc, #244]	; (8007010 <xTaskIncrementTick+0x150>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	693a      	ldr	r2, [r7, #16]
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d34e      	bcc.n	8006fc0 <xTaskIncrementTick+0x100>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006f22:	4b38      	ldr	r3, [pc, #224]	; (8007004 <xTaskIncrementTick+0x144>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d101      	bne.n	8006f30 <xTaskIncrementTick+0x70>
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e000      	b.n	8006f32 <xTaskIncrementTick+0x72>
 8006f30:	2300      	movs	r3, #0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d004      	beq.n	8006f40 <xTaskIncrementTick+0x80>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f36:	4b36      	ldr	r3, [pc, #216]	; (8007010 <xTaskIncrementTick+0x150>)
 8006f38:	2201      	movs	r2, #1
 8006f3a:	4252      	negs	r2, r2
 8006f3c:	601a      	str	r2, [r3, #0]
					break;
 8006f3e:	e03f      	b.n	8006fc0 <xTaskIncrementTick+0x100>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006f40:	4b30      	ldr	r3, [pc, #192]	; (8007004 <xTaskIncrementTick+0x144>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006f50:	693a      	ldr	r2, [r7, #16]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d203      	bcs.n	8006f60 <xTaskIncrementTick+0xa0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006f58:	4b2d      	ldr	r3, [pc, #180]	; (8007010 <xTaskIncrementTick+0x150>)
 8006f5a:	687a      	ldr	r2, [r7, #4]
 8006f5c:	601a      	str	r2, [r3, #0]
						break;
 8006f5e:	e02f      	b.n	8006fc0 <xTaskIncrementTick+0x100>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006f60:	68bb      	ldr	r3, [r7, #8]
 8006f62:	3304      	adds	r3, #4
 8006f64:	0018      	movs	r0, r3
 8006f66:	f7ff f8c2 	bl	80060ee <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d004      	beq.n	8006f7c <xTaskIncrementTick+0xbc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	3318      	adds	r3, #24
 8006f76:	0018      	movs	r0, r3
 8006f78:	f7ff f8b9 	bl	80060ee <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f80:	4b24      	ldr	r3, [pc, #144]	; (8007014 <xTaskIncrementTick+0x154>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	429a      	cmp	r2, r3
 8006f86:	d903      	bls.n	8006f90 <xTaskIncrementTick+0xd0>
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f8c:	4b21      	ldr	r3, [pc, #132]	; (8007014 <xTaskIncrementTick+0x154>)
 8006f8e:	601a      	str	r2, [r3, #0]
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f94:	0013      	movs	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	189b      	adds	r3, r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	4a1e      	ldr	r2, [pc, #120]	; (8007018 <xTaskIncrementTick+0x158>)
 8006f9e:	189a      	adds	r2, r3, r2
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	3304      	adds	r3, #4
 8006fa4:	0019      	movs	r1, r3
 8006fa6:	0010      	movs	r0, r2
 8006fa8:	f7ff f849 	bl	800603e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb0:	4b1a      	ldr	r3, [pc, #104]	; (800701c <xTaskIncrementTick+0x15c>)
 8006fb2:	681b      	ldr	r3, [r3, #0]
 8006fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d3b3      	bcc.n	8006f22 <xTaskIncrementTick+0x62>
						{
							xSwitchRequired = pdTRUE;
 8006fba:	2301      	movs	r3, #1
 8006fbc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006fbe:	e7b0      	b.n	8006f22 <xTaskIncrementTick+0x62>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006fc0:	4b16      	ldr	r3, [pc, #88]	; (800701c <xTaskIncrementTick+0x15c>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fc6:	4914      	ldr	r1, [pc, #80]	; (8007018 <xTaskIncrementTick+0x158>)
 8006fc8:	0013      	movs	r3, r2
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	189b      	adds	r3, r3, r2
 8006fce:	009b      	lsls	r3, r3, #2
 8006fd0:	585b      	ldr	r3, [r3, r1]
 8006fd2:	2b01      	cmp	r3, #1
 8006fd4:	d907      	bls.n	8006fe6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	617b      	str	r3, [r7, #20]
 8006fda:	e004      	b.n	8006fe6 <xTaskIncrementTick+0x126>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006fdc:	4b10      	ldr	r3, [pc, #64]	; (8007020 <xTaskIncrementTick+0x160>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	1c5a      	adds	r2, r3, #1
 8006fe2:	4b0f      	ldr	r3, [pc, #60]	; (8007020 <xTaskIncrementTick+0x160>)
 8006fe4:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006fe6:	4b0f      	ldr	r3, [pc, #60]	; (8007024 <xTaskIncrementTick+0x164>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d001      	beq.n	8006ff2 <xTaskIncrementTick+0x132>
		{
			xSwitchRequired = pdTRUE;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006ff2:	697b      	ldr	r3, [r7, #20]
}
 8006ff4:	0018      	movs	r0, r3
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b006      	add	sp, #24
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	20000ce0 	.word	0x20000ce0
 8007000:	20000cbc 	.word	0x20000cbc
 8007004:	20000c70 	.word	0x20000c70
 8007008:	20000c74 	.word	0x20000c74
 800700c:	20000cd0 	.word	0x20000cd0
 8007010:	20000cd8 	.word	0x20000cd8
 8007014:	20000cc0 	.word	0x20000cc0
 8007018:	200007e8 	.word	0x200007e8
 800701c:	200007e4 	.word	0x200007e4
 8007020:	20000cc8 	.word	0x20000cc8
 8007024:	20000ccc 	.word	0x20000ccc

08007028 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800702e:	4b22      	ldr	r3, [pc, #136]	; (80070b8 <vTaskSwitchContext+0x90>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d003      	beq.n	800703e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007036:	4b21      	ldr	r3, [pc, #132]	; (80070bc <vTaskSwitchContext+0x94>)
 8007038:	2201      	movs	r2, #1
 800703a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800703c:	e037      	b.n	80070ae <vTaskSwitchContext+0x86>
		xYieldPending = pdFALSE;
 800703e:	4b1f      	ldr	r3, [pc, #124]	; (80070bc <vTaskSwitchContext+0x94>)
 8007040:	2200      	movs	r2, #0
 8007042:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8007044:	4b1e      	ldr	r3, [pc, #120]	; (80070c0 <vTaskSwitchContext+0x98>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	607b      	str	r3, [r7, #4]
 800704a:	e007      	b.n	800705c <vTaskSwitchContext+0x34>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d101      	bne.n	8007056 <vTaskSwitchContext+0x2e>
 8007052:	b672      	cpsid	i
 8007054:	e7fe      	b.n	8007054 <vTaskSwitchContext+0x2c>
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	3b01      	subs	r3, #1
 800705a:	607b      	str	r3, [r7, #4]
 800705c:	4919      	ldr	r1, [pc, #100]	; (80070c4 <vTaskSwitchContext+0x9c>)
 800705e:	687a      	ldr	r2, [r7, #4]
 8007060:	0013      	movs	r3, r2
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	189b      	adds	r3, r3, r2
 8007066:	009b      	lsls	r3, r3, #2
 8007068:	585b      	ldr	r3, [r3, r1]
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0ee      	beq.n	800704c <vTaskSwitchContext+0x24>
 800706e:	687a      	ldr	r2, [r7, #4]
 8007070:	0013      	movs	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	189b      	adds	r3, r3, r2
 8007076:	009b      	lsls	r3, r3, #2
 8007078:	4a12      	ldr	r2, [pc, #72]	; (80070c4 <vTaskSwitchContext+0x9c>)
 800707a:	189b      	adds	r3, r3, r2
 800707c:	603b      	str	r3, [r7, #0]
 800707e:	683b      	ldr	r3, [r7, #0]
 8007080:	685b      	ldr	r3, [r3, #4]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	605a      	str	r2, [r3, #4]
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	683b      	ldr	r3, [r7, #0]
 800708e:	3308      	adds	r3, #8
 8007090:	429a      	cmp	r2, r3
 8007092:	d104      	bne.n	800709e <vTaskSwitchContext+0x76>
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	685a      	ldr	r2, [r3, #4]
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	605a      	str	r2, [r3, #4]
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	685b      	ldr	r3, [r3, #4]
 80070a2:	68da      	ldr	r2, [r3, #12]
 80070a4:	4b08      	ldr	r3, [pc, #32]	; (80070c8 <vTaskSwitchContext+0xa0>)
 80070a6:	601a      	str	r2, [r3, #0]
 80070a8:	4b05      	ldr	r3, [pc, #20]	; (80070c0 <vTaskSwitchContext+0x98>)
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	601a      	str	r2, [r3, #0]
}
 80070ae:	46c0      	nop			; (mov r8, r8)
 80070b0:	46bd      	mov	sp, r7
 80070b2:	b002      	add	sp, #8
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	46c0      	nop			; (mov r8, r8)
 80070b8:	20000ce0 	.word	0x20000ce0
 80070bc:	20000ccc 	.word	0x20000ccc
 80070c0:	20000cc0 	.word	0x20000cc0
 80070c4:	200007e8 	.word	0x200007e8
 80070c8:	200007e4 	.word	0x200007e4

080070cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80070cc:	b580      	push	{r7, lr}
 80070ce:	b082      	sub	sp, #8
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
 80070d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2b00      	cmp	r3, #0
 80070da:	d101      	bne.n	80070e0 <vTaskPlaceOnEventList+0x14>
 80070dc:	b672      	cpsid	i
 80070de:	e7fe      	b.n	80070de <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80070e0:	4b08      	ldr	r3, [pc, #32]	; (8007104 <vTaskPlaceOnEventList+0x38>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	3318      	adds	r3, #24
 80070e6:	001a      	movs	r2, r3
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	0011      	movs	r1, r2
 80070ec:	0018      	movs	r0, r3
 80070ee:	f7fe ffc8 	bl	8006082 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	2101      	movs	r1, #1
 80070f6:	0018      	movs	r0, r3
 80070f8:	f000 fa3c 	bl	8007574 <prvAddCurrentTaskToDelayedList>
}
 80070fc:	46c0      	nop			; (mov r8, r8)
 80070fe:	46bd      	mov	sp, r7
 8007100:	b002      	add	sp, #8
 8007102:	bd80      	pop	{r7, pc}
 8007104:	200007e4 	.word	0x200007e4

08007108 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	60f8      	str	r0, [r7, #12]
 8007110:	60b9      	str	r1, [r7, #8]
 8007112:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <vTaskPlaceOnEventListRestricted+0x16>
 800711a:	b672      	cpsid	i
 800711c:	e7fe      	b.n	800711c <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800711e:	4b0c      	ldr	r3, [pc, #48]	; (8007150 <vTaskPlaceOnEventListRestricted+0x48>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	3318      	adds	r3, #24
 8007124:	001a      	movs	r2, r3
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	0011      	movs	r1, r2
 800712a:	0018      	movs	r0, r3
 800712c:	f7fe ff87 	bl	800603e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <vTaskPlaceOnEventListRestricted+0x34>
		{
			xTicksToWait = portMAX_DELAY;
 8007136:	2301      	movs	r3, #1
 8007138:	425b      	negs	r3, r3
 800713a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	0011      	movs	r1, r2
 8007142:	0018      	movs	r0, r3
 8007144:	f000 fa16 	bl	8007574 <prvAddCurrentTaskToDelayedList>
	}
 8007148:	46c0      	nop			; (mov r8, r8)
 800714a:	46bd      	mov	sp, r7
 800714c:	b004      	add	sp, #16
 800714e:	bd80      	pop	{r7, pc}
 8007150:	200007e4 	.word	0x200007e4

08007154 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007154:	b580      	push	{r7, lr}
 8007156:	b084      	sub	sp, #16
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	68db      	ldr	r3, [r3, #12]
 8007162:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d101      	bne.n	800716e <xTaskRemoveFromEventList+0x1a>
 800716a:	b672      	cpsid	i
 800716c:	e7fe      	b.n	800716c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800716e:	68bb      	ldr	r3, [r7, #8]
 8007170:	3318      	adds	r3, #24
 8007172:	0018      	movs	r0, r3
 8007174:	f7fe ffbb 	bl	80060ee <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007178:	4b1e      	ldr	r3, [pc, #120]	; (80071f4 <xTaskRemoveFromEventList+0xa0>)
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	2b00      	cmp	r3, #0
 800717e:	d11d      	bne.n	80071bc <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007180:	68bb      	ldr	r3, [r7, #8]
 8007182:	3304      	adds	r3, #4
 8007184:	0018      	movs	r0, r3
 8007186:	f7fe ffb2 	bl	80060ee <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800718e:	4b1a      	ldr	r3, [pc, #104]	; (80071f8 <xTaskRemoveFromEventList+0xa4>)
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	429a      	cmp	r2, r3
 8007194:	d903      	bls.n	800719e <xTaskRemoveFromEventList+0x4a>
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800719a:	4b17      	ldr	r3, [pc, #92]	; (80071f8 <xTaskRemoveFromEventList+0xa4>)
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	68bb      	ldr	r3, [r7, #8]
 80071a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071a2:	0013      	movs	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	189b      	adds	r3, r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	4a14      	ldr	r2, [pc, #80]	; (80071fc <xTaskRemoveFromEventList+0xa8>)
 80071ac:	189a      	adds	r2, r3, r2
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	3304      	adds	r3, #4
 80071b2:	0019      	movs	r1, r3
 80071b4:	0010      	movs	r0, r2
 80071b6:	f7fe ff42 	bl	800603e <vListInsertEnd>
 80071ba:	e007      	b.n	80071cc <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80071bc:	68bb      	ldr	r3, [r7, #8]
 80071be:	3318      	adds	r3, #24
 80071c0:	001a      	movs	r2, r3
 80071c2:	4b0f      	ldr	r3, [pc, #60]	; (8007200 <xTaskRemoveFromEventList+0xac>)
 80071c4:	0011      	movs	r1, r2
 80071c6:	0018      	movs	r0, r3
 80071c8:	f7fe ff39 	bl	800603e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071cc:	68bb      	ldr	r3, [r7, #8]
 80071ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071d0:	4b0c      	ldr	r3, [pc, #48]	; (8007204 <xTaskRemoveFromEventList+0xb0>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d905      	bls.n	80071e6 <xTaskRemoveFromEventList+0x92>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80071da:	2301      	movs	r3, #1
 80071dc:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80071de:	4b0a      	ldr	r3, [pc, #40]	; (8007208 <xTaskRemoveFromEventList+0xb4>)
 80071e0:	2201      	movs	r2, #1
 80071e2:	601a      	str	r2, [r3, #0]
 80071e4:	e001      	b.n	80071ea <xTaskRemoveFromEventList+0x96>
	}
	else
	{
		xReturn = pdFALSE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80071ea:	68fb      	ldr	r3, [r7, #12]
}
 80071ec:	0018      	movs	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	b004      	add	sp, #16
 80071f2:	bd80      	pop	{r7, pc}
 80071f4:	20000ce0 	.word	0x20000ce0
 80071f8:	20000cc0 	.word	0x20000cc0
 80071fc:	200007e8 	.word	0x200007e8
 8007200:	20000c78 	.word	0x20000c78
 8007204:	200007e4 	.word	0x200007e4
 8007208:	20000ccc 	.word	0x20000ccc

0800720c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b082      	sub	sp, #8
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007214:	4b05      	ldr	r3, [pc, #20]	; (800722c <vTaskInternalSetTimeOutState+0x20>)
 8007216:	681a      	ldr	r2, [r3, #0]
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800721c:	4b04      	ldr	r3, [pc, #16]	; (8007230 <vTaskInternalSetTimeOutState+0x24>)
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	605a      	str	r2, [r3, #4]
}
 8007224:	46c0      	nop			; (mov r8, r8)
 8007226:	46bd      	mov	sp, r7
 8007228:	b002      	add	sp, #8
 800722a:	bd80      	pop	{r7, pc}
 800722c:	20000cd0 	.word	0x20000cd0
 8007230:	20000cbc 	.word	0x20000cbc

08007234 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	6078      	str	r0, [r7, #4]
 800723c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d101      	bne.n	8007248 <xTaskCheckForTimeOut+0x14>
 8007244:	b672      	cpsid	i
 8007246:	e7fe      	b.n	8007246 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8007248:	683b      	ldr	r3, [r7, #0]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d101      	bne.n	8007252 <xTaskCheckForTimeOut+0x1e>
 800724e:	b672      	cpsid	i
 8007250:	e7fe      	b.n	8007250 <xTaskCheckForTimeOut+0x1c>

	taskENTER_CRITICAL();
 8007252:	f000 fd55 	bl	8007d00 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007256:	4b1d      	ldr	r3, [pc, #116]	; (80072cc <xTaskCheckForTimeOut+0x98>)
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	1ad3      	subs	r3, r2, r3
 8007264:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	3301      	adds	r3, #1
 800726c:	d102      	bne.n	8007274 <xTaskCheckForTimeOut+0x40>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800726e:	2300      	movs	r3, #0
 8007270:	617b      	str	r3, [r7, #20]
 8007272:	e024      	b.n	80072be <xTaskCheckForTimeOut+0x8a>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	4b15      	ldr	r3, [pc, #84]	; (80072d0 <xTaskCheckForTimeOut+0x9c>)
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	429a      	cmp	r2, r3
 800727e:	d007      	beq.n	8007290 <xTaskCheckForTimeOut+0x5c>
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	685b      	ldr	r3, [r3, #4]
 8007284:	693a      	ldr	r2, [r7, #16]
 8007286:	429a      	cmp	r2, r3
 8007288:	d302      	bcc.n	8007290 <xTaskCheckForTimeOut+0x5c>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800728a:	2301      	movs	r3, #1
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	e016      	b.n	80072be <xTaskCheckForTimeOut+0x8a>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	68fa      	ldr	r2, [r7, #12]
 8007296:	429a      	cmp	r2, r3
 8007298:	d20c      	bcs.n	80072b4 <xTaskCheckForTimeOut+0x80>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	681a      	ldr	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	1ad2      	subs	r2, r2, r3
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f7ff ffaf 	bl	800720c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80072ae:	2300      	movs	r3, #0
 80072b0:	617b      	str	r3, [r7, #20]
 80072b2:	e004      	b.n	80072be <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			*pxTicksToWait = 0;
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	2200      	movs	r2, #0
 80072b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80072ba:	2301      	movs	r3, #1
 80072bc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80072be:	f000 fd31 	bl	8007d24 <vPortExitCritical>

	return xReturn;
 80072c2:	697b      	ldr	r3, [r7, #20]
}
 80072c4:	0018      	movs	r0, r3
 80072c6:	46bd      	mov	sp, r7
 80072c8:	b006      	add	sp, #24
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	20000cbc 	.word	0x20000cbc
 80072d0:	20000cd0 	.word	0x20000cd0

080072d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80072d8:	4b02      	ldr	r3, [pc, #8]	; (80072e4 <vTaskMissedYield+0x10>)
 80072da:	2201      	movs	r2, #1
 80072dc:	601a      	str	r2, [r3, #0]
}
 80072de:	46c0      	nop			; (mov r8, r8)
 80072e0:	46bd      	mov	sp, r7
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	20000ccc 	.word	0x20000ccc

080072e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b082      	sub	sp, #8
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80072f0:	f000 f84e 	bl	8007390 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80072f4:	4b03      	ldr	r3, [pc, #12]	; (8007304 <prvIdleTask+0x1c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d9f9      	bls.n	80072f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80072fc:	f000 fcf0 	bl	8007ce0 <vPortYield>
		prvCheckTasksWaitingTermination();
 8007300:	e7f6      	b.n	80072f0 <prvIdleTask+0x8>
 8007302:	46c0      	nop			; (mov r8, r8)
 8007304:	200007e8 	.word	0x200007e8

08007308 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b082      	sub	sp, #8
 800730c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800730e:	2300      	movs	r3, #0
 8007310:	607b      	str	r3, [r7, #4]
 8007312:	e00c      	b.n	800732e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007314:	687a      	ldr	r2, [r7, #4]
 8007316:	0013      	movs	r3, r2
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	189b      	adds	r3, r3, r2
 800731c:	009b      	lsls	r3, r3, #2
 800731e:	4a14      	ldr	r2, [pc, #80]	; (8007370 <prvInitialiseTaskLists+0x68>)
 8007320:	189b      	adds	r3, r3, r2
 8007322:	0018      	movs	r0, r3
 8007324:	f7fe fe62 	bl	8005fec <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	3301      	adds	r3, #1
 800732c:	607b      	str	r3, [r7, #4]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2b37      	cmp	r3, #55	; 0x37
 8007332:	d9ef      	bls.n	8007314 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007334:	4b0f      	ldr	r3, [pc, #60]	; (8007374 <prvInitialiseTaskLists+0x6c>)
 8007336:	0018      	movs	r0, r3
 8007338:	f7fe fe58 	bl	8005fec <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800733c:	4b0e      	ldr	r3, [pc, #56]	; (8007378 <prvInitialiseTaskLists+0x70>)
 800733e:	0018      	movs	r0, r3
 8007340:	f7fe fe54 	bl	8005fec <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007344:	4b0d      	ldr	r3, [pc, #52]	; (800737c <prvInitialiseTaskLists+0x74>)
 8007346:	0018      	movs	r0, r3
 8007348:	f7fe fe50 	bl	8005fec <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800734c:	4b0c      	ldr	r3, [pc, #48]	; (8007380 <prvInitialiseTaskLists+0x78>)
 800734e:	0018      	movs	r0, r3
 8007350:	f7fe fe4c 	bl	8005fec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007354:	4b0b      	ldr	r3, [pc, #44]	; (8007384 <prvInitialiseTaskLists+0x7c>)
 8007356:	0018      	movs	r0, r3
 8007358:	f7fe fe48 	bl	8005fec <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800735c:	4b0a      	ldr	r3, [pc, #40]	; (8007388 <prvInitialiseTaskLists+0x80>)
 800735e:	4a05      	ldr	r2, [pc, #20]	; (8007374 <prvInitialiseTaskLists+0x6c>)
 8007360:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007362:	4b0a      	ldr	r3, [pc, #40]	; (800738c <prvInitialiseTaskLists+0x84>)
 8007364:	4a04      	ldr	r2, [pc, #16]	; (8007378 <prvInitialiseTaskLists+0x70>)
 8007366:	601a      	str	r2, [r3, #0]
}
 8007368:	46c0      	nop			; (mov r8, r8)
 800736a:	46bd      	mov	sp, r7
 800736c:	b002      	add	sp, #8
 800736e:	bd80      	pop	{r7, pc}
 8007370:	200007e8 	.word	0x200007e8
 8007374:	20000c48 	.word	0x20000c48
 8007378:	20000c5c 	.word	0x20000c5c
 800737c:	20000c78 	.word	0x20000c78
 8007380:	20000c8c 	.word	0x20000c8c
 8007384:	20000ca4 	.word	0x20000ca4
 8007388:	20000c70 	.word	0x20000c70
 800738c:	20000c74 	.word	0x20000c74

08007390 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b082      	sub	sp, #8
 8007394:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007396:	e01a      	b.n	80073ce <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 8007398:	f000 fcb2 	bl	8007d00 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800739c:	4b10      	ldr	r3, [pc, #64]	; (80073e0 <prvCheckTasksWaitingTermination+0x50>)
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	68db      	ldr	r3, [r3, #12]
 80073a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	3304      	adds	r3, #4
 80073a8:	0018      	movs	r0, r3
 80073aa:	f7fe fea0 	bl	80060ee <uxListRemove>
				--uxCurrentNumberOfTasks;
 80073ae:	4b0d      	ldr	r3, [pc, #52]	; (80073e4 <prvCheckTasksWaitingTermination+0x54>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	1e5a      	subs	r2, r3, #1
 80073b4:	4b0b      	ldr	r3, [pc, #44]	; (80073e4 <prvCheckTasksWaitingTermination+0x54>)
 80073b6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80073b8:	4b0b      	ldr	r3, [pc, #44]	; (80073e8 <prvCheckTasksWaitingTermination+0x58>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	1e5a      	subs	r2, r3, #1
 80073be:	4b0a      	ldr	r3, [pc, #40]	; (80073e8 <prvCheckTasksWaitingTermination+0x58>)
 80073c0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80073c2:	f000 fcaf 	bl	8007d24 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	0018      	movs	r0, r3
 80073ca:	f000 f80f 	bl	80073ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80073ce:	4b06      	ldr	r3, [pc, #24]	; (80073e8 <prvCheckTasksWaitingTermination+0x58>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e0      	bne.n	8007398 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80073d6:	46c0      	nop			; (mov r8, r8)
 80073d8:	46bd      	mov	sp, r7
 80073da:	b002      	add	sp, #8
 80073dc:	bd80      	pop	{r7, pc}
 80073de:	46c0      	nop			; (mov r8, r8)
 80073e0:	20000c8c 	.word	0x20000c8c
 80073e4:	20000cb8 	.word	0x20000cb8
 80073e8:	20000ca0 	.word	0x20000ca0

080073ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2259      	movs	r2, #89	; 0x59
 80073f8:	5c9b      	ldrb	r3, [r3, r2]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d109      	bne.n	8007412 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007402:	0018      	movs	r0, r3
 8007404:	f000 fdba 	bl	8007f7c <vPortFree>
				vPortFree( pxTCB );
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	0018      	movs	r0, r3
 800740c:	f000 fdb6 	bl	8007f7c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007410:	e010      	b.n	8007434 <prvDeleteTCB+0x48>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	2259      	movs	r2, #89	; 0x59
 8007416:	5c9b      	ldrb	r3, [r3, r2]
 8007418:	2b01      	cmp	r3, #1
 800741a:	d104      	bne.n	8007426 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	0018      	movs	r0, r3
 8007420:	f000 fdac 	bl	8007f7c <vPortFree>
	}
 8007424:	e006      	b.n	8007434 <prvDeleteTCB+0x48>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	2259      	movs	r2, #89	; 0x59
 800742a:	5c9b      	ldrb	r3, [r3, r2]
 800742c:	2b02      	cmp	r3, #2
 800742e:	d001      	beq.n	8007434 <prvDeleteTCB+0x48>
 8007430:	b672      	cpsid	i
 8007432:	e7fe      	b.n	8007432 <prvDeleteTCB+0x46>
	}
 8007434:	46c0      	nop			; (mov r8, r8)
 8007436:	46bd      	mov	sp, r7
 8007438:	b002      	add	sp, #8
 800743a:	bd80      	pop	{r7, pc}

0800743c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b082      	sub	sp, #8
 8007440:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007442:	4b0e      	ldr	r3, [pc, #56]	; (800747c <prvResetNextTaskUnblockTime+0x40>)
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <prvResetNextTaskUnblockTime+0x14>
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <prvResetNextTaskUnblockTime+0x16>
 8007450:	2300      	movs	r3, #0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d004      	beq.n	8007460 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007456:	4b0a      	ldr	r3, [pc, #40]	; (8007480 <prvResetNextTaskUnblockTime+0x44>)
 8007458:	2201      	movs	r2, #1
 800745a:	4252      	negs	r2, r2
 800745c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800745e:	e008      	b.n	8007472 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007460:	4b06      	ldr	r3, [pc, #24]	; (800747c <prvResetNextTaskUnblockTime+0x40>)
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	68db      	ldr	r3, [r3, #12]
 8007468:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	685a      	ldr	r2, [r3, #4]
 800746e:	4b04      	ldr	r3, [pc, #16]	; (8007480 <prvResetNextTaskUnblockTime+0x44>)
 8007470:	601a      	str	r2, [r3, #0]
}
 8007472:	46c0      	nop			; (mov r8, r8)
 8007474:	46bd      	mov	sp, r7
 8007476:	b002      	add	sp, #8
 8007478:	bd80      	pop	{r7, pc}
 800747a:	46c0      	nop			; (mov r8, r8)
 800747c:	20000c70 	.word	0x20000c70
 8007480:	20000cd8 	.word	0x20000cd8

08007484 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007484:	b580      	push	{r7, lr}
 8007486:	b082      	sub	sp, #8
 8007488:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800748a:	4b0a      	ldr	r3, [pc, #40]	; (80074b4 <xTaskGetSchedulerState+0x30>)
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d102      	bne.n	8007498 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007492:	2301      	movs	r3, #1
 8007494:	607b      	str	r3, [r7, #4]
 8007496:	e008      	b.n	80074aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007498:	4b07      	ldr	r3, [pc, #28]	; (80074b8 <xTaskGetSchedulerState+0x34>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d102      	bne.n	80074a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80074a0:	2302      	movs	r3, #2
 80074a2:	607b      	str	r3, [r7, #4]
 80074a4:	e001      	b.n	80074aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80074a6:	2300      	movs	r3, #0
 80074a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80074aa:	687b      	ldr	r3, [r7, #4]
	}
 80074ac:	0018      	movs	r0, r3
 80074ae:	46bd      	mov	sp, r7
 80074b0:	b002      	add	sp, #8
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	20000cc4 	.word	0x20000cc4
 80074b8:	20000ce0 	.word	0x20000ce0

080074bc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b084      	sub	sp, #16
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80074c8:	2300      	movs	r3, #0
 80074ca:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d044      	beq.n	800755c <xTaskPriorityDisinherit+0xa0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80074d2:	4b25      	ldr	r3, [pc, #148]	; (8007568 <xTaskPriorityDisinherit+0xac>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d001      	beq.n	80074e0 <xTaskPriorityDisinherit+0x24>
 80074dc:	b672      	cpsid	i
 80074de:	e7fe      	b.n	80074de <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d101      	bne.n	80074ec <xTaskPriorityDisinherit+0x30>
 80074e8:	b672      	cpsid	i
 80074ea:	e7fe      	b.n	80074ea <xTaskPriorityDisinherit+0x2e>
			( pxTCB->uxMutexesHeld )--;
 80074ec:	68bb      	ldr	r3, [r7, #8]
 80074ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074f0:	1e5a      	subs	r2, r3, #1
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074fa:	68bb      	ldr	r3, [r7, #8]
 80074fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074fe:	429a      	cmp	r2, r3
 8007500:	d02c      	beq.n	800755c <xTaskPriorityDisinherit+0xa0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007506:	2b00      	cmp	r3, #0
 8007508:	d128      	bne.n	800755c <xTaskPriorityDisinherit+0xa0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	3304      	adds	r3, #4
 800750e:	0018      	movs	r0, r3
 8007510:	f7fe fded 	bl	80060ee <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007520:	2238      	movs	r2, #56	; 0x38
 8007522:	1ad2      	subs	r2, r2, r3
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800752c:	4b0f      	ldr	r3, [pc, #60]	; (800756c <xTaskPriorityDisinherit+0xb0>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	429a      	cmp	r2, r3
 8007532:	d903      	bls.n	800753c <xTaskPriorityDisinherit+0x80>
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007538:	4b0c      	ldr	r3, [pc, #48]	; (800756c <xTaskPriorityDisinherit+0xb0>)
 800753a:	601a      	str	r2, [r3, #0]
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007540:	0013      	movs	r3, r2
 8007542:	009b      	lsls	r3, r3, #2
 8007544:	189b      	adds	r3, r3, r2
 8007546:	009b      	lsls	r3, r3, #2
 8007548:	4a09      	ldr	r2, [pc, #36]	; (8007570 <xTaskPriorityDisinherit+0xb4>)
 800754a:	189a      	adds	r2, r3, r2
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	3304      	adds	r3, #4
 8007550:	0019      	movs	r1, r3
 8007552:	0010      	movs	r0, r2
 8007554:	f7fe fd73 	bl	800603e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8007558:	2301      	movs	r3, #1
 800755a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800755c:	68fb      	ldr	r3, [r7, #12]
	}
 800755e:	0018      	movs	r0, r3
 8007560:	46bd      	mov	sp, r7
 8007562:	b004      	add	sp, #16
 8007564:	bd80      	pop	{r7, pc}
 8007566:	46c0      	nop			; (mov r8, r8)
 8007568:	200007e4 	.word	0x200007e4
 800756c:	20000cc0 	.word	0x20000cc0
 8007570:	200007e8 	.word	0x200007e8

08007574 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b084      	sub	sp, #16
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800757e:	4b21      	ldr	r3, [pc, #132]	; (8007604 <prvAddCurrentTaskToDelayedList+0x90>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007584:	4b20      	ldr	r3, [pc, #128]	; (8007608 <prvAddCurrentTaskToDelayedList+0x94>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	3304      	adds	r3, #4
 800758a:	0018      	movs	r0, r3
 800758c:	f7fe fdaf 	bl	80060ee <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	3301      	adds	r3, #1
 8007594:	d10b      	bne.n	80075ae <prvAddCurrentTaskToDelayedList+0x3a>
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d008      	beq.n	80075ae <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800759c:	4b1a      	ldr	r3, [pc, #104]	; (8007608 <prvAddCurrentTaskToDelayedList+0x94>)
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	1d1a      	adds	r2, r3, #4
 80075a2:	4b1a      	ldr	r3, [pc, #104]	; (800760c <prvAddCurrentTaskToDelayedList+0x98>)
 80075a4:	0011      	movs	r1, r2
 80075a6:	0018      	movs	r0, r3
 80075a8:	f7fe fd49 	bl	800603e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80075ac:	e026      	b.n	80075fc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80075ae:	68fa      	ldr	r2, [r7, #12]
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	18d3      	adds	r3, r2, r3
 80075b4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80075b6:	4b14      	ldr	r3, [pc, #80]	; (8007608 <prvAddCurrentTaskToDelayedList+0x94>)
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	68ba      	ldr	r2, [r7, #8]
 80075bc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80075be:	68ba      	ldr	r2, [r7, #8]
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	d209      	bcs.n	80075da <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075c6:	4b12      	ldr	r3, [pc, #72]	; (8007610 <prvAddCurrentTaskToDelayedList+0x9c>)
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	4b0f      	ldr	r3, [pc, #60]	; (8007608 <prvAddCurrentTaskToDelayedList+0x94>)
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	3304      	adds	r3, #4
 80075d0:	0019      	movs	r1, r3
 80075d2:	0010      	movs	r0, r2
 80075d4:	f7fe fd55 	bl	8006082 <vListInsert>
}
 80075d8:	e010      	b.n	80075fc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80075da:	4b0e      	ldr	r3, [pc, #56]	; (8007614 <prvAddCurrentTaskToDelayedList+0xa0>)
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	4b0a      	ldr	r3, [pc, #40]	; (8007608 <prvAddCurrentTaskToDelayedList+0x94>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	3304      	adds	r3, #4
 80075e4:	0019      	movs	r1, r3
 80075e6:	0010      	movs	r0, r2
 80075e8:	f7fe fd4b 	bl	8006082 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80075ec:	4b0a      	ldr	r3, [pc, #40]	; (8007618 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68ba      	ldr	r2, [r7, #8]
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d202      	bcs.n	80075fc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80075f6:	4b08      	ldr	r3, [pc, #32]	; (8007618 <prvAddCurrentTaskToDelayedList+0xa4>)
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	601a      	str	r2, [r3, #0]
}
 80075fc:	46c0      	nop			; (mov r8, r8)
 80075fe:	46bd      	mov	sp, r7
 8007600:	b004      	add	sp, #16
 8007602:	bd80      	pop	{r7, pc}
 8007604:	20000cbc 	.word	0x20000cbc
 8007608:	200007e4 	.word	0x200007e4
 800760c:	20000ca4 	.word	0x20000ca4
 8007610:	20000c74 	.word	0x20000c74
 8007614:	20000c70 	.word	0x20000c70
 8007618:	20000cd8 	.word	0x20000cd8

0800761c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800761c:	b590      	push	{r4, r7, lr}
 800761e:	b089      	sub	sp, #36	; 0x24
 8007620:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8007622:	2300      	movs	r3, #0
 8007624:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8007626:	f000 fa8b 	bl	8007b40 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800762a:	4b17      	ldr	r3, [pc, #92]	; (8007688 <xTimerCreateTimerTask+0x6c>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d020      	beq.n	8007674 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8007632:	2300      	movs	r3, #0
 8007634:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8007636:	2300      	movs	r3, #0
 8007638:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800763a:	003a      	movs	r2, r7
 800763c:	1d39      	adds	r1, r7, #4
 800763e:	2308      	movs	r3, #8
 8007640:	18fb      	adds	r3, r7, r3
 8007642:	0018      	movs	r0, r3
 8007644:	f7fe fcba 	bl	8005fbc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8007648:	683c      	ldr	r4, [r7, #0]
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	68ba      	ldr	r2, [r7, #8]
 800764e:	490f      	ldr	r1, [pc, #60]	; (800768c <xTimerCreateTimerTask+0x70>)
 8007650:	480f      	ldr	r0, [pc, #60]	; (8007690 <xTimerCreateTimerTask+0x74>)
 8007652:	9202      	str	r2, [sp, #8]
 8007654:	9301      	str	r3, [sp, #4]
 8007656:	2302      	movs	r3, #2
 8007658:	9300      	str	r3, [sp, #0]
 800765a:	2300      	movs	r3, #0
 800765c:	0022      	movs	r2, r4
 800765e:	f7ff f996 	bl	800698e <xTaskCreateStatic>
 8007662:	0002      	movs	r2, r0
 8007664:	4b0b      	ldr	r3, [pc, #44]	; (8007694 <xTimerCreateTimerTask+0x78>)
 8007666:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8007668:	4b0a      	ldr	r3, [pc, #40]	; (8007694 <xTimerCreateTimerTask+0x78>)
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	2b00      	cmp	r3, #0
 800766e:	d001      	beq.n	8007674 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8007670:	2301      	movs	r3, #1
 8007672:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d101      	bne.n	800767e <xTimerCreateTimerTask+0x62>
 800767a:	b672      	cpsid	i
 800767c:	e7fe      	b.n	800767c <xTimerCreateTimerTask+0x60>
	return xReturn;
 800767e:	68fb      	ldr	r3, [r7, #12]
}
 8007680:	0018      	movs	r0, r3
 8007682:	46bd      	mov	sp, r7
 8007684:	b005      	add	sp, #20
 8007686:	bd90      	pop	{r4, r7, pc}
 8007688:	20000d14 	.word	0x20000d14
 800768c:	08008254 	.word	0x08008254
 8007690:	080077a1 	.word	0x080077a1
 8007694:	20000d18 	.word	0x20000d18

08007698 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08a      	sub	sp, #40	; 0x28
 800769c:	af00      	add	r7, sp, #0
 800769e:	60f8      	str	r0, [r7, #12]
 80076a0:	60b9      	str	r1, [r7, #8]
 80076a2:	607a      	str	r2, [r7, #4]
 80076a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80076a6:	2300      	movs	r3, #0
 80076a8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d101      	bne.n	80076b4 <xTimerGenericCommand+0x1c>
 80076b0:	b672      	cpsid	i
 80076b2:	e7fe      	b.n	80076b2 <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80076b4:	4b1d      	ldr	r3, [pc, #116]	; (800772c <xTimerGenericCommand+0x94>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d031      	beq.n	8007720 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80076bc:	2114      	movs	r1, #20
 80076be:	187b      	adds	r3, r7, r1
 80076c0:	68ba      	ldr	r2, [r7, #8]
 80076c2:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80076c4:	187b      	adds	r3, r7, r1
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80076ca:	187b      	adds	r3, r7, r1
 80076cc:	68fa      	ldr	r2, [r7, #12]
 80076ce:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80076d0:	68bb      	ldr	r3, [r7, #8]
 80076d2:	2b05      	cmp	r3, #5
 80076d4:	dc1a      	bgt.n	800770c <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80076d6:	f7ff fed5 	bl	8007484 <xTaskGetSchedulerState>
 80076da:	0003      	movs	r3, r0
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d10a      	bne.n	80076f6 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80076e0:	4b12      	ldr	r3, [pc, #72]	; (800772c <xTimerGenericCommand+0x94>)
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80076e6:	2314      	movs	r3, #20
 80076e8:	18f9      	adds	r1, r7, r3
 80076ea:	2300      	movs	r3, #0
 80076ec:	f7fe fded 	bl	80062ca <xQueueGenericSend>
 80076f0:	0003      	movs	r3, r0
 80076f2:	627b      	str	r3, [r7, #36]	; 0x24
 80076f4:	e014      	b.n	8007720 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80076f6:	4b0d      	ldr	r3, [pc, #52]	; (800772c <xTimerGenericCommand+0x94>)
 80076f8:	6818      	ldr	r0, [r3, #0]
 80076fa:	2314      	movs	r3, #20
 80076fc:	18f9      	adds	r1, r7, r3
 80076fe:	2300      	movs	r3, #0
 8007700:	2200      	movs	r2, #0
 8007702:	f7fe fde2 	bl	80062ca <xQueueGenericSend>
 8007706:	0003      	movs	r3, r0
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
 800770a:	e009      	b.n	8007720 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800770c:	4b07      	ldr	r3, [pc, #28]	; (800772c <xTimerGenericCommand+0x94>)
 800770e:	6818      	ldr	r0, [r3, #0]
 8007710:	683a      	ldr	r2, [r7, #0]
 8007712:	2314      	movs	r3, #20
 8007714:	18f9      	adds	r1, r7, r3
 8007716:	2300      	movs	r3, #0
 8007718:	f7fe fe9b 	bl	8006452 <xQueueGenericSendFromISR>
 800771c:	0003      	movs	r3, r0
 800771e:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8007720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007722:	0018      	movs	r0, r3
 8007724:	46bd      	mov	sp, r7
 8007726:	b00a      	add	sp, #40	; 0x28
 8007728:	bd80      	pop	{r7, pc}
 800772a:	46c0      	nop			; (mov r8, r8)
 800772c:	20000d14 	.word	0x20000d14

08007730 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8007730:	b580      	push	{r7, lr}
 8007732:	b086      	sub	sp, #24
 8007734:	af02      	add	r7, sp, #8
 8007736:	6078      	str	r0, [r7, #4]
 8007738:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800773a:	4b18      	ldr	r3, [pc, #96]	; (800779c <prvProcessExpiredTimer+0x6c>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	3304      	adds	r3, #4
 8007748:	0018      	movs	r0, r3
 800774a:	f7fe fcd0 	bl	80060ee <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	69db      	ldr	r3, [r3, #28]
 8007752:	2b01      	cmp	r3, #1
 8007754:	d119      	bne.n	800778a <prvProcessExpiredTimer+0x5a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	699a      	ldr	r2, [r3, #24]
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	18d1      	adds	r1, r2, r3
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	683a      	ldr	r2, [r7, #0]
 8007762:	68f8      	ldr	r0, [r7, #12]
 8007764:	f000 f8b6 	bl	80078d4 <prvInsertTimerInActiveList>
 8007768:	1e03      	subs	r3, r0, #0
 800776a:	d00e      	beq.n	800778a <prvProcessExpiredTimer+0x5a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800776c:	687a      	ldr	r2, [r7, #4]
 800776e:	68f8      	ldr	r0, [r7, #12]
 8007770:	2300      	movs	r3, #0
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	2300      	movs	r3, #0
 8007776:	2100      	movs	r1, #0
 8007778:	f7ff ff8e 	bl	8007698 <xTimerGenericCommand>
 800777c:	0003      	movs	r3, r0
 800777e:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d101      	bne.n	800778a <prvProcessExpiredTimer+0x5a>
 8007786:	b672      	cpsid	i
 8007788:	e7fe      	b.n	8007788 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800778e:	68fa      	ldr	r2, [r7, #12]
 8007790:	0010      	movs	r0, r2
 8007792:	4798      	blx	r3
}
 8007794:	46c0      	nop			; (mov r8, r8)
 8007796:	46bd      	mov	sp, r7
 8007798:	b004      	add	sp, #16
 800779a:	bd80      	pop	{r7, pc}
 800779c:	20000d0c 	.word	0x20000d0c

080077a0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077a8:	2308      	movs	r3, #8
 80077aa:	18fb      	adds	r3, r7, r3
 80077ac:	0018      	movs	r0, r3
 80077ae:	f000 f851 	bl	8007854 <prvGetNextExpireTime>
 80077b2:	0003      	movs	r3, r0
 80077b4:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80077b6:	68ba      	ldr	r2, [r7, #8]
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	0011      	movs	r1, r2
 80077bc:	0018      	movs	r0, r3
 80077be:	f000 f803 	bl	80077c8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80077c2:	f000 f8c9 	bl	8007958 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80077c6:	e7ef      	b.n	80077a8 <prvTimerTask+0x8>

080077c8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b084      	sub	sp, #16
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
 80077d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80077d2:	f7ff facf 	bl	8006d74 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80077d6:	2308      	movs	r3, #8
 80077d8:	18fb      	adds	r3, r7, r3
 80077da:	0018      	movs	r0, r3
 80077dc:	f000 f85a 	bl	8007894 <prvSampleTimeNow>
 80077e0:	0003      	movs	r3, r0
 80077e2:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d129      	bne.n	800783e <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d10c      	bne.n	800780a <prvProcessTimerOrBlockTask+0x42>
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d808      	bhi.n	800780a <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 80077f8:	f7ff fac8 	bl	8006d8c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	0011      	movs	r1, r2
 8007802:	0018      	movs	r0, r3
 8007804:	f7ff ff94 	bl	8007730 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8007808:	e01b      	b.n	8007842 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d006      	beq.n	800781e <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007810:	4b0e      	ldr	r3, [pc, #56]	; (800784c <prvProcessTimerOrBlockTask+0x84>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	425a      	negs	r2, r3
 8007818:	4153      	adcs	r3, r2
 800781a:	b2db      	uxtb	r3, r3
 800781c:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800781e:	4b0c      	ldr	r3, [pc, #48]	; (8007850 <prvProcessTimerOrBlockTask+0x88>)
 8007820:	6818      	ldr	r0, [r3, #0]
 8007822:	687a      	ldr	r2, [r7, #4]
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	1ad3      	subs	r3, r2, r3
 8007828:	683a      	ldr	r2, [r7, #0]
 800782a:	0019      	movs	r1, r3
 800782c:	f7ff f87c 	bl	8006928 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8007830:	f7ff faac 	bl	8006d8c <xTaskResumeAll>
 8007834:	1e03      	subs	r3, r0, #0
 8007836:	d104      	bne.n	8007842 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 8007838:	f000 fa52 	bl	8007ce0 <vPortYield>
}
 800783c:	e001      	b.n	8007842 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 800783e:	f7ff faa5 	bl	8006d8c <xTaskResumeAll>
}
 8007842:	46c0      	nop			; (mov r8, r8)
 8007844:	46bd      	mov	sp, r7
 8007846:	b004      	add	sp, #16
 8007848:	bd80      	pop	{r7, pc}
 800784a:	46c0      	nop			; (mov r8, r8)
 800784c:	20000d10 	.word	0x20000d10
 8007850:	20000d14 	.word	0x20000d14

08007854 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b084      	sub	sp, #16
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800785c:	4b0c      	ldr	r3, [pc, #48]	; (8007890 <prvGetNextExpireTime+0x3c>)
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	425a      	negs	r2, r3
 8007864:	4153      	adcs	r3, r2
 8007866:	b2db      	uxtb	r3, r3
 8007868:	001a      	movs	r2, r3
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d105      	bne.n	8007882 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007876:	4b06      	ldr	r3, [pc, #24]	; (8007890 <prvGetNextExpireTime+0x3c>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	e001      	b.n	8007886 <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007882:	2300      	movs	r3, #0
 8007884:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007886:	68fb      	ldr	r3, [r7, #12]
}
 8007888:	0018      	movs	r0, r3
 800788a:	46bd      	mov	sp, r7
 800788c:	b004      	add	sp, #16
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20000d0c 	.word	0x20000d0c

08007894 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800789c:	f7ff fb02 	bl	8006ea4 <xTaskGetTickCount>
 80078a0:	0003      	movs	r3, r0
 80078a2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80078a4:	4b0a      	ldr	r3, [pc, #40]	; (80078d0 <prvSampleTimeNow+0x3c>)
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	68fa      	ldr	r2, [r7, #12]
 80078aa:	429a      	cmp	r2, r3
 80078ac:	d205      	bcs.n	80078ba <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80078ae:	f000 f8ed 	bl	8007a8c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2201      	movs	r2, #1
 80078b6:	601a      	str	r2, [r3, #0]
 80078b8:	e002      	b.n	80078c0 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	2200      	movs	r2, #0
 80078be:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80078c0:	4b03      	ldr	r3, [pc, #12]	; (80078d0 <prvSampleTimeNow+0x3c>)
 80078c2:	68fa      	ldr	r2, [r7, #12]
 80078c4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80078c6:	68fb      	ldr	r3, [r7, #12]
}
 80078c8:	0018      	movs	r0, r3
 80078ca:	46bd      	mov	sp, r7
 80078cc:	b004      	add	sp, #16
 80078ce:	bd80      	pop	{r7, pc}
 80078d0:	20000d1c 	.word	0x20000d1c

080078d4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80078d4:	b580      	push	{r7, lr}
 80078d6:	b086      	sub	sp, #24
 80078d8:	af00      	add	r7, sp, #0
 80078da:	60f8      	str	r0, [r7, #12]
 80078dc:	60b9      	str	r1, [r7, #8]
 80078de:	607a      	str	r2, [r7, #4]
 80078e0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80078e2:	2300      	movs	r3, #0
 80078e4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	68ba      	ldr	r2, [r7, #8]
 80078ea:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68fa      	ldr	r2, [r7, #12]
 80078f0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	429a      	cmp	r2, r3
 80078f8:	d812      	bhi.n	8007920 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	1ad2      	subs	r2, r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	699b      	ldr	r3, [r3, #24]
 8007904:	429a      	cmp	r2, r3
 8007906:	d302      	bcc.n	800790e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8007908:	2301      	movs	r3, #1
 800790a:	617b      	str	r3, [r7, #20]
 800790c:	e01b      	b.n	8007946 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800790e:	4b10      	ldr	r3, [pc, #64]	; (8007950 <prvInsertTimerInActiveList+0x7c>)
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	3304      	adds	r3, #4
 8007916:	0019      	movs	r1, r3
 8007918:	0010      	movs	r0, r2
 800791a:	f7fe fbb2 	bl	8006082 <vListInsert>
 800791e:	e012      	b.n	8007946 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007920:	687a      	ldr	r2, [r7, #4]
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	429a      	cmp	r2, r3
 8007926:	d206      	bcs.n	8007936 <prvInsertTimerInActiveList+0x62>
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	429a      	cmp	r2, r3
 800792e:	d302      	bcc.n	8007936 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007930:	2301      	movs	r3, #1
 8007932:	617b      	str	r3, [r7, #20]
 8007934:	e007      	b.n	8007946 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007936:	4b07      	ldr	r3, [pc, #28]	; (8007954 <prvInsertTimerInActiveList+0x80>)
 8007938:	681a      	ldr	r2, [r3, #0]
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	3304      	adds	r3, #4
 800793e:	0019      	movs	r1, r3
 8007940:	0010      	movs	r0, r2
 8007942:	f7fe fb9e 	bl	8006082 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007946:	697b      	ldr	r3, [r7, #20]
}
 8007948:	0018      	movs	r0, r3
 800794a:	46bd      	mov	sp, r7
 800794c:	b006      	add	sp, #24
 800794e:	bd80      	pop	{r7, pc}
 8007950:	20000d10 	.word	0x20000d10
 8007954:	20000d0c 	.word	0x20000d0c

08007958 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b08c      	sub	sp, #48	; 0x30
 800795c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800795e:	e082      	b.n	8007a66 <prvProcessReceivedCommands+0x10e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007960:	2308      	movs	r3, #8
 8007962:	18fb      	adds	r3, r7, r3
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	2b00      	cmp	r3, #0
 8007968:	da10      	bge.n	800798c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800796a:	2308      	movs	r3, #8
 800796c:	18fb      	adds	r3, r7, r3
 800796e:	3304      	adds	r3, #4
 8007970:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007974:	2b00      	cmp	r3, #0
 8007976:	d101      	bne.n	800797c <prvProcessReceivedCommands+0x24>
 8007978:	b672      	cpsid	i
 800797a:	e7fe      	b.n	800797a <prvProcessReceivedCommands+0x22>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800797c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800797e:	681a      	ldr	r2, [r3, #0]
 8007980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007982:	6858      	ldr	r0, [r3, #4]
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	0019      	movs	r1, r3
 800798a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800798c:	2308      	movs	r3, #8
 800798e:	18fb      	adds	r3, r7, r3
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	2b00      	cmp	r3, #0
 8007994:	db66      	blt.n	8007a64 <prvProcessReceivedCommands+0x10c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007996:	2308      	movs	r3, #8
 8007998:	18fb      	adds	r3, r7, r3
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800799e:	6a3b      	ldr	r3, [r7, #32]
 80079a0:	695b      	ldr	r3, [r3, #20]
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d004      	beq.n	80079b0 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80079a6:	6a3b      	ldr	r3, [r7, #32]
 80079a8:	3304      	adds	r3, #4
 80079aa:	0018      	movs	r0, r3
 80079ac:	f7fe fb9f 	bl	80060ee <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80079b0:	1d3b      	adds	r3, r7, #4
 80079b2:	0018      	movs	r0, r3
 80079b4:	f7ff ff6e 	bl	8007894 <prvSampleTimeNow>
 80079b8:	0003      	movs	r3, r0
 80079ba:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 80079bc:	2308      	movs	r3, #8
 80079be:	18fb      	adds	r3, r7, r3
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	2b09      	cmp	r3, #9
 80079c4:	d84f      	bhi.n	8007a66 <prvProcessReceivedCommands+0x10e>
 80079c6:	009a      	lsls	r2, r3, #2
 80079c8:	4b2e      	ldr	r3, [pc, #184]	; (8007a84 <prvProcessReceivedCommands+0x12c>)
 80079ca:	18d3      	adds	r3, r2, r3
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80079d0:	2008      	movs	r0, #8
 80079d2:	183b      	adds	r3, r7, r0
 80079d4:	685a      	ldr	r2, [r3, #4]
 80079d6:	6a3b      	ldr	r3, [r7, #32]
 80079d8:	699b      	ldr	r3, [r3, #24]
 80079da:	18d1      	adds	r1, r2, r3
 80079dc:	183b      	adds	r3, r7, r0
 80079de:	685b      	ldr	r3, [r3, #4]
 80079e0:	69fa      	ldr	r2, [r7, #28]
 80079e2:	6a38      	ldr	r0, [r7, #32]
 80079e4:	f7ff ff76 	bl	80078d4 <prvInsertTimerInActiveList>
 80079e8:	1e03      	subs	r3, r0, #0
 80079ea:	d03c      	beq.n	8007a66 <prvProcessReceivedCommands+0x10e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80079ec:	6a3b      	ldr	r3, [r7, #32]
 80079ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079f0:	6a3a      	ldr	r2, [r7, #32]
 80079f2:	0010      	movs	r0, r2
 80079f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80079f6:	6a3b      	ldr	r3, [r7, #32]
 80079f8:	69db      	ldr	r3, [r3, #28]
 80079fa:	2b01      	cmp	r3, #1
 80079fc:	d133      	bne.n	8007a66 <prvProcessReceivedCommands+0x10e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80079fe:	2308      	movs	r3, #8
 8007a00:	18fb      	adds	r3, r7, r3
 8007a02:	685a      	ldr	r2, [r3, #4]
 8007a04:	6a3b      	ldr	r3, [r7, #32]
 8007a06:	699b      	ldr	r3, [r3, #24]
 8007a08:	18d2      	adds	r2, r2, r3
 8007a0a:	6a38      	ldr	r0, [r7, #32]
 8007a0c:	2300      	movs	r3, #0
 8007a0e:	9300      	str	r3, [sp, #0]
 8007a10:	2300      	movs	r3, #0
 8007a12:	2100      	movs	r1, #0
 8007a14:	f7ff fe40 	bl	8007698 <xTimerGenericCommand>
 8007a18:	0003      	movs	r3, r0
 8007a1a:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8007a1c:	69bb      	ldr	r3, [r7, #24]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d121      	bne.n	8007a66 <prvProcessReceivedCommands+0x10e>
 8007a22:	b672      	cpsid	i
 8007a24:	e7fe      	b.n	8007a24 <prvProcessReceivedCommands+0xcc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007a26:	2308      	movs	r3, #8
 8007a28:	18fb      	adds	r3, r7, r3
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	6a3b      	ldr	r3, [r7, #32]
 8007a2e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007a30:	6a3b      	ldr	r3, [r7, #32]
 8007a32:	699b      	ldr	r3, [r3, #24]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d101      	bne.n	8007a3c <prvProcessReceivedCommands+0xe4>
 8007a38:	b672      	cpsid	i
 8007a3a:	e7fe      	b.n	8007a3a <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007a3c:	6a3b      	ldr	r3, [r7, #32]
 8007a3e:	699a      	ldr	r2, [r3, #24]
 8007a40:	69fb      	ldr	r3, [r7, #28]
 8007a42:	18d1      	adds	r1, r2, r3
 8007a44:	69fb      	ldr	r3, [r7, #28]
 8007a46:	69fa      	ldr	r2, [r7, #28]
 8007a48:	6a38      	ldr	r0, [r7, #32]
 8007a4a:	f7ff ff43 	bl	80078d4 <prvInsertTimerInActiveList>
					break;
 8007a4e:	e00a      	b.n	8007a66 <prvProcessReceivedCommands+0x10e>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007a50:	6a3b      	ldr	r3, [r7, #32]
 8007a52:	222c      	movs	r2, #44	; 0x2c
 8007a54:	5c9b      	ldrb	r3, [r3, r2]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d105      	bne.n	8007a66 <prvProcessReceivedCommands+0x10e>
						{
							vPortFree( pxTimer );
 8007a5a:	6a3b      	ldr	r3, [r7, #32]
 8007a5c:	0018      	movs	r0, r3
 8007a5e:	f000 fa8d 	bl	8007f7c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007a62:	e000      	b.n	8007a66 <prvProcessReceivedCommands+0x10e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8007a64:	46c0      	nop			; (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a66:	4b08      	ldr	r3, [pc, #32]	; (8007a88 <prvProcessReceivedCommands+0x130>)
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	2208      	movs	r2, #8
 8007a6c:	18b9      	adds	r1, r7, r2
 8007a6e:	2200      	movs	r2, #0
 8007a70:	0018      	movs	r0, r3
 8007a72:	f7fe fd5f 	bl	8006534 <xQueueReceive>
 8007a76:	1e03      	subs	r3, r0, #0
 8007a78:	d000      	beq.n	8007a7c <prvProcessReceivedCommands+0x124>
 8007a7a:	e771      	b.n	8007960 <prvProcessReceivedCommands+0x8>
	}
}
 8007a7c:	46c0      	nop			; (mov r8, r8)
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	b00a      	add	sp, #40	; 0x28
 8007a82:	bd80      	pop	{r7, pc}
 8007a84:	08008328 	.word	0x08008328
 8007a88:	20000d14 	.word	0x20000d14

08007a8c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b088      	sub	sp, #32
 8007a90:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007a92:	e03e      	b.n	8007b12 <prvSwitchTimerLists+0x86>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a94:	4b28      	ldr	r3, [pc, #160]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007a9e:	4b26      	ldr	r3, [pc, #152]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	68db      	ldr	r3, [r3, #12]
 8007aa4:	68db      	ldr	r3, [r3, #12]
 8007aa6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	3304      	adds	r3, #4
 8007aac:	0018      	movs	r0, r3
 8007aae:	f7fe fb1e 	bl	80060ee <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ab6:	68fa      	ldr	r2, [r7, #12]
 8007ab8:	0010      	movs	r0, r2
 8007aba:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	69db      	ldr	r3, [r3, #28]
 8007ac0:	2b01      	cmp	r3, #1
 8007ac2:	d126      	bne.n	8007b12 <prvSwitchTimerLists+0x86>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	699b      	ldr	r3, [r3, #24]
 8007ac8:	693a      	ldr	r2, [r7, #16]
 8007aca:	18d3      	adds	r3, r2, r3
 8007acc:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007ace:	68ba      	ldr	r2, [r7, #8]
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	429a      	cmp	r2, r3
 8007ad4:	d90e      	bls.n	8007af4 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	68ba      	ldr	r2, [r7, #8]
 8007ada:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	68fa      	ldr	r2, [r7, #12]
 8007ae0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007ae2:	4b15      	ldr	r3, [pc, #84]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007ae4:	681a      	ldr	r2, [r3, #0]
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	3304      	adds	r3, #4
 8007aea:	0019      	movs	r1, r3
 8007aec:	0010      	movs	r0, r2
 8007aee:	f7fe fac8 	bl	8006082 <vListInsert>
 8007af2:	e00e      	b.n	8007b12 <prvSwitchTimerLists+0x86>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	2300      	movs	r3, #0
 8007afa:	9300      	str	r3, [sp, #0]
 8007afc:	2300      	movs	r3, #0
 8007afe:	2100      	movs	r1, #0
 8007b00:	f7ff fdca 	bl	8007698 <xTimerGenericCommand>
 8007b04:	0003      	movs	r3, r0
 8007b06:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d101      	bne.n	8007b12 <prvSwitchTimerLists+0x86>
 8007b0e:	b672      	cpsid	i
 8007b10:	e7fe      	b.n	8007b10 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007b12:	4b09      	ldr	r3, [pc, #36]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d1bb      	bne.n	8007a94 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007b1c:	4b06      	ldr	r3, [pc, #24]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007b22:	4b06      	ldr	r3, [pc, #24]	; (8007b3c <prvSwitchTimerLists+0xb0>)
 8007b24:	681a      	ldr	r2, [r3, #0]
 8007b26:	4b04      	ldr	r3, [pc, #16]	; (8007b38 <prvSwitchTimerLists+0xac>)
 8007b28:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8007b2a:	4b04      	ldr	r3, [pc, #16]	; (8007b3c <prvSwitchTimerLists+0xb0>)
 8007b2c:	697a      	ldr	r2, [r7, #20]
 8007b2e:	601a      	str	r2, [r3, #0]
}
 8007b30:	46c0      	nop			; (mov r8, r8)
 8007b32:	46bd      	mov	sp, r7
 8007b34:	b006      	add	sp, #24
 8007b36:	bd80      	pop	{r7, pc}
 8007b38:	20000d0c 	.word	0x20000d0c
 8007b3c:	20000d10 	.word	0x20000d10

08007b40 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007b46:	f000 f8db 	bl	8007d00 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007b4a:	4b17      	ldr	r3, [pc, #92]	; (8007ba8 <prvCheckForValidListAndQueue+0x68>)
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d124      	bne.n	8007b9c <prvCheckForValidListAndQueue+0x5c>
		{
			vListInitialise( &xActiveTimerList1 );
 8007b52:	4b16      	ldr	r3, [pc, #88]	; (8007bac <prvCheckForValidListAndQueue+0x6c>)
 8007b54:	0018      	movs	r0, r3
 8007b56:	f7fe fa49 	bl	8005fec <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007b5a:	4b15      	ldr	r3, [pc, #84]	; (8007bb0 <prvCheckForValidListAndQueue+0x70>)
 8007b5c:	0018      	movs	r0, r3
 8007b5e:	f7fe fa45 	bl	8005fec <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007b62:	4b14      	ldr	r3, [pc, #80]	; (8007bb4 <prvCheckForValidListAndQueue+0x74>)
 8007b64:	4a11      	ldr	r2, [pc, #68]	; (8007bac <prvCheckForValidListAndQueue+0x6c>)
 8007b66:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007b68:	4b13      	ldr	r3, [pc, #76]	; (8007bb8 <prvCheckForValidListAndQueue+0x78>)
 8007b6a:	4a11      	ldr	r2, [pc, #68]	; (8007bb0 <prvCheckForValidListAndQueue+0x70>)
 8007b6c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007b6e:	4913      	ldr	r1, [pc, #76]	; (8007bbc <prvCheckForValidListAndQueue+0x7c>)
 8007b70:	4a13      	ldr	r2, [pc, #76]	; (8007bc0 <prvCheckForValidListAndQueue+0x80>)
 8007b72:	2300      	movs	r3, #0
 8007b74:	9300      	str	r3, [sp, #0]
 8007b76:	000b      	movs	r3, r1
 8007b78:	2110      	movs	r1, #16
 8007b7a:	200a      	movs	r0, #10
 8007b7c:	f7fe fb33 	bl	80061e6 <xQueueGenericCreateStatic>
 8007b80:	0002      	movs	r2, r0
 8007b82:	4b09      	ldr	r3, [pc, #36]	; (8007ba8 <prvCheckForValidListAndQueue+0x68>)
 8007b84:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007b86:	4b08      	ldr	r3, [pc, #32]	; (8007ba8 <prvCheckForValidListAndQueue+0x68>)
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d006      	beq.n	8007b9c <prvCheckForValidListAndQueue+0x5c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007b8e:	4b06      	ldr	r3, [pc, #24]	; (8007ba8 <prvCheckForValidListAndQueue+0x68>)
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a0c      	ldr	r2, [pc, #48]	; (8007bc4 <prvCheckForValidListAndQueue+0x84>)
 8007b94:	0011      	movs	r1, r2
 8007b96:	0018      	movs	r0, r3
 8007b98:	f7fe fe9e 	bl	80068d8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007b9c:	f000 f8c2 	bl	8007d24 <vPortExitCritical>
}
 8007ba0:	46c0      	nop			; (mov r8, r8)
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	bd80      	pop	{r7, pc}
 8007ba6:	46c0      	nop			; (mov r8, r8)
 8007ba8:	20000d14 	.word	0x20000d14
 8007bac:	20000ce4 	.word	0x20000ce4
 8007bb0:	20000cf8 	.word	0x20000cf8
 8007bb4:	20000d0c 	.word	0x20000d0c
 8007bb8:	20000d10 	.word	0x20000d10
 8007bbc:	20000dc0 	.word	0x20000dc0
 8007bc0:	20000d20 	.word	0x20000d20
 8007bc4:	0800825c 	.word	0x0800825c

08007bc8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	3b04      	subs	r3, #4
 8007bd8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2280      	movs	r2, #128	; 0x80
 8007bde:	0452      	lsls	r2, r2, #17
 8007be0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	3b04      	subs	r3, #4
 8007be6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8007be8:	68ba      	ldr	r2, [r7, #8]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	3b04      	subs	r3, #4
 8007bf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007bf4:	4a08      	ldr	r2, [pc, #32]	; (8007c18 <pxPortInitialiseStack+0x50>)
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	3b14      	subs	r3, #20
 8007bfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	3b20      	subs	r3, #32
 8007c0a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
}
 8007c0e:	0018      	movs	r0, r3
 8007c10:	46bd      	mov	sp, r7
 8007c12:	b004      	add	sp, #16
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	46c0      	nop			; (mov r8, r8)
 8007c18:	08007c1d 	.word	0x08007c1d

08007c1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007c1c:	b580      	push	{r7, lr}
 8007c1e:	b082      	sub	sp, #8
 8007c20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8007c22:	2300      	movs	r3, #0
 8007c24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007c26:	4b07      	ldr	r3, [pc, #28]	; (8007c44 <prvTaskExitError+0x28>)
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	d001      	beq.n	8007c32 <prvTaskExitError+0x16>
 8007c2e:	b672      	cpsid	i
 8007c30:	e7fe      	b.n	8007c30 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8007c32:	b672      	cpsid	i
	while( ulDummy == 0 )
 8007c34:	46c0      	nop			; (mov r8, r8)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d0fc      	beq.n	8007c36 <prvTaskExitError+0x1a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007c3c:	46c0      	nop			; (mov r8, r8)
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	b002      	add	sp, #8
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	20000100 	.word	0x20000100

08007c48 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8007c4c:	46c0      	nop			; (mov r8, r8)
 8007c4e:	46bd      	mov	sp, r7
 8007c50:	bd80      	pop	{r7, pc}
	...

08007c60 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8007c60:	4a0b      	ldr	r2, [pc, #44]	; (8007c90 <pxCurrentTCBConst2>)
 8007c62:	6813      	ldr	r3, [r2, #0]
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	3020      	adds	r0, #32
 8007c68:	f380 8809 	msr	PSP, r0
 8007c6c:	2002      	movs	r0, #2
 8007c6e:	f380 8814 	msr	CONTROL, r0
 8007c72:	f3bf 8f6f 	isb	sy
 8007c76:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8007c78:	46ae      	mov	lr, r5
 8007c7a:	bc08      	pop	{r3}
 8007c7c:	bc04      	pop	{r2}
 8007c7e:	b662      	cpsie	i
 8007c80:	4718      	bx	r3
 8007c82:	46c0      	nop			; (mov r8, r8)
 8007c84:	46c0      	nop			; (mov r8, r8)
 8007c86:	46c0      	nop			; (mov r8, r8)
 8007c88:	46c0      	nop			; (mov r8, r8)
 8007c8a:	46c0      	nop			; (mov r8, r8)
 8007c8c:	46c0      	nop			; (mov r8, r8)
 8007c8e:	46c0      	nop			; (mov r8, r8)

08007c90 <pxCurrentTCBConst2>:
 8007c90:	200007e4 	.word	0x200007e4
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8007c94:	46c0      	nop			; (mov r8, r8)
 8007c96:	46c0      	nop			; (mov r8, r8)

08007c98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8007c9c:	4b0e      	ldr	r3, [pc, #56]	; (8007cd8 <xPortStartScheduler+0x40>)
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	4b0d      	ldr	r3, [pc, #52]	; (8007cd8 <xPortStartScheduler+0x40>)
 8007ca2:	21ff      	movs	r1, #255	; 0xff
 8007ca4:	0409      	lsls	r1, r1, #16
 8007ca6:	430a      	orrs	r2, r1
 8007ca8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8007caa:	4b0b      	ldr	r3, [pc, #44]	; (8007cd8 <xPortStartScheduler+0x40>)
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	4b0a      	ldr	r3, [pc, #40]	; (8007cd8 <xPortStartScheduler+0x40>)
 8007cb0:	21ff      	movs	r1, #255	; 0xff
 8007cb2:	0609      	lsls	r1, r1, #24
 8007cb4:	430a      	orrs	r2, r1
 8007cb6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8007cb8:	f000 f898 	bl	8007dec <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007cbc:	4b07      	ldr	r3, [pc, #28]	; (8007cdc <xPortStartScheduler+0x44>)
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8007cc2:	f7ff ffcd 	bl	8007c60 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007cc6:	f7ff f9af 	bl	8007028 <vTaskSwitchContext>
	prvTaskExitError();
 8007cca:	f7ff ffa7 	bl	8007c1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	0018      	movs	r0, r3
 8007cd2:	46bd      	mov	sp, r7
 8007cd4:	bd80      	pop	{r7, pc}
 8007cd6:	46c0      	nop			; (mov r8, r8)
 8007cd8:	e000ed20 	.word	0xe000ed20
 8007cdc:	20000100 	.word	0x20000100

08007ce0 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8007ce0:	b580      	push	{r7, lr}
 8007ce2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8007ce4:	4b05      	ldr	r3, [pc, #20]	; (8007cfc <vPortYield+0x1c>)
 8007ce6:	2280      	movs	r2, #128	; 0x80
 8007ce8:	0552      	lsls	r2, r2, #21
 8007cea:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8007cec:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007cf0:	f3bf 8f6f 	isb	sy
}
 8007cf4:	46c0      	nop			; (mov r8, r8)
 8007cf6:	46bd      	mov	sp, r7
 8007cf8:	bd80      	pop	{r7, pc}
 8007cfa:	46c0      	nop			; (mov r8, r8)
 8007cfc:	e000ed04 	.word	0xe000ed04

08007d00 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007d00:	b580      	push	{r7, lr}
 8007d02:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8007d04:	b672      	cpsid	i
    uxCriticalNesting++;
 8007d06:	4b06      	ldr	r3, [pc, #24]	; (8007d20 <vPortEnterCritical+0x20>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	1c5a      	adds	r2, r3, #1
 8007d0c:	4b04      	ldr	r3, [pc, #16]	; (8007d20 <vPortEnterCritical+0x20>)
 8007d0e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8007d10:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8007d14:	f3bf 8f6f 	isb	sy
}
 8007d18:	46c0      	nop			; (mov r8, r8)
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}
 8007d1e:	46c0      	nop			; (mov r8, r8)
 8007d20:	20000100 	.word	0x20000100

08007d24 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007d24:	b580      	push	{r7, lr}
 8007d26:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007d28:	4b09      	ldr	r3, [pc, #36]	; (8007d50 <vPortExitCritical+0x2c>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d101      	bne.n	8007d34 <vPortExitCritical+0x10>
 8007d30:	b672      	cpsid	i
 8007d32:	e7fe      	b.n	8007d32 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8007d34:	4b06      	ldr	r3, [pc, #24]	; (8007d50 <vPortExitCritical+0x2c>)
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	1e5a      	subs	r2, r3, #1
 8007d3a:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <vPortExitCritical+0x2c>)
 8007d3c:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8007d3e:	4b04      	ldr	r3, [pc, #16]	; (8007d50 <vPortExitCritical+0x2c>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d100      	bne.n	8007d48 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8007d46:	b662      	cpsie	i
    }
}
 8007d48:	46c0      	nop			; (mov r8, r8)
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}
 8007d4e:	46c0      	nop			; (mov r8, r8)
 8007d50:	20000100 	.word	0x20000100

08007d54 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8007d54:	f3ef 8010 	mrs	r0, PRIMASK
 8007d58:	b672      	cpsid	i
 8007d5a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8007d5c:	46c0      	nop			; (mov r8, r8)
 8007d5e:	0018      	movs	r0, r3

08007d60 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8007d60:	f380 8810 	msr	PRIMASK, r0
 8007d64:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8007d66:	46c0      	nop			; (mov r8, r8)
	...

08007d70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007d70:	f3ef 8009 	mrs	r0, PSP
 8007d74:	4b0e      	ldr	r3, [pc, #56]	; (8007db0 <pxCurrentTCBConst>)
 8007d76:	681a      	ldr	r2, [r3, #0]
 8007d78:	3820      	subs	r0, #32
 8007d7a:	6010      	str	r0, [r2, #0]
 8007d7c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007d7e:	4644      	mov	r4, r8
 8007d80:	464d      	mov	r5, r9
 8007d82:	4656      	mov	r6, sl
 8007d84:	465f      	mov	r7, fp
 8007d86:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8007d88:	b508      	push	{r3, lr}
 8007d8a:	b672      	cpsid	i
 8007d8c:	f7ff f94c 	bl	8007028 <vTaskSwitchContext>
 8007d90:	b662      	cpsie	i
 8007d92:	bc0c      	pop	{r2, r3}
 8007d94:	6811      	ldr	r1, [r2, #0]
 8007d96:	6808      	ldr	r0, [r1, #0]
 8007d98:	3010      	adds	r0, #16
 8007d9a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007d9c:	46a0      	mov	r8, r4
 8007d9e:	46a9      	mov	r9, r5
 8007da0:	46b2      	mov	sl, r6
 8007da2:	46bb      	mov	fp, r7
 8007da4:	f380 8809 	msr	PSP, r0
 8007da8:	3820      	subs	r0, #32
 8007daa:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8007dac:	4718      	bx	r3
 8007dae:	46c0      	nop			; (mov r8, r8)

08007db0 <pxCurrentTCBConst>:
 8007db0:	200007e4 	.word	0x200007e4
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8007db4:	46c0      	nop			; (mov r8, r8)
 8007db6:	46c0      	nop			; (mov r8, r8)

08007db8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8007dbe:	f7ff ffc9 	bl	8007d54 <ulSetInterruptMaskFromISR>
 8007dc2:	0003      	movs	r3, r0
 8007dc4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007dc6:	f7ff f87b 	bl	8006ec0 <xTaskIncrementTick>
 8007dca:	1e03      	subs	r3, r0, #0
 8007dcc:	d003      	beq.n	8007dd6 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8007dce:	4b06      	ldr	r3, [pc, #24]	; (8007de8 <SysTick_Handler+0x30>)
 8007dd0:	2280      	movs	r2, #128	; 0x80
 8007dd2:	0552      	lsls	r2, r2, #21
 8007dd4:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	0018      	movs	r0, r3
 8007dda:	f7ff ffc1 	bl	8007d60 <vClearInterruptMaskFromISR>
}
 8007dde:	46c0      	nop			; (mov r8, r8)
 8007de0:	46bd      	mov	sp, r7
 8007de2:	b002      	add	sp, #8
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	46c0      	nop			; (mov r8, r8)
 8007de8:	e000ed04 	.word	0xe000ed04

08007dec <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8007df0:	4b0b      	ldr	r3, [pc, #44]	; (8007e20 <prvSetupTimerInterrupt+0x34>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8007df6:	4b0b      	ldr	r3, [pc, #44]	; (8007e24 <prvSetupTimerInterrupt+0x38>)
 8007df8:	2200      	movs	r2, #0
 8007dfa:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007dfc:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <prvSetupTimerInterrupt+0x3c>)
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	23fa      	movs	r3, #250	; 0xfa
 8007e02:	0099      	lsls	r1, r3, #2
 8007e04:	0010      	movs	r0, r2
 8007e06:	f7f8 f97f 	bl	8000108 <__udivsi3>
 8007e0a:	0003      	movs	r3, r0
 8007e0c:	001a      	movs	r2, r3
 8007e0e:	4b07      	ldr	r3, [pc, #28]	; (8007e2c <prvSetupTimerInterrupt+0x40>)
 8007e10:	3a01      	subs	r2, #1
 8007e12:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8007e14:	4b02      	ldr	r3, [pc, #8]	; (8007e20 <prvSetupTimerInterrupt+0x34>)
 8007e16:	2207      	movs	r2, #7
 8007e18:	601a      	str	r2, [r3, #0]
}
 8007e1a:	46c0      	nop			; (mov r8, r8)
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	bd80      	pop	{r7, pc}
 8007e20:	e000e010 	.word	0xe000e010
 8007e24:	e000e018 	.word	0xe000e018
 8007e28:	200000f8 	.word	0x200000f8
 8007e2c:	e000e014 	.word	0xe000e014

08007e30 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b086      	sub	sp, #24
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007e38:	2300      	movs	r3, #0
 8007e3a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8007e3c:	f7fe ff9a 	bl	8006d74 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007e40:	4b49      	ldr	r3, [pc, #292]	; (8007f68 <pvPortMalloc+0x138>)
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d101      	bne.n	8007e4c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007e48:	f000 f8e0 	bl	800800c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007e4c:	4b47      	ldr	r3, [pc, #284]	; (8007f6c <pvPortMalloc+0x13c>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	4013      	ands	r3, r2
 8007e54:	d000      	beq.n	8007e58 <pvPortMalloc+0x28>
 8007e56:	e079      	b.n	8007f4c <pvPortMalloc+0x11c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d012      	beq.n	8007e84 <pvPortMalloc+0x54>
			{
				xWantedSize += xHeapStructSize;
 8007e5e:	2208      	movs	r2, #8
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	189b      	adds	r3, r3, r2
 8007e64:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	2207      	movs	r2, #7
 8007e6a:	4013      	ands	r3, r2
 8007e6c:	d00a      	beq.n	8007e84 <pvPortMalloc+0x54>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	2207      	movs	r2, #7
 8007e72:	4393      	bics	r3, r2
 8007e74:	3308      	adds	r3, #8
 8007e76:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2207      	movs	r2, #7
 8007e7c:	4013      	ands	r3, r2
 8007e7e:	d001      	beq.n	8007e84 <pvPortMalloc+0x54>
 8007e80:	b672      	cpsid	i
 8007e82:	e7fe      	b.n	8007e82 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d060      	beq.n	8007f4c <pvPortMalloc+0x11c>
 8007e8a:	4b39      	ldr	r3, [pc, #228]	; (8007f70 <pvPortMalloc+0x140>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	429a      	cmp	r2, r3
 8007e92:	d85b      	bhi.n	8007f4c <pvPortMalloc+0x11c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007e94:	4b37      	ldr	r3, [pc, #220]	; (8007f74 <pvPortMalloc+0x144>)
 8007e96:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8007e98:	4b36      	ldr	r3, [pc, #216]	; (8007f74 <pvPortMalloc+0x144>)
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007e9e:	e004      	b.n	8007eaa <pvPortMalloc+0x7a>
				{
					pxPreviousBlock = pxBlock;
 8007ea0:	697b      	ldr	r3, [r7, #20]
 8007ea2:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007eaa:	697b      	ldr	r3, [r7, #20]
 8007eac:	685b      	ldr	r3, [r3, #4]
 8007eae:	687a      	ldr	r2, [r7, #4]
 8007eb0:	429a      	cmp	r2, r3
 8007eb2:	d903      	bls.n	8007ebc <pvPortMalloc+0x8c>
 8007eb4:	697b      	ldr	r3, [r7, #20]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1f1      	bne.n	8007ea0 <pvPortMalloc+0x70>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007ebc:	4b2a      	ldr	r3, [pc, #168]	; (8007f68 <pvPortMalloc+0x138>)
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d042      	beq.n	8007f4c <pvPortMalloc+0x11c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	2208      	movs	r2, #8
 8007ecc:	189b      	adds	r3, r3, r2
 8007ece:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007ed0:	697b      	ldr	r3, [r7, #20]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	693b      	ldr	r3, [r7, #16]
 8007ed6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007ed8:	697b      	ldr	r3, [r7, #20]
 8007eda:	685a      	ldr	r2, [r3, #4]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	1ad2      	subs	r2, r2, r3
 8007ee0:	2308      	movs	r3, #8
 8007ee2:	005b      	lsls	r3, r3, #1
 8007ee4:	429a      	cmp	r2, r3
 8007ee6:	d916      	bls.n	8007f16 <pvPortMalloc+0xe6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007ee8:	697a      	ldr	r2, [r7, #20]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	18d3      	adds	r3, r2, r3
 8007eee:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	2207      	movs	r2, #7
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	d001      	beq.n	8007efc <pvPortMalloc+0xcc>
 8007ef8:	b672      	cpsid	i
 8007efa:	e7fe      	b.n	8007efa <pvPortMalloc+0xca>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007efc:	697b      	ldr	r3, [r7, #20]
 8007efe:	685a      	ldr	r2, [r3, #4]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	1ad2      	subs	r2, r2, r3
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007f08:	697b      	ldr	r3, [r7, #20]
 8007f0a:	687a      	ldr	r2, [r7, #4]
 8007f0c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007f0e:	68bb      	ldr	r3, [r7, #8]
 8007f10:	0018      	movs	r0, r3
 8007f12:	f000 f8db 	bl	80080cc <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007f16:	4b16      	ldr	r3, [pc, #88]	; (8007f70 <pvPortMalloc+0x140>)
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	1ad2      	subs	r2, r2, r3
 8007f20:	4b13      	ldr	r3, [pc, #76]	; (8007f70 <pvPortMalloc+0x140>)
 8007f22:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007f24:	4b12      	ldr	r3, [pc, #72]	; (8007f70 <pvPortMalloc+0x140>)
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	4b13      	ldr	r3, [pc, #76]	; (8007f78 <pvPortMalloc+0x148>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	429a      	cmp	r2, r3
 8007f2e:	d203      	bcs.n	8007f38 <pvPortMalloc+0x108>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007f30:	4b0f      	ldr	r3, [pc, #60]	; (8007f70 <pvPortMalloc+0x140>)
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	4b10      	ldr	r3, [pc, #64]	; (8007f78 <pvPortMalloc+0x148>)
 8007f36:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	4b0b      	ldr	r3, [pc, #44]	; (8007f6c <pvPortMalloc+0x13c>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	431a      	orrs	r2, r3
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007f46:	697b      	ldr	r3, [r7, #20]
 8007f48:	2200      	movs	r2, #0
 8007f4a:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007f4c:	f7fe ff1e 	bl	8006d8c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	2207      	movs	r2, #7
 8007f54:	4013      	ands	r3, r2
 8007f56:	d001      	beq.n	8007f5c <pvPortMalloc+0x12c>
 8007f58:	b672      	cpsid	i
 8007f5a:	e7fe      	b.n	8007f5a <pvPortMalloc+0x12a>
	return pvReturn;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
}
 8007f5e:	0018      	movs	r0, r3
 8007f60:	46bd      	mov	sp, r7
 8007f62:	b006      	add	sp, #24
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	46c0      	nop			; (mov r8, r8)
 8007f68:	20001a18 	.word	0x20001a18
 8007f6c:	20001a24 	.word	0x20001a24
 8007f70:	20001a1c 	.word	0x20001a1c
 8007f74:	20001a10 	.word	0x20001a10
 8007f78:	20001a20 	.word	0x20001a20

08007f7c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007f7c:	b580      	push	{r7, lr}
 8007f7e:	b084      	sub	sp, #16
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d035      	beq.n	8007ffa <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007f8e:	2308      	movs	r3, #8
 8007f90:	425b      	negs	r3, r3
 8007f92:	68fa      	ldr	r2, [r7, #12]
 8007f94:	18d3      	adds	r3, r2, r3
 8007f96:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	685a      	ldr	r2, [r3, #4]
 8007fa0:	4b18      	ldr	r3, [pc, #96]	; (8008004 <vPortFree+0x88>)
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	4013      	ands	r3, r2
 8007fa6:	d101      	bne.n	8007fac <vPortFree+0x30>
 8007fa8:	b672      	cpsid	i
 8007faa:	e7fe      	b.n	8007faa <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d001      	beq.n	8007fb8 <vPortFree+0x3c>
 8007fb4:	b672      	cpsid	i
 8007fb6:	e7fe      	b.n	8007fb6 <vPortFree+0x3a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	685a      	ldr	r2, [r3, #4]
 8007fbc:	4b11      	ldr	r3, [pc, #68]	; (8008004 <vPortFree+0x88>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	4013      	ands	r3, r2
 8007fc2:	d01a      	beq.n	8007ffa <vPortFree+0x7e>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007fc4:	68bb      	ldr	r3, [r7, #8]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d116      	bne.n	8007ffa <vPortFree+0x7e>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	685a      	ldr	r2, [r3, #4]
 8007fd0:	4b0c      	ldr	r3, [pc, #48]	; (8008004 <vPortFree+0x88>)
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	43db      	mvns	r3, r3
 8007fd6:	401a      	ands	r2, r3
 8007fd8:	68bb      	ldr	r3, [r7, #8]
 8007fda:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007fdc:	f7fe feca 	bl	8006d74 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	4b08      	ldr	r3, [pc, #32]	; (8008008 <vPortFree+0x8c>)
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	18d2      	adds	r2, r2, r3
 8007fea:	4b07      	ldr	r3, [pc, #28]	; (8008008 <vPortFree+0x8c>)
 8007fec:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	0018      	movs	r0, r3
 8007ff2:	f000 f86b 	bl	80080cc <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007ff6:	f7fe fec9 	bl	8006d8c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007ffa:	46c0      	nop			; (mov r8, r8)
 8007ffc:	46bd      	mov	sp, r7
 8007ffe:	b004      	add	sp, #16
 8008000:	bd80      	pop	{r7, pc}
 8008002:	46c0      	nop			; (mov r8, r8)
 8008004:	20001a24 	.word	0x20001a24
 8008008:	20001a1c 	.word	0x20001a1c

0800800c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800800c:	b580      	push	{r7, lr}
 800800e:	b084      	sub	sp, #16
 8008010:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008012:	23c0      	movs	r3, #192	; 0xc0
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008018:	4b26      	ldr	r3, [pc, #152]	; (80080b4 <prvHeapInit+0xa8>)
 800801a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	2207      	movs	r2, #7
 8008020:	4013      	ands	r3, r2
 8008022:	d00c      	beq.n	800803e <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	3307      	adds	r3, #7
 8008028:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	2207      	movs	r2, #7
 800802e:	4393      	bics	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	1ad2      	subs	r2, r2, r3
 8008038:	4b1e      	ldr	r3, [pc, #120]	; (80080b4 <prvHeapInit+0xa8>)
 800803a:	18d3      	adds	r3, r2, r3
 800803c:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008042:	4b1d      	ldr	r3, [pc, #116]	; (80080b8 <prvHeapInit+0xac>)
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008048:	4b1b      	ldr	r3, [pc, #108]	; (80080b8 <prvHeapInit+0xac>)
 800804a:	2200      	movs	r2, #0
 800804c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	68ba      	ldr	r2, [r7, #8]
 8008052:	18d3      	adds	r3, r2, r3
 8008054:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008056:	2208      	movs	r2, #8
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	1a9b      	subs	r3, r3, r2
 800805c:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	2207      	movs	r2, #7
 8008062:	4393      	bics	r3, r2
 8008064:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008066:	68fa      	ldr	r2, [r7, #12]
 8008068:	4b14      	ldr	r3, [pc, #80]	; (80080bc <prvHeapInit+0xb0>)
 800806a:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800806c:	4b13      	ldr	r3, [pc, #76]	; (80080bc <prvHeapInit+0xb0>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	2200      	movs	r2, #0
 8008072:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8008074:	4b11      	ldr	r3, [pc, #68]	; (80080bc <prvHeapInit+0xb0>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	2200      	movs	r2, #0
 800807a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	1ad2      	subs	r2, r2, r3
 8008086:	683b      	ldr	r3, [r7, #0]
 8008088:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800808a:	4b0c      	ldr	r3, [pc, #48]	; (80080bc <prvHeapInit+0xb0>)
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	683b      	ldr	r3, [r7, #0]
 8008090:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008092:	683b      	ldr	r3, [r7, #0]
 8008094:	685a      	ldr	r2, [r3, #4]
 8008096:	4b0a      	ldr	r3, [pc, #40]	; (80080c0 <prvHeapInit+0xb4>)
 8008098:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	685a      	ldr	r2, [r3, #4]
 800809e:	4b09      	ldr	r3, [pc, #36]	; (80080c4 <prvHeapInit+0xb8>)
 80080a0:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80080a2:	4b09      	ldr	r3, [pc, #36]	; (80080c8 <prvHeapInit+0xbc>)
 80080a4:	2280      	movs	r2, #128	; 0x80
 80080a6:	0612      	lsls	r2, r2, #24
 80080a8:	601a      	str	r2, [r3, #0]
}
 80080aa:	46c0      	nop			; (mov r8, r8)
 80080ac:	46bd      	mov	sp, r7
 80080ae:	b004      	add	sp, #16
 80080b0:	bd80      	pop	{r7, pc}
 80080b2:	46c0      	nop			; (mov r8, r8)
 80080b4:	20000e10 	.word	0x20000e10
 80080b8:	20001a10 	.word	0x20001a10
 80080bc:	20001a18 	.word	0x20001a18
 80080c0:	20001a20 	.word	0x20001a20
 80080c4:	20001a1c 	.word	0x20001a1c
 80080c8:	20001a24 	.word	0x20001a24

080080cc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80080d4:	4b27      	ldr	r3, [pc, #156]	; (8008174 <prvInsertBlockIntoFreeList+0xa8>)
 80080d6:	60fb      	str	r3, [r7, #12]
 80080d8:	e002      	b.n	80080e0 <prvInsertBlockIntoFreeList+0x14>
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	60fb      	str	r3, [r7, #12]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	429a      	cmp	r2, r3
 80080e8:	d8f7      	bhi.n	80080da <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	68ba      	ldr	r2, [r7, #8]
 80080f4:	18d3      	adds	r3, r2, r3
 80080f6:	687a      	ldr	r2, [r7, #4]
 80080f8:	429a      	cmp	r2, r3
 80080fa:	d108      	bne.n	800810e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80080fc:	68fb      	ldr	r3, [r7, #12]
 80080fe:	685a      	ldr	r2, [r3, #4]
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	685b      	ldr	r3, [r3, #4]
 8008104:	18d2      	adds	r2, r2, r3
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	685b      	ldr	r3, [r3, #4]
 8008116:	68ba      	ldr	r2, [r7, #8]
 8008118:	18d2      	adds	r2, r2, r3
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	429a      	cmp	r2, r3
 8008120:	d118      	bne.n	8008154 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681a      	ldr	r2, [r3, #0]
 8008126:	4b14      	ldr	r3, [pc, #80]	; (8008178 <prvInsertBlockIntoFreeList+0xac>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	429a      	cmp	r2, r3
 800812c:	d00d      	beq.n	800814a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	685a      	ldr	r2, [r3, #4]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	685b      	ldr	r3, [r3, #4]
 8008138:	18d2      	adds	r2, r2, r3
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	601a      	str	r2, [r3, #0]
 8008148:	e008      	b.n	800815c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800814a:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <prvInsertBlockIntoFreeList+0xac>)
 800814c:	681a      	ldr	r2, [r3, #0]
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	601a      	str	r2, [r3, #0]
 8008152:	e003      	b.n	800815c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681a      	ldr	r2, [r3, #0]
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800815c:	68fa      	ldr	r2, [r7, #12]
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	429a      	cmp	r2, r3
 8008162:	d002      	beq.n	800816a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	687a      	ldr	r2, [r7, #4]
 8008168:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800816a:	46c0      	nop			; (mov r8, r8)
 800816c:	46bd      	mov	sp, r7
 800816e:	b004      	add	sp, #16
 8008170:	bd80      	pop	{r7, pc}
 8008172:	46c0      	nop			; (mov r8, r8)
 8008174:	20001a10 	.word	0x20001a10
 8008178:	20001a18 	.word	0x20001a18

0800817c <__libc_init_array>:
 800817c:	b570      	push	{r4, r5, r6, lr}
 800817e:	2600      	movs	r6, #0
 8008180:	4d0c      	ldr	r5, [pc, #48]	; (80081b4 <__libc_init_array+0x38>)
 8008182:	4c0d      	ldr	r4, [pc, #52]	; (80081b8 <__libc_init_array+0x3c>)
 8008184:	1b64      	subs	r4, r4, r5
 8008186:	10a4      	asrs	r4, r4, #2
 8008188:	42a6      	cmp	r6, r4
 800818a:	d109      	bne.n	80081a0 <__libc_init_array+0x24>
 800818c:	2600      	movs	r6, #0
 800818e:	f000 f82b 	bl	80081e8 <_init>
 8008192:	4d0a      	ldr	r5, [pc, #40]	; (80081bc <__libc_init_array+0x40>)
 8008194:	4c0a      	ldr	r4, [pc, #40]	; (80081c0 <__libc_init_array+0x44>)
 8008196:	1b64      	subs	r4, r4, r5
 8008198:	10a4      	asrs	r4, r4, #2
 800819a:	42a6      	cmp	r6, r4
 800819c:	d105      	bne.n	80081aa <__libc_init_array+0x2e>
 800819e:	bd70      	pop	{r4, r5, r6, pc}
 80081a0:	00b3      	lsls	r3, r6, #2
 80081a2:	58eb      	ldr	r3, [r5, r3]
 80081a4:	4798      	blx	r3
 80081a6:	3601      	adds	r6, #1
 80081a8:	e7ee      	b.n	8008188 <__libc_init_array+0xc>
 80081aa:	00b3      	lsls	r3, r6, #2
 80081ac:	58eb      	ldr	r3, [r5, r3]
 80081ae:	4798      	blx	r3
 80081b0:	3601      	adds	r6, #1
 80081b2:	e7f2      	b.n	800819a <__libc_init_array+0x1e>
 80081b4:	08008350 	.word	0x08008350
 80081b8:	08008350 	.word	0x08008350
 80081bc:	08008350 	.word	0x08008350
 80081c0:	08008354 	.word	0x08008354

080081c4 <memcpy>:
 80081c4:	2300      	movs	r3, #0
 80081c6:	b510      	push	{r4, lr}
 80081c8:	429a      	cmp	r2, r3
 80081ca:	d100      	bne.n	80081ce <memcpy+0xa>
 80081cc:	bd10      	pop	{r4, pc}
 80081ce:	5ccc      	ldrb	r4, [r1, r3]
 80081d0:	54c4      	strb	r4, [r0, r3]
 80081d2:	3301      	adds	r3, #1
 80081d4:	e7f8      	b.n	80081c8 <memcpy+0x4>

080081d6 <memset>:
 80081d6:	0003      	movs	r3, r0
 80081d8:	1812      	adds	r2, r2, r0
 80081da:	4293      	cmp	r3, r2
 80081dc:	d100      	bne.n	80081e0 <memset+0xa>
 80081de:	4770      	bx	lr
 80081e0:	7019      	strb	r1, [r3, #0]
 80081e2:	3301      	adds	r3, #1
 80081e4:	e7f9      	b.n	80081da <memset+0x4>
	...

080081e8 <_init>:
 80081e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ea:	46c0      	nop			; (mov r8, r8)
 80081ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ee:	bc08      	pop	{r3}
 80081f0:	469e      	mov	lr, r3
 80081f2:	4770      	bx	lr

080081f4 <_fini>:
 80081f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f6:	46c0      	nop			; (mov r8, r8)
 80081f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fa:	bc08      	pop	{r3}
 80081fc:	469e      	mov	lr, r3
 80081fe:	4770      	bx	lr
