/// Auto-generated bit field definitions for XDMAC
/// Device: ATSAME70N21
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70n21::xdmac {

using namespace alloy::hal::bitfields;

// ============================================================================
// XDMAC Bit Field Definitions
// ============================================================================

/// GTYPE - Global Type Register
namespace gtype {
    /// Number of Channels Minus One
    /// Position: 0, Width: 5
    using NB_CH = BitField<0, 5>;
    constexpr uint32_t NB_CH_Pos = 0;
    constexpr uint32_t NB_CH_Msk = NB_CH::mask;

    /// Number of Bytes
    /// Position: 5, Width: 11
    using FIFO_SZ = BitField<5, 11>;
    constexpr uint32_t FIFO_SZ_Pos = 5;
    constexpr uint32_t FIFO_SZ_Msk = FIFO_SZ::mask;

    /// Number of Peripheral Requests Minus One
    /// Position: 16, Width: 7
    using NB_REQ = BitField<16, 7>;
    constexpr uint32_t NB_REQ_Pos = 16;
    constexpr uint32_t NB_REQ_Msk = NB_REQ::mask;

}  // namespace gtype

/// CIE - Channel Interrupt Enable Register (chid = 0)
namespace cie {
    /// End of Block Interrupt Enable Bit
    /// Position: 0, Width: 1
    using BIE = BitField<0, 1>;
    constexpr uint32_t BIE_Pos = 0;
    constexpr uint32_t BIE_Msk = BIE::mask;

    /// End of Linked List Interrupt Enable Bit
    /// Position: 1, Width: 1
    using LIE = BitField<1, 1>;
    constexpr uint32_t LIE_Pos = 1;
    constexpr uint32_t LIE_Msk = LIE::mask;

    /// End of Disable Interrupt Enable Bit
    /// Position: 2, Width: 1
    using DIE = BitField<2, 1>;
    constexpr uint32_t DIE_Pos = 2;
    constexpr uint32_t DIE_Msk = DIE::mask;

    /// End of Flush Interrupt Enable Bit
    /// Position: 3, Width: 1
    using FIE = BitField<3, 1>;
    constexpr uint32_t FIE_Pos = 3;
    constexpr uint32_t FIE_Msk = FIE::mask;

    /// Read Bus Error Interrupt Enable Bit
    /// Position: 4, Width: 1
    using RBIE = BitField<4, 1>;
    constexpr uint32_t RBIE_Pos = 4;
    constexpr uint32_t RBIE_Msk = RBIE::mask;

    /// Write Bus Error Interrupt Enable Bit
    /// Position: 5, Width: 1
    using WBIE = BitField<5, 1>;
    constexpr uint32_t WBIE_Pos = 5;
    constexpr uint32_t WBIE_Msk = WBIE::mask;

    /// Request Overflow Error Interrupt Enable Bit
    /// Position: 6, Width: 1
    using ROIE = BitField<6, 1>;
    constexpr uint32_t ROIE_Pos = 6;
    constexpr uint32_t ROIE_Msk = ROIE::mask;

}  // namespace cie

/// GCFG - Global Configuration Register
namespace gcfg {
    /// Configuration Registers Clock Gating Disable
    /// Position: 0, Width: 1
    using CGDISREG = BitField<0, 1>;
    constexpr uint32_t CGDISREG_Pos = 0;
    constexpr uint32_t CGDISREG_Msk = CGDISREG::mask;

    /// Pipeline Clock Gating Disable
    /// Position: 1, Width: 1
    using CGDISPIPE = BitField<1, 1>;
    constexpr uint32_t CGDISPIPE_Pos = 1;
    constexpr uint32_t CGDISPIPE_Msk = CGDISPIPE::mask;

    /// FIFO Clock Gating Disable
    /// Position: 2, Width: 1
    using CGDISFIFO = BitField<2, 1>;
    constexpr uint32_t CGDISFIFO_Pos = 2;
    constexpr uint32_t CGDISFIFO_Msk = CGDISFIFO::mask;

    /// Bus Interface Clock Gating Disable
    /// Position: 3, Width: 1
    using CGDISIF = BitField<3, 1>;
    constexpr uint32_t CGDISIF_Pos = 3;
    constexpr uint32_t CGDISIF_Msk = CGDISIF::mask;

    /// Boundary X Kilobyte Enable
    /// Position: 8, Width: 1
    using BXKBEN = BitField<8, 1>;
    constexpr uint32_t BXKBEN_Pos = 8;
    constexpr uint32_t BXKBEN_Msk = BXKBEN::mask;

}  // namespace gcfg

/// CID - Channel Interrupt Disable Register (chid = 0)
namespace cid {
    /// End of Block Interrupt Disable Bit
    /// Position: 0, Width: 1
    using BID = BitField<0, 1>;
    constexpr uint32_t BID_Pos = 0;
    constexpr uint32_t BID_Msk = BID::mask;

    /// End of Linked List Interrupt Disable Bit
    /// Position: 1, Width: 1
    using LID = BitField<1, 1>;
    constexpr uint32_t LID_Pos = 1;
    constexpr uint32_t LID_Msk = LID::mask;

    /// End of Disable Interrupt Disable Bit
    /// Position: 2, Width: 1
    using DID = BitField<2, 1>;
    constexpr uint32_t DID_Pos = 2;
    constexpr uint32_t DID_Msk = DID::mask;

    /// End of Flush Interrupt Disable Bit
    /// Position: 3, Width: 1
    using FID = BitField<3, 1>;
    constexpr uint32_t FID_Pos = 3;
    constexpr uint32_t FID_Msk = FID::mask;

    /// Read Bus Error Interrupt Disable Bit
    /// Position: 4, Width: 1
    using RBEID = BitField<4, 1>;
    constexpr uint32_t RBEID_Pos = 4;
    constexpr uint32_t RBEID_Msk = RBEID::mask;

    /// Write Bus Error Interrupt Disable Bit
    /// Position: 5, Width: 1
    using WBEID = BitField<5, 1>;
    constexpr uint32_t WBEID_Pos = 5;
    constexpr uint32_t WBEID_Msk = WBEID::mask;

    /// Request Overflow Error Interrupt Disable Bit
    /// Position: 6, Width: 1
    using ROID = BitField<6, 1>;
    constexpr uint32_t ROID_Pos = 6;
    constexpr uint32_t ROID_Msk = ROID::mask;

}  // namespace cid

/// GWAC - Global Weighted Arbiter Configuration Register
namespace gwac {
    /// Pool Weight 0
    /// Position: 0, Width: 4
    using PW0 = BitField<0, 4>;
    constexpr uint32_t PW0_Pos = 0;
    constexpr uint32_t PW0_Msk = PW0::mask;

    /// Pool Weight 1
    /// Position: 4, Width: 4
    using PW1 = BitField<4, 4>;
    constexpr uint32_t PW1_Pos = 4;
    constexpr uint32_t PW1_Msk = PW1::mask;

    /// Pool Weight 2
    /// Position: 8, Width: 4
    using PW2 = BitField<8, 4>;
    constexpr uint32_t PW2_Pos = 8;
    constexpr uint32_t PW2_Msk = PW2::mask;

    /// Pool Weight 3
    /// Position: 12, Width: 4
    using PW3 = BitField<12, 4>;
    constexpr uint32_t PW3_Pos = 12;
    constexpr uint32_t PW3_Msk = PW3::mask;

}  // namespace gwac

/// CIM - Channel Interrupt Mask Register (chid = 0)
namespace cim {
    /// End of Block Interrupt Mask Bit
    /// Position: 0, Width: 1
    using BIM = BitField<0, 1>;
    constexpr uint32_t BIM_Pos = 0;
    constexpr uint32_t BIM_Msk = BIM::mask;

    /// End of Linked List Interrupt Mask Bit
    /// Position: 1, Width: 1
    using LIM = BitField<1, 1>;
    constexpr uint32_t LIM_Pos = 1;
    constexpr uint32_t LIM_Msk = LIM::mask;

    /// End of Disable Interrupt Mask Bit
    /// Position: 2, Width: 1
    using DIM = BitField<2, 1>;
    constexpr uint32_t DIM_Pos = 2;
    constexpr uint32_t DIM_Msk = DIM::mask;

    /// End of Flush Interrupt Mask Bit
    /// Position: 3, Width: 1
    using FIM = BitField<3, 1>;
    constexpr uint32_t FIM_Pos = 3;
    constexpr uint32_t FIM_Msk = FIM::mask;

    /// Read Bus Error Interrupt Mask Bit
    /// Position: 4, Width: 1
    using RBEIM = BitField<4, 1>;
    constexpr uint32_t RBEIM_Pos = 4;
    constexpr uint32_t RBEIM_Msk = RBEIM::mask;

    /// Write Bus Error Interrupt Mask Bit
    /// Position: 5, Width: 1
    using WBEIM = BitField<5, 1>;
    constexpr uint32_t WBEIM_Pos = 5;
    constexpr uint32_t WBEIM_Msk = WBEIM::mask;

    /// Request Overflow Error Interrupt Mask Bit
    /// Position: 6, Width: 1
    using ROIM = BitField<6, 1>;
    constexpr uint32_t ROIM_Pos = 6;
    constexpr uint32_t ROIM_Msk = ROIM::mask;

}  // namespace cim

/// GIE - Global Interrupt Enable Register
namespace gie {
    /// XDMAC Channel 0 Interrupt Enable Bit
    /// Position: 0, Width: 1
    using IE0 = BitField<0, 1>;
    constexpr uint32_t IE0_Pos = 0;
    constexpr uint32_t IE0_Msk = IE0::mask;

    /// XDMAC Channel 1 Interrupt Enable Bit
    /// Position: 1, Width: 1
    using IE1 = BitField<1, 1>;
    constexpr uint32_t IE1_Pos = 1;
    constexpr uint32_t IE1_Msk = IE1::mask;

    /// XDMAC Channel 2 Interrupt Enable Bit
    /// Position: 2, Width: 1
    using IE2 = BitField<2, 1>;
    constexpr uint32_t IE2_Pos = 2;
    constexpr uint32_t IE2_Msk = IE2::mask;

    /// XDMAC Channel 3 Interrupt Enable Bit
    /// Position: 3, Width: 1
    using IE3 = BitField<3, 1>;
    constexpr uint32_t IE3_Pos = 3;
    constexpr uint32_t IE3_Msk = IE3::mask;

    /// XDMAC Channel 4 Interrupt Enable Bit
    /// Position: 4, Width: 1
    using IE4 = BitField<4, 1>;
    constexpr uint32_t IE4_Pos = 4;
    constexpr uint32_t IE4_Msk = IE4::mask;

    /// XDMAC Channel 5 Interrupt Enable Bit
    /// Position: 5, Width: 1
    using IE5 = BitField<5, 1>;
    constexpr uint32_t IE5_Pos = 5;
    constexpr uint32_t IE5_Msk = IE5::mask;

    /// XDMAC Channel 6 Interrupt Enable Bit
    /// Position: 6, Width: 1
    using IE6 = BitField<6, 1>;
    constexpr uint32_t IE6_Pos = 6;
    constexpr uint32_t IE6_Msk = IE6::mask;

    /// XDMAC Channel 7 Interrupt Enable Bit
    /// Position: 7, Width: 1
    using IE7 = BitField<7, 1>;
    constexpr uint32_t IE7_Pos = 7;
    constexpr uint32_t IE7_Msk = IE7::mask;

    /// XDMAC Channel 8 Interrupt Enable Bit
    /// Position: 8, Width: 1
    using IE8 = BitField<8, 1>;
    constexpr uint32_t IE8_Pos = 8;
    constexpr uint32_t IE8_Msk = IE8::mask;

    /// XDMAC Channel 9 Interrupt Enable Bit
    /// Position: 9, Width: 1
    using IE9 = BitField<9, 1>;
    constexpr uint32_t IE9_Pos = 9;
    constexpr uint32_t IE9_Msk = IE9::mask;

    /// XDMAC Channel 10 Interrupt Enable Bit
    /// Position: 10, Width: 1
    using IE10 = BitField<10, 1>;
    constexpr uint32_t IE10_Pos = 10;
    constexpr uint32_t IE10_Msk = IE10::mask;

    /// XDMAC Channel 11 Interrupt Enable Bit
    /// Position: 11, Width: 1
    using IE11 = BitField<11, 1>;
    constexpr uint32_t IE11_Pos = 11;
    constexpr uint32_t IE11_Msk = IE11::mask;

    /// XDMAC Channel 12 Interrupt Enable Bit
    /// Position: 12, Width: 1
    using IE12 = BitField<12, 1>;
    constexpr uint32_t IE12_Pos = 12;
    constexpr uint32_t IE12_Msk = IE12::mask;

    /// XDMAC Channel 13 Interrupt Enable Bit
    /// Position: 13, Width: 1
    using IE13 = BitField<13, 1>;
    constexpr uint32_t IE13_Pos = 13;
    constexpr uint32_t IE13_Msk = IE13::mask;

    /// XDMAC Channel 14 Interrupt Enable Bit
    /// Position: 14, Width: 1
    using IE14 = BitField<14, 1>;
    constexpr uint32_t IE14_Pos = 14;
    constexpr uint32_t IE14_Msk = IE14::mask;

    /// XDMAC Channel 15 Interrupt Enable Bit
    /// Position: 15, Width: 1
    using IE15 = BitField<15, 1>;
    constexpr uint32_t IE15_Pos = 15;
    constexpr uint32_t IE15_Msk = IE15::mask;

    /// XDMAC Channel 16 Interrupt Enable Bit
    /// Position: 16, Width: 1
    using IE16 = BitField<16, 1>;
    constexpr uint32_t IE16_Pos = 16;
    constexpr uint32_t IE16_Msk = IE16::mask;

    /// XDMAC Channel 17 Interrupt Enable Bit
    /// Position: 17, Width: 1
    using IE17 = BitField<17, 1>;
    constexpr uint32_t IE17_Pos = 17;
    constexpr uint32_t IE17_Msk = IE17::mask;

    /// XDMAC Channel 18 Interrupt Enable Bit
    /// Position: 18, Width: 1
    using IE18 = BitField<18, 1>;
    constexpr uint32_t IE18_Pos = 18;
    constexpr uint32_t IE18_Msk = IE18::mask;

    /// XDMAC Channel 19 Interrupt Enable Bit
    /// Position: 19, Width: 1
    using IE19 = BitField<19, 1>;
    constexpr uint32_t IE19_Pos = 19;
    constexpr uint32_t IE19_Msk = IE19::mask;

    /// XDMAC Channel 20 Interrupt Enable Bit
    /// Position: 20, Width: 1
    using IE20 = BitField<20, 1>;
    constexpr uint32_t IE20_Pos = 20;
    constexpr uint32_t IE20_Msk = IE20::mask;

    /// XDMAC Channel 21 Interrupt Enable Bit
    /// Position: 21, Width: 1
    using IE21 = BitField<21, 1>;
    constexpr uint32_t IE21_Pos = 21;
    constexpr uint32_t IE21_Msk = IE21::mask;

    /// XDMAC Channel 22 Interrupt Enable Bit
    /// Position: 22, Width: 1
    using IE22 = BitField<22, 1>;
    constexpr uint32_t IE22_Pos = 22;
    constexpr uint32_t IE22_Msk = IE22::mask;

    /// XDMAC Channel 23 Interrupt Enable Bit
    /// Position: 23, Width: 1
    using IE23 = BitField<23, 1>;
    constexpr uint32_t IE23_Pos = 23;
    constexpr uint32_t IE23_Msk = IE23::mask;

}  // namespace gie

/// CIS - Channel Interrupt Status Register (chid = 0)
namespace cis {
    /// End of Block Interrupt Status Bit
    /// Position: 0, Width: 1
    using BIS = BitField<0, 1>;
    constexpr uint32_t BIS_Pos = 0;
    constexpr uint32_t BIS_Msk = BIS::mask;

    /// End of Linked List Interrupt Status Bit
    /// Position: 1, Width: 1
    using LIS = BitField<1, 1>;
    constexpr uint32_t LIS_Pos = 1;
    constexpr uint32_t LIS_Msk = LIS::mask;

    /// End of Disable Interrupt Status Bit
    /// Position: 2, Width: 1
    using DIS = BitField<2, 1>;
    constexpr uint32_t DIS_Pos = 2;
    constexpr uint32_t DIS_Msk = DIS::mask;

    /// End of Flush Interrupt Status Bit
    /// Position: 3, Width: 1
    using FIS = BitField<3, 1>;
    constexpr uint32_t FIS_Pos = 3;
    constexpr uint32_t FIS_Msk = FIS::mask;

    /// Read Bus Error Interrupt Status Bit
    /// Position: 4, Width: 1
    using RBEIS = BitField<4, 1>;
    constexpr uint32_t RBEIS_Pos = 4;
    constexpr uint32_t RBEIS_Msk = RBEIS::mask;

    /// Write Bus Error Interrupt Status Bit
    /// Position: 5, Width: 1
    using WBEIS = BitField<5, 1>;
    constexpr uint32_t WBEIS_Pos = 5;
    constexpr uint32_t WBEIS_Msk = WBEIS::mask;

    /// Request Overflow Error Interrupt Status Bit
    /// Position: 6, Width: 1
    using ROIS = BitField<6, 1>;
    constexpr uint32_t ROIS_Pos = 6;
    constexpr uint32_t ROIS_Msk = ROIS::mask;

}  // namespace cis

/// GID - Global Interrupt Disable Register
namespace gid {
    /// XDMAC Channel 0 Interrupt Disable Bit
    /// Position: 0, Width: 1
    using ID0 = BitField<0, 1>;
    constexpr uint32_t ID0_Pos = 0;
    constexpr uint32_t ID0_Msk = ID0::mask;

    /// XDMAC Channel 1 Interrupt Disable Bit
    /// Position: 1, Width: 1
    using ID1 = BitField<1, 1>;
    constexpr uint32_t ID1_Pos = 1;
    constexpr uint32_t ID1_Msk = ID1::mask;

    /// XDMAC Channel 2 Interrupt Disable Bit
    /// Position: 2, Width: 1
    using ID2 = BitField<2, 1>;
    constexpr uint32_t ID2_Pos = 2;
    constexpr uint32_t ID2_Msk = ID2::mask;

    /// XDMAC Channel 3 Interrupt Disable Bit
    /// Position: 3, Width: 1
    using ID3 = BitField<3, 1>;
    constexpr uint32_t ID3_Pos = 3;
    constexpr uint32_t ID3_Msk = ID3::mask;

    /// XDMAC Channel 4 Interrupt Disable Bit
    /// Position: 4, Width: 1
    using ID4 = BitField<4, 1>;
    constexpr uint32_t ID4_Pos = 4;
    constexpr uint32_t ID4_Msk = ID4::mask;

    /// XDMAC Channel 5 Interrupt Disable Bit
    /// Position: 5, Width: 1
    using ID5 = BitField<5, 1>;
    constexpr uint32_t ID5_Pos = 5;
    constexpr uint32_t ID5_Msk = ID5::mask;

    /// XDMAC Channel 6 Interrupt Disable Bit
    /// Position: 6, Width: 1
    using ID6 = BitField<6, 1>;
    constexpr uint32_t ID6_Pos = 6;
    constexpr uint32_t ID6_Msk = ID6::mask;

    /// XDMAC Channel 7 Interrupt Disable Bit
    /// Position: 7, Width: 1
    using ID7 = BitField<7, 1>;
    constexpr uint32_t ID7_Pos = 7;
    constexpr uint32_t ID7_Msk = ID7::mask;

    /// XDMAC Channel 8 Interrupt Disable Bit
    /// Position: 8, Width: 1
    using ID8 = BitField<8, 1>;
    constexpr uint32_t ID8_Pos = 8;
    constexpr uint32_t ID8_Msk = ID8::mask;

    /// XDMAC Channel 9 Interrupt Disable Bit
    /// Position: 9, Width: 1
    using ID9 = BitField<9, 1>;
    constexpr uint32_t ID9_Pos = 9;
    constexpr uint32_t ID9_Msk = ID9::mask;

    /// XDMAC Channel 10 Interrupt Disable Bit
    /// Position: 10, Width: 1
    using ID10 = BitField<10, 1>;
    constexpr uint32_t ID10_Pos = 10;
    constexpr uint32_t ID10_Msk = ID10::mask;

    /// XDMAC Channel 11 Interrupt Disable Bit
    /// Position: 11, Width: 1
    using ID11 = BitField<11, 1>;
    constexpr uint32_t ID11_Pos = 11;
    constexpr uint32_t ID11_Msk = ID11::mask;

    /// XDMAC Channel 12 Interrupt Disable Bit
    /// Position: 12, Width: 1
    using ID12 = BitField<12, 1>;
    constexpr uint32_t ID12_Pos = 12;
    constexpr uint32_t ID12_Msk = ID12::mask;

    /// XDMAC Channel 13 Interrupt Disable Bit
    /// Position: 13, Width: 1
    using ID13 = BitField<13, 1>;
    constexpr uint32_t ID13_Pos = 13;
    constexpr uint32_t ID13_Msk = ID13::mask;

    /// XDMAC Channel 14 Interrupt Disable Bit
    /// Position: 14, Width: 1
    using ID14 = BitField<14, 1>;
    constexpr uint32_t ID14_Pos = 14;
    constexpr uint32_t ID14_Msk = ID14::mask;

    /// XDMAC Channel 15 Interrupt Disable Bit
    /// Position: 15, Width: 1
    using ID15 = BitField<15, 1>;
    constexpr uint32_t ID15_Pos = 15;
    constexpr uint32_t ID15_Msk = ID15::mask;

    /// XDMAC Channel 16 Interrupt Disable Bit
    /// Position: 16, Width: 1
    using ID16 = BitField<16, 1>;
    constexpr uint32_t ID16_Pos = 16;
    constexpr uint32_t ID16_Msk = ID16::mask;

    /// XDMAC Channel 17 Interrupt Disable Bit
    /// Position: 17, Width: 1
    using ID17 = BitField<17, 1>;
    constexpr uint32_t ID17_Pos = 17;
    constexpr uint32_t ID17_Msk = ID17::mask;

    /// XDMAC Channel 18 Interrupt Disable Bit
    /// Position: 18, Width: 1
    using ID18 = BitField<18, 1>;
    constexpr uint32_t ID18_Pos = 18;
    constexpr uint32_t ID18_Msk = ID18::mask;

    /// XDMAC Channel 19 Interrupt Disable Bit
    /// Position: 19, Width: 1
    using ID19 = BitField<19, 1>;
    constexpr uint32_t ID19_Pos = 19;
    constexpr uint32_t ID19_Msk = ID19::mask;

    /// XDMAC Channel 20 Interrupt Disable Bit
    /// Position: 20, Width: 1
    using ID20 = BitField<20, 1>;
    constexpr uint32_t ID20_Pos = 20;
    constexpr uint32_t ID20_Msk = ID20::mask;

    /// XDMAC Channel 21 Interrupt Disable Bit
    /// Position: 21, Width: 1
    using ID21 = BitField<21, 1>;
    constexpr uint32_t ID21_Pos = 21;
    constexpr uint32_t ID21_Msk = ID21::mask;

    /// XDMAC Channel 22 Interrupt Disable Bit
    /// Position: 22, Width: 1
    using ID22 = BitField<22, 1>;
    constexpr uint32_t ID22_Pos = 22;
    constexpr uint32_t ID22_Msk = ID22::mask;

    /// XDMAC Channel 23 Interrupt Disable Bit
    /// Position: 23, Width: 1
    using ID23 = BitField<23, 1>;
    constexpr uint32_t ID23_Pos = 23;
    constexpr uint32_t ID23_Msk = ID23::mask;

}  // namespace gid

/// CSA - Channel Source Address Register (chid = 0)
namespace csa {
    /// Channel x Source Address
    /// Position: 0, Width: 32
    using SA = BitField<0, 32>;
    constexpr uint32_t SA_Pos = 0;
    constexpr uint32_t SA_Msk = SA::mask;

}  // namespace csa

/// GIM - Global Interrupt Mask Register
namespace gim {
    /// XDMAC Channel 0 Interrupt Mask Bit
    /// Position: 0, Width: 1
    using IM0 = BitField<0, 1>;
    constexpr uint32_t IM0_Pos = 0;
    constexpr uint32_t IM0_Msk = IM0::mask;

    /// XDMAC Channel 1 Interrupt Mask Bit
    /// Position: 1, Width: 1
    using IM1 = BitField<1, 1>;
    constexpr uint32_t IM1_Pos = 1;
    constexpr uint32_t IM1_Msk = IM1::mask;

    /// XDMAC Channel 2 Interrupt Mask Bit
    /// Position: 2, Width: 1
    using IM2 = BitField<2, 1>;
    constexpr uint32_t IM2_Pos = 2;
    constexpr uint32_t IM2_Msk = IM2::mask;

    /// XDMAC Channel 3 Interrupt Mask Bit
    /// Position: 3, Width: 1
    using IM3 = BitField<3, 1>;
    constexpr uint32_t IM3_Pos = 3;
    constexpr uint32_t IM3_Msk = IM3::mask;

    /// XDMAC Channel 4 Interrupt Mask Bit
    /// Position: 4, Width: 1
    using IM4 = BitField<4, 1>;
    constexpr uint32_t IM4_Pos = 4;
    constexpr uint32_t IM4_Msk = IM4::mask;

    /// XDMAC Channel 5 Interrupt Mask Bit
    /// Position: 5, Width: 1
    using IM5 = BitField<5, 1>;
    constexpr uint32_t IM5_Pos = 5;
    constexpr uint32_t IM5_Msk = IM5::mask;

    /// XDMAC Channel 6 Interrupt Mask Bit
    /// Position: 6, Width: 1
    using IM6 = BitField<6, 1>;
    constexpr uint32_t IM6_Pos = 6;
    constexpr uint32_t IM6_Msk = IM6::mask;

    /// XDMAC Channel 7 Interrupt Mask Bit
    /// Position: 7, Width: 1
    using IM7 = BitField<7, 1>;
    constexpr uint32_t IM7_Pos = 7;
    constexpr uint32_t IM7_Msk = IM7::mask;

    /// XDMAC Channel 8 Interrupt Mask Bit
    /// Position: 8, Width: 1
    using IM8 = BitField<8, 1>;
    constexpr uint32_t IM8_Pos = 8;
    constexpr uint32_t IM8_Msk = IM8::mask;

    /// XDMAC Channel 9 Interrupt Mask Bit
    /// Position: 9, Width: 1
    using IM9 = BitField<9, 1>;
    constexpr uint32_t IM9_Pos = 9;
    constexpr uint32_t IM9_Msk = IM9::mask;

    /// XDMAC Channel 10 Interrupt Mask Bit
    /// Position: 10, Width: 1
    using IM10 = BitField<10, 1>;
    constexpr uint32_t IM10_Pos = 10;
    constexpr uint32_t IM10_Msk = IM10::mask;

    /// XDMAC Channel 11 Interrupt Mask Bit
    /// Position: 11, Width: 1
    using IM11 = BitField<11, 1>;
    constexpr uint32_t IM11_Pos = 11;
    constexpr uint32_t IM11_Msk = IM11::mask;

    /// XDMAC Channel 12 Interrupt Mask Bit
    /// Position: 12, Width: 1
    using IM12 = BitField<12, 1>;
    constexpr uint32_t IM12_Pos = 12;
    constexpr uint32_t IM12_Msk = IM12::mask;

    /// XDMAC Channel 13 Interrupt Mask Bit
    /// Position: 13, Width: 1
    using IM13 = BitField<13, 1>;
    constexpr uint32_t IM13_Pos = 13;
    constexpr uint32_t IM13_Msk = IM13::mask;

    /// XDMAC Channel 14 Interrupt Mask Bit
    /// Position: 14, Width: 1
    using IM14 = BitField<14, 1>;
    constexpr uint32_t IM14_Pos = 14;
    constexpr uint32_t IM14_Msk = IM14::mask;

    /// XDMAC Channel 15 Interrupt Mask Bit
    /// Position: 15, Width: 1
    using IM15 = BitField<15, 1>;
    constexpr uint32_t IM15_Pos = 15;
    constexpr uint32_t IM15_Msk = IM15::mask;

    /// XDMAC Channel 16 Interrupt Mask Bit
    /// Position: 16, Width: 1
    using IM16 = BitField<16, 1>;
    constexpr uint32_t IM16_Pos = 16;
    constexpr uint32_t IM16_Msk = IM16::mask;

    /// XDMAC Channel 17 Interrupt Mask Bit
    /// Position: 17, Width: 1
    using IM17 = BitField<17, 1>;
    constexpr uint32_t IM17_Pos = 17;
    constexpr uint32_t IM17_Msk = IM17::mask;

    /// XDMAC Channel 18 Interrupt Mask Bit
    /// Position: 18, Width: 1
    using IM18 = BitField<18, 1>;
    constexpr uint32_t IM18_Pos = 18;
    constexpr uint32_t IM18_Msk = IM18::mask;

    /// XDMAC Channel 19 Interrupt Mask Bit
    /// Position: 19, Width: 1
    using IM19 = BitField<19, 1>;
    constexpr uint32_t IM19_Pos = 19;
    constexpr uint32_t IM19_Msk = IM19::mask;

    /// XDMAC Channel 20 Interrupt Mask Bit
    /// Position: 20, Width: 1
    using IM20 = BitField<20, 1>;
    constexpr uint32_t IM20_Pos = 20;
    constexpr uint32_t IM20_Msk = IM20::mask;

    /// XDMAC Channel 21 Interrupt Mask Bit
    /// Position: 21, Width: 1
    using IM21 = BitField<21, 1>;
    constexpr uint32_t IM21_Pos = 21;
    constexpr uint32_t IM21_Msk = IM21::mask;

    /// XDMAC Channel 22 Interrupt Mask Bit
    /// Position: 22, Width: 1
    using IM22 = BitField<22, 1>;
    constexpr uint32_t IM22_Pos = 22;
    constexpr uint32_t IM22_Msk = IM22::mask;

    /// XDMAC Channel 23 Interrupt Mask Bit
    /// Position: 23, Width: 1
    using IM23 = BitField<23, 1>;
    constexpr uint32_t IM23_Pos = 23;
    constexpr uint32_t IM23_Msk = IM23::mask;

}  // namespace gim

/// CDA - Channel Destination Address Register (chid = 0)
namespace cda {
    /// Channel x Destination Address
    /// Position: 0, Width: 32
    using DA = BitField<0, 32>;
    constexpr uint32_t DA_Pos = 0;
    constexpr uint32_t DA_Msk = DA::mask;

}  // namespace cda

/// GIS - Global Interrupt Status Register
namespace gis {
    /// XDMAC Channel 0 Interrupt Status Bit
    /// Position: 0, Width: 1
    using IS0 = BitField<0, 1>;
    constexpr uint32_t IS0_Pos = 0;
    constexpr uint32_t IS0_Msk = IS0::mask;

    /// XDMAC Channel 1 Interrupt Status Bit
    /// Position: 1, Width: 1
    using IS1 = BitField<1, 1>;
    constexpr uint32_t IS1_Pos = 1;
    constexpr uint32_t IS1_Msk = IS1::mask;

    /// XDMAC Channel 2 Interrupt Status Bit
    /// Position: 2, Width: 1
    using IS2 = BitField<2, 1>;
    constexpr uint32_t IS2_Pos = 2;
    constexpr uint32_t IS2_Msk = IS2::mask;

    /// XDMAC Channel 3 Interrupt Status Bit
    /// Position: 3, Width: 1
    using IS3 = BitField<3, 1>;
    constexpr uint32_t IS3_Pos = 3;
    constexpr uint32_t IS3_Msk = IS3::mask;

    /// XDMAC Channel 4 Interrupt Status Bit
    /// Position: 4, Width: 1
    using IS4 = BitField<4, 1>;
    constexpr uint32_t IS4_Pos = 4;
    constexpr uint32_t IS4_Msk = IS4::mask;

    /// XDMAC Channel 5 Interrupt Status Bit
    /// Position: 5, Width: 1
    using IS5 = BitField<5, 1>;
    constexpr uint32_t IS5_Pos = 5;
    constexpr uint32_t IS5_Msk = IS5::mask;

    /// XDMAC Channel 6 Interrupt Status Bit
    /// Position: 6, Width: 1
    using IS6 = BitField<6, 1>;
    constexpr uint32_t IS6_Pos = 6;
    constexpr uint32_t IS6_Msk = IS6::mask;

    /// XDMAC Channel 7 Interrupt Status Bit
    /// Position: 7, Width: 1
    using IS7 = BitField<7, 1>;
    constexpr uint32_t IS7_Pos = 7;
    constexpr uint32_t IS7_Msk = IS7::mask;

    /// XDMAC Channel 8 Interrupt Status Bit
    /// Position: 8, Width: 1
    using IS8 = BitField<8, 1>;
    constexpr uint32_t IS8_Pos = 8;
    constexpr uint32_t IS8_Msk = IS8::mask;

    /// XDMAC Channel 9 Interrupt Status Bit
    /// Position: 9, Width: 1
    using IS9 = BitField<9, 1>;
    constexpr uint32_t IS9_Pos = 9;
    constexpr uint32_t IS9_Msk = IS9::mask;

    /// XDMAC Channel 10 Interrupt Status Bit
    /// Position: 10, Width: 1
    using IS10 = BitField<10, 1>;
    constexpr uint32_t IS10_Pos = 10;
    constexpr uint32_t IS10_Msk = IS10::mask;

    /// XDMAC Channel 11 Interrupt Status Bit
    /// Position: 11, Width: 1
    using IS11 = BitField<11, 1>;
    constexpr uint32_t IS11_Pos = 11;
    constexpr uint32_t IS11_Msk = IS11::mask;

    /// XDMAC Channel 12 Interrupt Status Bit
    /// Position: 12, Width: 1
    using IS12 = BitField<12, 1>;
    constexpr uint32_t IS12_Pos = 12;
    constexpr uint32_t IS12_Msk = IS12::mask;

    /// XDMAC Channel 13 Interrupt Status Bit
    /// Position: 13, Width: 1
    using IS13 = BitField<13, 1>;
    constexpr uint32_t IS13_Pos = 13;
    constexpr uint32_t IS13_Msk = IS13::mask;

    /// XDMAC Channel 14 Interrupt Status Bit
    /// Position: 14, Width: 1
    using IS14 = BitField<14, 1>;
    constexpr uint32_t IS14_Pos = 14;
    constexpr uint32_t IS14_Msk = IS14::mask;

    /// XDMAC Channel 15 Interrupt Status Bit
    /// Position: 15, Width: 1
    using IS15 = BitField<15, 1>;
    constexpr uint32_t IS15_Pos = 15;
    constexpr uint32_t IS15_Msk = IS15::mask;

    /// XDMAC Channel 16 Interrupt Status Bit
    /// Position: 16, Width: 1
    using IS16 = BitField<16, 1>;
    constexpr uint32_t IS16_Pos = 16;
    constexpr uint32_t IS16_Msk = IS16::mask;

    /// XDMAC Channel 17 Interrupt Status Bit
    /// Position: 17, Width: 1
    using IS17 = BitField<17, 1>;
    constexpr uint32_t IS17_Pos = 17;
    constexpr uint32_t IS17_Msk = IS17::mask;

    /// XDMAC Channel 18 Interrupt Status Bit
    /// Position: 18, Width: 1
    using IS18 = BitField<18, 1>;
    constexpr uint32_t IS18_Pos = 18;
    constexpr uint32_t IS18_Msk = IS18::mask;

    /// XDMAC Channel 19 Interrupt Status Bit
    /// Position: 19, Width: 1
    using IS19 = BitField<19, 1>;
    constexpr uint32_t IS19_Pos = 19;
    constexpr uint32_t IS19_Msk = IS19::mask;

    /// XDMAC Channel 20 Interrupt Status Bit
    /// Position: 20, Width: 1
    using IS20 = BitField<20, 1>;
    constexpr uint32_t IS20_Pos = 20;
    constexpr uint32_t IS20_Msk = IS20::mask;

    /// XDMAC Channel 21 Interrupt Status Bit
    /// Position: 21, Width: 1
    using IS21 = BitField<21, 1>;
    constexpr uint32_t IS21_Pos = 21;
    constexpr uint32_t IS21_Msk = IS21::mask;

    /// XDMAC Channel 22 Interrupt Status Bit
    /// Position: 22, Width: 1
    using IS22 = BitField<22, 1>;
    constexpr uint32_t IS22_Pos = 22;
    constexpr uint32_t IS22_Msk = IS22::mask;

    /// XDMAC Channel 23 Interrupt Status Bit
    /// Position: 23, Width: 1
    using IS23 = BitField<23, 1>;
    constexpr uint32_t IS23_Pos = 23;
    constexpr uint32_t IS23_Msk = IS23::mask;

}  // namespace gis

/// CNDA - Channel Next Descriptor Address Register (chid = 0)
namespace cnda {
    /// Channel x Next Descriptor Interface
    /// Position: 0, Width: 1
    using NDAIF = BitField<0, 1>;
    constexpr uint32_t NDAIF_Pos = 0;
    constexpr uint32_t NDAIF_Msk = NDAIF::mask;

    /// Channel x Next Descriptor Address
    /// Position: 2, Width: 30
    using NDA = BitField<2, 30>;
    constexpr uint32_t NDA_Pos = 2;
    constexpr uint32_t NDA_Msk = NDA::mask;

}  // namespace cnda

/// GE - Global Channel Enable Register
namespace ge {
    /// XDMAC Channel 0 Enable Bit
    /// Position: 0, Width: 1
    using EN0 = BitField<0, 1>;
    constexpr uint32_t EN0_Pos = 0;
    constexpr uint32_t EN0_Msk = EN0::mask;

    /// XDMAC Channel 1 Enable Bit
    /// Position: 1, Width: 1
    using EN1 = BitField<1, 1>;
    constexpr uint32_t EN1_Pos = 1;
    constexpr uint32_t EN1_Msk = EN1::mask;

    /// XDMAC Channel 2 Enable Bit
    /// Position: 2, Width: 1
    using EN2 = BitField<2, 1>;
    constexpr uint32_t EN2_Pos = 2;
    constexpr uint32_t EN2_Msk = EN2::mask;

    /// XDMAC Channel 3 Enable Bit
    /// Position: 3, Width: 1
    using EN3 = BitField<3, 1>;
    constexpr uint32_t EN3_Pos = 3;
    constexpr uint32_t EN3_Msk = EN3::mask;

    /// XDMAC Channel 4 Enable Bit
    /// Position: 4, Width: 1
    using EN4 = BitField<4, 1>;
    constexpr uint32_t EN4_Pos = 4;
    constexpr uint32_t EN4_Msk = EN4::mask;

    /// XDMAC Channel 5 Enable Bit
    /// Position: 5, Width: 1
    using EN5 = BitField<5, 1>;
    constexpr uint32_t EN5_Pos = 5;
    constexpr uint32_t EN5_Msk = EN5::mask;

    /// XDMAC Channel 6 Enable Bit
    /// Position: 6, Width: 1
    using EN6 = BitField<6, 1>;
    constexpr uint32_t EN6_Pos = 6;
    constexpr uint32_t EN6_Msk = EN6::mask;

    /// XDMAC Channel 7 Enable Bit
    /// Position: 7, Width: 1
    using EN7 = BitField<7, 1>;
    constexpr uint32_t EN7_Pos = 7;
    constexpr uint32_t EN7_Msk = EN7::mask;

    /// XDMAC Channel 8 Enable Bit
    /// Position: 8, Width: 1
    using EN8 = BitField<8, 1>;
    constexpr uint32_t EN8_Pos = 8;
    constexpr uint32_t EN8_Msk = EN8::mask;

    /// XDMAC Channel 9 Enable Bit
    /// Position: 9, Width: 1
    using EN9 = BitField<9, 1>;
    constexpr uint32_t EN9_Pos = 9;
    constexpr uint32_t EN9_Msk = EN9::mask;

    /// XDMAC Channel 10 Enable Bit
    /// Position: 10, Width: 1
    using EN10 = BitField<10, 1>;
    constexpr uint32_t EN10_Pos = 10;
    constexpr uint32_t EN10_Msk = EN10::mask;

    /// XDMAC Channel 11 Enable Bit
    /// Position: 11, Width: 1
    using EN11 = BitField<11, 1>;
    constexpr uint32_t EN11_Pos = 11;
    constexpr uint32_t EN11_Msk = EN11::mask;

    /// XDMAC Channel 12 Enable Bit
    /// Position: 12, Width: 1
    using EN12 = BitField<12, 1>;
    constexpr uint32_t EN12_Pos = 12;
    constexpr uint32_t EN12_Msk = EN12::mask;

    /// XDMAC Channel 13 Enable Bit
    /// Position: 13, Width: 1
    using EN13 = BitField<13, 1>;
    constexpr uint32_t EN13_Pos = 13;
    constexpr uint32_t EN13_Msk = EN13::mask;

    /// XDMAC Channel 14 Enable Bit
    /// Position: 14, Width: 1
    using EN14 = BitField<14, 1>;
    constexpr uint32_t EN14_Pos = 14;
    constexpr uint32_t EN14_Msk = EN14::mask;

    /// XDMAC Channel 15 Enable Bit
    /// Position: 15, Width: 1
    using EN15 = BitField<15, 1>;
    constexpr uint32_t EN15_Pos = 15;
    constexpr uint32_t EN15_Msk = EN15::mask;

    /// XDMAC Channel 16 Enable Bit
    /// Position: 16, Width: 1
    using EN16 = BitField<16, 1>;
    constexpr uint32_t EN16_Pos = 16;
    constexpr uint32_t EN16_Msk = EN16::mask;

    /// XDMAC Channel 17 Enable Bit
    /// Position: 17, Width: 1
    using EN17 = BitField<17, 1>;
    constexpr uint32_t EN17_Pos = 17;
    constexpr uint32_t EN17_Msk = EN17::mask;

    /// XDMAC Channel 18 Enable Bit
    /// Position: 18, Width: 1
    using EN18 = BitField<18, 1>;
    constexpr uint32_t EN18_Pos = 18;
    constexpr uint32_t EN18_Msk = EN18::mask;

    /// XDMAC Channel 19 Enable Bit
    /// Position: 19, Width: 1
    using EN19 = BitField<19, 1>;
    constexpr uint32_t EN19_Pos = 19;
    constexpr uint32_t EN19_Msk = EN19::mask;

    /// XDMAC Channel 20 Enable Bit
    /// Position: 20, Width: 1
    using EN20 = BitField<20, 1>;
    constexpr uint32_t EN20_Pos = 20;
    constexpr uint32_t EN20_Msk = EN20::mask;

    /// XDMAC Channel 21 Enable Bit
    /// Position: 21, Width: 1
    using EN21 = BitField<21, 1>;
    constexpr uint32_t EN21_Pos = 21;
    constexpr uint32_t EN21_Msk = EN21::mask;

    /// XDMAC Channel 22 Enable Bit
    /// Position: 22, Width: 1
    using EN22 = BitField<22, 1>;
    constexpr uint32_t EN22_Pos = 22;
    constexpr uint32_t EN22_Msk = EN22::mask;

    /// XDMAC Channel 23 Enable Bit
    /// Position: 23, Width: 1
    using EN23 = BitField<23, 1>;
    constexpr uint32_t EN23_Pos = 23;
    constexpr uint32_t EN23_Msk = EN23::mask;

}  // namespace ge

/// CNDC - Channel Next Descriptor Control Register (chid = 0)
namespace cndc {
    /// Channel x Next Descriptor Enable
    /// Position: 0, Width: 1
    using NDE = BitField<0, 1>;
    constexpr uint32_t NDE_Pos = 0;
    constexpr uint32_t NDE_Msk = NDE::mask;
    /// Enumerated values for NDE
    namespace nde {
        constexpr uint32_t DSCR_FETCH_DIS = 0;
        constexpr uint32_t DSCR_FETCH_EN = 1;
    }

    /// Channel x Next Descriptor Source Update
    /// Position: 1, Width: 1
    using NDSUP = BitField<1, 1>;
    constexpr uint32_t NDSUP_Pos = 1;
    constexpr uint32_t NDSUP_Msk = NDSUP::mask;
    /// Enumerated values for NDSUP
    namespace ndsup {
        constexpr uint32_t SRC_PARAMS_UNCHANGED = 0;
        constexpr uint32_t SRC_PARAMS_UPDATED = 1;
    }

    /// Channel x Next Descriptor Destination Update
    /// Position: 2, Width: 1
    using NDDUP = BitField<2, 1>;
    constexpr uint32_t NDDUP_Pos = 2;
    constexpr uint32_t NDDUP_Msk = NDDUP::mask;
    /// Enumerated values for NDDUP
    namespace nddup {
        constexpr uint32_t DST_PARAMS_UNCHANGED = 0;
        constexpr uint32_t DST_PARAMS_UPDATED = 1;
    }

    /// Channel x Next Descriptor View
    /// Position: 3, Width: 2
    using NDVIEW = BitField<3, 2>;
    constexpr uint32_t NDVIEW_Pos = 3;
    constexpr uint32_t NDVIEW_Msk = NDVIEW::mask;
    /// Enumerated values for NDVIEW
    namespace ndview {
        constexpr uint32_t NDV0 = 0;
        constexpr uint32_t NDV1 = 1;
        constexpr uint32_t NDV2 = 2;
        constexpr uint32_t NDV3 = 3;
    }

}  // namespace cndc

/// GD - Global Channel Disable Register
namespace gd {
    /// XDMAC Channel 0 Disable Bit
    /// Position: 0, Width: 1
    using DI0 = BitField<0, 1>;
    constexpr uint32_t DI0_Pos = 0;
    constexpr uint32_t DI0_Msk = DI0::mask;

    /// XDMAC Channel 1 Disable Bit
    /// Position: 1, Width: 1
    using DI1 = BitField<1, 1>;
    constexpr uint32_t DI1_Pos = 1;
    constexpr uint32_t DI1_Msk = DI1::mask;

    /// XDMAC Channel 2 Disable Bit
    /// Position: 2, Width: 1
    using DI2 = BitField<2, 1>;
    constexpr uint32_t DI2_Pos = 2;
    constexpr uint32_t DI2_Msk = DI2::mask;

    /// XDMAC Channel 3 Disable Bit
    /// Position: 3, Width: 1
    using DI3 = BitField<3, 1>;
    constexpr uint32_t DI3_Pos = 3;
    constexpr uint32_t DI3_Msk = DI3::mask;

    /// XDMAC Channel 4 Disable Bit
    /// Position: 4, Width: 1
    using DI4 = BitField<4, 1>;
    constexpr uint32_t DI4_Pos = 4;
    constexpr uint32_t DI4_Msk = DI4::mask;

    /// XDMAC Channel 5 Disable Bit
    /// Position: 5, Width: 1
    using DI5 = BitField<5, 1>;
    constexpr uint32_t DI5_Pos = 5;
    constexpr uint32_t DI5_Msk = DI5::mask;

    /// XDMAC Channel 6 Disable Bit
    /// Position: 6, Width: 1
    using DI6 = BitField<6, 1>;
    constexpr uint32_t DI6_Pos = 6;
    constexpr uint32_t DI6_Msk = DI6::mask;

    /// XDMAC Channel 7 Disable Bit
    /// Position: 7, Width: 1
    using DI7 = BitField<7, 1>;
    constexpr uint32_t DI7_Pos = 7;
    constexpr uint32_t DI7_Msk = DI7::mask;

    /// XDMAC Channel 8 Disable Bit
    /// Position: 8, Width: 1
    using DI8 = BitField<8, 1>;
    constexpr uint32_t DI8_Pos = 8;
    constexpr uint32_t DI8_Msk = DI8::mask;

    /// XDMAC Channel 9 Disable Bit
    /// Position: 9, Width: 1
    using DI9 = BitField<9, 1>;
    constexpr uint32_t DI9_Pos = 9;
    constexpr uint32_t DI9_Msk = DI9::mask;

    /// XDMAC Channel 10 Disable Bit
    /// Position: 10, Width: 1
    using DI10 = BitField<10, 1>;
    constexpr uint32_t DI10_Pos = 10;
    constexpr uint32_t DI10_Msk = DI10::mask;

    /// XDMAC Channel 11 Disable Bit
    /// Position: 11, Width: 1
    using DI11 = BitField<11, 1>;
    constexpr uint32_t DI11_Pos = 11;
    constexpr uint32_t DI11_Msk = DI11::mask;

    /// XDMAC Channel 12 Disable Bit
    /// Position: 12, Width: 1
    using DI12 = BitField<12, 1>;
    constexpr uint32_t DI12_Pos = 12;
    constexpr uint32_t DI12_Msk = DI12::mask;

    /// XDMAC Channel 13 Disable Bit
    /// Position: 13, Width: 1
    using DI13 = BitField<13, 1>;
    constexpr uint32_t DI13_Pos = 13;
    constexpr uint32_t DI13_Msk = DI13::mask;

    /// XDMAC Channel 14 Disable Bit
    /// Position: 14, Width: 1
    using DI14 = BitField<14, 1>;
    constexpr uint32_t DI14_Pos = 14;
    constexpr uint32_t DI14_Msk = DI14::mask;

    /// XDMAC Channel 15 Disable Bit
    /// Position: 15, Width: 1
    using DI15 = BitField<15, 1>;
    constexpr uint32_t DI15_Pos = 15;
    constexpr uint32_t DI15_Msk = DI15::mask;

    /// XDMAC Channel 16 Disable Bit
    /// Position: 16, Width: 1
    using DI16 = BitField<16, 1>;
    constexpr uint32_t DI16_Pos = 16;
    constexpr uint32_t DI16_Msk = DI16::mask;

    /// XDMAC Channel 17 Disable Bit
    /// Position: 17, Width: 1
    using DI17 = BitField<17, 1>;
    constexpr uint32_t DI17_Pos = 17;
    constexpr uint32_t DI17_Msk = DI17::mask;

    /// XDMAC Channel 18 Disable Bit
    /// Position: 18, Width: 1
    using DI18 = BitField<18, 1>;
    constexpr uint32_t DI18_Pos = 18;
    constexpr uint32_t DI18_Msk = DI18::mask;

    /// XDMAC Channel 19 Disable Bit
    /// Position: 19, Width: 1
    using DI19 = BitField<19, 1>;
    constexpr uint32_t DI19_Pos = 19;
    constexpr uint32_t DI19_Msk = DI19::mask;

    /// XDMAC Channel 20 Disable Bit
    /// Position: 20, Width: 1
    using DI20 = BitField<20, 1>;
    constexpr uint32_t DI20_Pos = 20;
    constexpr uint32_t DI20_Msk = DI20::mask;

    /// XDMAC Channel 21 Disable Bit
    /// Position: 21, Width: 1
    using DI21 = BitField<21, 1>;
    constexpr uint32_t DI21_Pos = 21;
    constexpr uint32_t DI21_Msk = DI21::mask;

    /// XDMAC Channel 22 Disable Bit
    /// Position: 22, Width: 1
    using DI22 = BitField<22, 1>;
    constexpr uint32_t DI22_Pos = 22;
    constexpr uint32_t DI22_Msk = DI22::mask;

    /// XDMAC Channel 23 Disable Bit
    /// Position: 23, Width: 1
    using DI23 = BitField<23, 1>;
    constexpr uint32_t DI23_Pos = 23;
    constexpr uint32_t DI23_Msk = DI23::mask;

}  // namespace gd

/// CUBC - Channel Microblock Control Register (chid = 0)
namespace cubc {
    /// Channel x Microblock Length
    /// Position: 0, Width: 24
    using UBLEN = BitField<0, 24>;
    constexpr uint32_t UBLEN_Pos = 0;
    constexpr uint32_t UBLEN_Msk = UBLEN::mask;

}  // namespace cubc

/// GS - Global Channel Status Register
namespace gs {
    /// XDMAC Channel 0 Status Bit
    /// Position: 0, Width: 1
    using ST0 = BitField<0, 1>;
    constexpr uint32_t ST0_Pos = 0;
    constexpr uint32_t ST0_Msk = ST0::mask;

    /// XDMAC Channel 1 Status Bit
    /// Position: 1, Width: 1
    using ST1 = BitField<1, 1>;
    constexpr uint32_t ST1_Pos = 1;
    constexpr uint32_t ST1_Msk = ST1::mask;

    /// XDMAC Channel 2 Status Bit
    /// Position: 2, Width: 1
    using ST2 = BitField<2, 1>;
    constexpr uint32_t ST2_Pos = 2;
    constexpr uint32_t ST2_Msk = ST2::mask;

    /// XDMAC Channel 3 Status Bit
    /// Position: 3, Width: 1
    using ST3 = BitField<3, 1>;
    constexpr uint32_t ST3_Pos = 3;
    constexpr uint32_t ST3_Msk = ST3::mask;

    /// XDMAC Channel 4 Status Bit
    /// Position: 4, Width: 1
    using ST4 = BitField<4, 1>;
    constexpr uint32_t ST4_Pos = 4;
    constexpr uint32_t ST4_Msk = ST4::mask;

    /// XDMAC Channel 5 Status Bit
    /// Position: 5, Width: 1
    using ST5 = BitField<5, 1>;
    constexpr uint32_t ST5_Pos = 5;
    constexpr uint32_t ST5_Msk = ST5::mask;

    /// XDMAC Channel 6 Status Bit
    /// Position: 6, Width: 1
    using ST6 = BitField<6, 1>;
    constexpr uint32_t ST6_Pos = 6;
    constexpr uint32_t ST6_Msk = ST6::mask;

    /// XDMAC Channel 7 Status Bit
    /// Position: 7, Width: 1
    using ST7 = BitField<7, 1>;
    constexpr uint32_t ST7_Pos = 7;
    constexpr uint32_t ST7_Msk = ST7::mask;

    /// XDMAC Channel 8 Status Bit
    /// Position: 8, Width: 1
    using ST8 = BitField<8, 1>;
    constexpr uint32_t ST8_Pos = 8;
    constexpr uint32_t ST8_Msk = ST8::mask;

    /// XDMAC Channel 9 Status Bit
    /// Position: 9, Width: 1
    using ST9 = BitField<9, 1>;
    constexpr uint32_t ST9_Pos = 9;
    constexpr uint32_t ST9_Msk = ST9::mask;

    /// XDMAC Channel 10 Status Bit
    /// Position: 10, Width: 1
    using ST10 = BitField<10, 1>;
    constexpr uint32_t ST10_Pos = 10;
    constexpr uint32_t ST10_Msk = ST10::mask;

    /// XDMAC Channel 11 Status Bit
    /// Position: 11, Width: 1
    using ST11 = BitField<11, 1>;
    constexpr uint32_t ST11_Pos = 11;
    constexpr uint32_t ST11_Msk = ST11::mask;

    /// XDMAC Channel 12 Status Bit
    /// Position: 12, Width: 1
    using ST12 = BitField<12, 1>;
    constexpr uint32_t ST12_Pos = 12;
    constexpr uint32_t ST12_Msk = ST12::mask;

    /// XDMAC Channel 13 Status Bit
    /// Position: 13, Width: 1
    using ST13 = BitField<13, 1>;
    constexpr uint32_t ST13_Pos = 13;
    constexpr uint32_t ST13_Msk = ST13::mask;

    /// XDMAC Channel 14 Status Bit
    /// Position: 14, Width: 1
    using ST14 = BitField<14, 1>;
    constexpr uint32_t ST14_Pos = 14;
    constexpr uint32_t ST14_Msk = ST14::mask;

    /// XDMAC Channel 15 Status Bit
    /// Position: 15, Width: 1
    using ST15 = BitField<15, 1>;
    constexpr uint32_t ST15_Pos = 15;
    constexpr uint32_t ST15_Msk = ST15::mask;

    /// XDMAC Channel 16 Status Bit
    /// Position: 16, Width: 1
    using ST16 = BitField<16, 1>;
    constexpr uint32_t ST16_Pos = 16;
    constexpr uint32_t ST16_Msk = ST16::mask;

    /// XDMAC Channel 17 Status Bit
    /// Position: 17, Width: 1
    using ST17 = BitField<17, 1>;
    constexpr uint32_t ST17_Pos = 17;
    constexpr uint32_t ST17_Msk = ST17::mask;

    /// XDMAC Channel 18 Status Bit
    /// Position: 18, Width: 1
    using ST18 = BitField<18, 1>;
    constexpr uint32_t ST18_Pos = 18;
    constexpr uint32_t ST18_Msk = ST18::mask;

    /// XDMAC Channel 19 Status Bit
    /// Position: 19, Width: 1
    using ST19 = BitField<19, 1>;
    constexpr uint32_t ST19_Pos = 19;
    constexpr uint32_t ST19_Msk = ST19::mask;

    /// XDMAC Channel 20 Status Bit
    /// Position: 20, Width: 1
    using ST20 = BitField<20, 1>;
    constexpr uint32_t ST20_Pos = 20;
    constexpr uint32_t ST20_Msk = ST20::mask;

    /// XDMAC Channel 21 Status Bit
    /// Position: 21, Width: 1
    using ST21 = BitField<21, 1>;
    constexpr uint32_t ST21_Pos = 21;
    constexpr uint32_t ST21_Msk = ST21::mask;

    /// XDMAC Channel 22 Status Bit
    /// Position: 22, Width: 1
    using ST22 = BitField<22, 1>;
    constexpr uint32_t ST22_Pos = 22;
    constexpr uint32_t ST22_Msk = ST22::mask;

    /// XDMAC Channel 23 Status Bit
    /// Position: 23, Width: 1
    using ST23 = BitField<23, 1>;
    constexpr uint32_t ST23_Pos = 23;
    constexpr uint32_t ST23_Msk = ST23::mask;

}  // namespace gs

/// CBC - Channel Block Control Register (chid = 0)
namespace cbc {
    /// Channel x Block Length
    /// Position: 0, Width: 12
    using BLEN = BitField<0, 12>;
    constexpr uint32_t BLEN_Pos = 0;
    constexpr uint32_t BLEN_Msk = BLEN::mask;

}  // namespace cbc

/// GRS - Global Channel Read Suspend Register
namespace grs {
    /// XDMAC Channel 0 Read Suspend Bit
    /// Position: 0, Width: 1
    using RS0 = BitField<0, 1>;
    constexpr uint32_t RS0_Pos = 0;
    constexpr uint32_t RS0_Msk = RS0::mask;

    /// XDMAC Channel 1 Read Suspend Bit
    /// Position: 1, Width: 1
    using RS1 = BitField<1, 1>;
    constexpr uint32_t RS1_Pos = 1;
    constexpr uint32_t RS1_Msk = RS1::mask;

    /// XDMAC Channel 2 Read Suspend Bit
    /// Position: 2, Width: 1
    using RS2 = BitField<2, 1>;
    constexpr uint32_t RS2_Pos = 2;
    constexpr uint32_t RS2_Msk = RS2::mask;

    /// XDMAC Channel 3 Read Suspend Bit
    /// Position: 3, Width: 1
    using RS3 = BitField<3, 1>;
    constexpr uint32_t RS3_Pos = 3;
    constexpr uint32_t RS3_Msk = RS3::mask;

    /// XDMAC Channel 4 Read Suspend Bit
    /// Position: 4, Width: 1
    using RS4 = BitField<4, 1>;
    constexpr uint32_t RS4_Pos = 4;
    constexpr uint32_t RS4_Msk = RS4::mask;

    /// XDMAC Channel 5 Read Suspend Bit
    /// Position: 5, Width: 1
    using RS5 = BitField<5, 1>;
    constexpr uint32_t RS5_Pos = 5;
    constexpr uint32_t RS5_Msk = RS5::mask;

    /// XDMAC Channel 6 Read Suspend Bit
    /// Position: 6, Width: 1
    using RS6 = BitField<6, 1>;
    constexpr uint32_t RS6_Pos = 6;
    constexpr uint32_t RS6_Msk = RS6::mask;

    /// XDMAC Channel 7 Read Suspend Bit
    /// Position: 7, Width: 1
    using RS7 = BitField<7, 1>;
    constexpr uint32_t RS7_Pos = 7;
    constexpr uint32_t RS7_Msk = RS7::mask;

    /// XDMAC Channel 8 Read Suspend Bit
    /// Position: 8, Width: 1
    using RS8 = BitField<8, 1>;
    constexpr uint32_t RS8_Pos = 8;
    constexpr uint32_t RS8_Msk = RS8::mask;

    /// XDMAC Channel 9 Read Suspend Bit
    /// Position: 9, Width: 1
    using RS9 = BitField<9, 1>;
    constexpr uint32_t RS9_Pos = 9;
    constexpr uint32_t RS9_Msk = RS9::mask;

    /// XDMAC Channel 10 Read Suspend Bit
    /// Position: 10, Width: 1
    using RS10 = BitField<10, 1>;
    constexpr uint32_t RS10_Pos = 10;
    constexpr uint32_t RS10_Msk = RS10::mask;

    /// XDMAC Channel 11 Read Suspend Bit
    /// Position: 11, Width: 1
    using RS11 = BitField<11, 1>;
    constexpr uint32_t RS11_Pos = 11;
    constexpr uint32_t RS11_Msk = RS11::mask;

    /// XDMAC Channel 12 Read Suspend Bit
    /// Position: 12, Width: 1
    using RS12 = BitField<12, 1>;
    constexpr uint32_t RS12_Pos = 12;
    constexpr uint32_t RS12_Msk = RS12::mask;

    /// XDMAC Channel 13 Read Suspend Bit
    /// Position: 13, Width: 1
    using RS13 = BitField<13, 1>;
    constexpr uint32_t RS13_Pos = 13;
    constexpr uint32_t RS13_Msk = RS13::mask;

    /// XDMAC Channel 14 Read Suspend Bit
    /// Position: 14, Width: 1
    using RS14 = BitField<14, 1>;
    constexpr uint32_t RS14_Pos = 14;
    constexpr uint32_t RS14_Msk = RS14::mask;

    /// XDMAC Channel 15 Read Suspend Bit
    /// Position: 15, Width: 1
    using RS15 = BitField<15, 1>;
    constexpr uint32_t RS15_Pos = 15;
    constexpr uint32_t RS15_Msk = RS15::mask;

    /// XDMAC Channel 16 Read Suspend Bit
    /// Position: 16, Width: 1
    using RS16 = BitField<16, 1>;
    constexpr uint32_t RS16_Pos = 16;
    constexpr uint32_t RS16_Msk = RS16::mask;

    /// XDMAC Channel 17 Read Suspend Bit
    /// Position: 17, Width: 1
    using RS17 = BitField<17, 1>;
    constexpr uint32_t RS17_Pos = 17;
    constexpr uint32_t RS17_Msk = RS17::mask;

    /// XDMAC Channel 18 Read Suspend Bit
    /// Position: 18, Width: 1
    using RS18 = BitField<18, 1>;
    constexpr uint32_t RS18_Pos = 18;
    constexpr uint32_t RS18_Msk = RS18::mask;

    /// XDMAC Channel 19 Read Suspend Bit
    /// Position: 19, Width: 1
    using RS19 = BitField<19, 1>;
    constexpr uint32_t RS19_Pos = 19;
    constexpr uint32_t RS19_Msk = RS19::mask;

    /// XDMAC Channel 20 Read Suspend Bit
    /// Position: 20, Width: 1
    using RS20 = BitField<20, 1>;
    constexpr uint32_t RS20_Pos = 20;
    constexpr uint32_t RS20_Msk = RS20::mask;

    /// XDMAC Channel 21 Read Suspend Bit
    /// Position: 21, Width: 1
    using RS21 = BitField<21, 1>;
    constexpr uint32_t RS21_Pos = 21;
    constexpr uint32_t RS21_Msk = RS21::mask;

    /// XDMAC Channel 22 Read Suspend Bit
    /// Position: 22, Width: 1
    using RS22 = BitField<22, 1>;
    constexpr uint32_t RS22_Pos = 22;
    constexpr uint32_t RS22_Msk = RS22::mask;

    /// XDMAC Channel 23 Read Suspend Bit
    /// Position: 23, Width: 1
    using RS23 = BitField<23, 1>;
    constexpr uint32_t RS23_Pos = 23;
    constexpr uint32_t RS23_Msk = RS23::mask;

}  // namespace grs

/// CC - Channel Configuration Register (chid = 0)
namespace cc {
    /// Channel x Transfer Type
    /// Position: 0, Width: 1
    using TYPE = BitField<0, 1>;
    constexpr uint32_t TYPE_Pos = 0;
    constexpr uint32_t TYPE_Msk = TYPE::mask;
    /// Enumerated values for TYPE
    namespace type {
        constexpr uint32_t MEM_TRAN = 0;
        constexpr uint32_t PER_TRAN = 1;
    }

    /// Channel x Memory Burst Size
    /// Position: 1, Width: 2
    using MBSIZE = BitField<1, 2>;
    constexpr uint32_t MBSIZE_Pos = 1;
    constexpr uint32_t MBSIZE_Msk = MBSIZE::mask;
    /// Enumerated values for MBSIZE
    namespace mbsize {
        constexpr uint32_t SINGLE = 0;
        constexpr uint32_t FOUR = 1;
        constexpr uint32_t EIGHT = 2;
        constexpr uint32_t SIXTEEN = 3;
    }

    /// Channel x Synchronization
    /// Position: 4, Width: 1
    using DSYNC = BitField<4, 1>;
    constexpr uint32_t DSYNC_Pos = 4;
    constexpr uint32_t DSYNC_Msk = DSYNC::mask;
    /// Enumerated values for DSYNC
    namespace dsync {
        constexpr uint32_t PER2MEM = 0;
        constexpr uint32_t MEM2PER = 1;
    }

    /// Channel x Software Request Trigger
    /// Position: 6, Width: 1
    using SWREQ = BitField<6, 1>;
    constexpr uint32_t SWREQ_Pos = 6;
    constexpr uint32_t SWREQ_Msk = SWREQ::mask;
    /// Enumerated values for SWREQ
    namespace swreq {
        constexpr uint32_t HWR_CONNECTED = 0;
        constexpr uint32_t SWR_CONNECTED = 1;
    }

    /// Channel x Fill Block of memory
    /// Position: 7, Width: 1
    using MEMSET = BitField<7, 1>;
    constexpr uint32_t MEMSET_Pos = 7;
    constexpr uint32_t MEMSET_Msk = MEMSET::mask;
    /// Enumerated values for MEMSET
    namespace memset {
        constexpr uint32_t NORMAL_MODE = 0;
        constexpr uint32_t HW_MODE = 1;
    }

    /// Channel x Chunk Size
    /// Position: 8, Width: 3
    using CSIZE = BitField<8, 3>;
    constexpr uint32_t CSIZE_Pos = 8;
    constexpr uint32_t CSIZE_Msk = CSIZE::mask;
    /// Enumerated values for CSIZE
    namespace csize {
        constexpr uint32_t CHK_1 = 0;
        constexpr uint32_t CHK_2 = 1;
        constexpr uint32_t CHK_4 = 2;
        constexpr uint32_t CHK_8 = 3;
        constexpr uint32_t CHK_16 = 4;
    }

    /// Channel x Data Width
    /// Position: 11, Width: 2
    using DWIDTH = BitField<11, 2>;
    constexpr uint32_t DWIDTH_Pos = 11;
    constexpr uint32_t DWIDTH_Msk = DWIDTH::mask;
    /// Enumerated values for DWIDTH
    namespace dwidth {
        constexpr uint32_t BYTE = 0;
        constexpr uint32_t HALFWORD = 1;
        constexpr uint32_t WORD = 2;
    }

    /// Channel x Source Interface Identifier
    /// Position: 13, Width: 1
    using SIF = BitField<13, 1>;
    constexpr uint32_t SIF_Pos = 13;
    constexpr uint32_t SIF_Msk = SIF::mask;
    /// Enumerated values for SIF
    namespace sif {
        constexpr uint32_t AHB_IF0 = 0;
        constexpr uint32_t AHB_IF1 = 1;
    }

    /// Channel x Destination Interface Identifier
    /// Position: 14, Width: 1
    using DIF = BitField<14, 1>;
    constexpr uint32_t DIF_Pos = 14;
    constexpr uint32_t DIF_Msk = DIF::mask;
    /// Enumerated values for DIF
    namespace dif {
        constexpr uint32_t AHB_IF0 = 0;
        constexpr uint32_t AHB_IF1 = 1;
    }

    /// Channel x Source Addressing Mode
    /// Position: 16, Width: 2
    using SAM = BitField<16, 2>;
    constexpr uint32_t SAM_Pos = 16;
    constexpr uint32_t SAM_Msk = SAM::mask;
    /// Enumerated values for SAM
    namespace sam {
        constexpr uint32_t FIXED_AM = 0;
        constexpr uint32_t INCREMENTED_AM = 1;
        constexpr uint32_t UBS_AM = 2;
        constexpr uint32_t UBS_DS_AM = 3;
    }

    /// Channel x Destination Addressing Mode
    /// Position: 18, Width: 2
    using DAM = BitField<18, 2>;
    constexpr uint32_t DAM_Pos = 18;
    constexpr uint32_t DAM_Msk = DAM::mask;
    /// Enumerated values for DAM
    namespace dam {
        constexpr uint32_t FIXED_AM = 0;
        constexpr uint32_t INCREMENTED_AM = 1;
        constexpr uint32_t UBS_AM = 2;
        constexpr uint32_t UBS_DS_AM = 3;
    }

    /// Channel Initialization Terminated (this bit is read-only)
    /// Position: 21, Width: 1
    using INITD = BitField<21, 1>;
    constexpr uint32_t INITD_Pos = 21;
    constexpr uint32_t INITD_Msk = INITD::mask;
    /// Enumerated values for INITD
    namespace initd {
        constexpr uint32_t IN_PROGRESS = 0;
        constexpr uint32_t TERMINATED = 1;
    }

    /// Read in Progress (this bit is read-only)
    /// Position: 22, Width: 1
    using RDIP = BitField<22, 1>;
    constexpr uint32_t RDIP_Pos = 22;
    constexpr uint32_t RDIP_Msk = RDIP::mask;
    /// Enumerated values for RDIP
    namespace rdip {
        constexpr uint32_t DONE = 0;
        constexpr uint32_t IN_PROGRESS = 1;
    }

    /// Write in Progress (this bit is read-only)
    /// Position: 23, Width: 1
    using WRIP = BitField<23, 1>;
    constexpr uint32_t WRIP_Pos = 23;
    constexpr uint32_t WRIP_Msk = WRIP::mask;
    /// Enumerated values for WRIP
    namespace wrip {
        constexpr uint32_t DONE = 0;
        constexpr uint32_t IN_PROGRESS = 1;
    }

    /// Channel x Peripheral Hardware Request Line Identifier
    /// Position: 24, Width: 7
    using PERID = BitField<24, 7>;
    constexpr uint32_t PERID_Pos = 24;
    constexpr uint32_t PERID_Msk = PERID::mask;

}  // namespace cc

/// GWS - Global Channel Write Suspend Register
namespace gws {
    /// XDMAC Channel 0 Write Suspend Bit
    /// Position: 0, Width: 1
    using WS0 = BitField<0, 1>;
    constexpr uint32_t WS0_Pos = 0;
    constexpr uint32_t WS0_Msk = WS0::mask;

    /// XDMAC Channel 1 Write Suspend Bit
    /// Position: 1, Width: 1
    using WS1 = BitField<1, 1>;
    constexpr uint32_t WS1_Pos = 1;
    constexpr uint32_t WS1_Msk = WS1::mask;

    /// XDMAC Channel 2 Write Suspend Bit
    /// Position: 2, Width: 1
    using WS2 = BitField<2, 1>;
    constexpr uint32_t WS2_Pos = 2;
    constexpr uint32_t WS2_Msk = WS2::mask;

    /// XDMAC Channel 3 Write Suspend Bit
    /// Position: 3, Width: 1
    using WS3 = BitField<3, 1>;
    constexpr uint32_t WS3_Pos = 3;
    constexpr uint32_t WS3_Msk = WS3::mask;

    /// XDMAC Channel 4 Write Suspend Bit
    /// Position: 4, Width: 1
    using WS4 = BitField<4, 1>;
    constexpr uint32_t WS4_Pos = 4;
    constexpr uint32_t WS4_Msk = WS4::mask;

    /// XDMAC Channel 5 Write Suspend Bit
    /// Position: 5, Width: 1
    using WS5 = BitField<5, 1>;
    constexpr uint32_t WS5_Pos = 5;
    constexpr uint32_t WS5_Msk = WS5::mask;

    /// XDMAC Channel 6 Write Suspend Bit
    /// Position: 6, Width: 1
    using WS6 = BitField<6, 1>;
    constexpr uint32_t WS6_Pos = 6;
    constexpr uint32_t WS6_Msk = WS6::mask;

    /// XDMAC Channel 7 Write Suspend Bit
    /// Position: 7, Width: 1
    using WS7 = BitField<7, 1>;
    constexpr uint32_t WS7_Pos = 7;
    constexpr uint32_t WS7_Msk = WS7::mask;

    /// XDMAC Channel 8 Write Suspend Bit
    /// Position: 8, Width: 1
    using WS8 = BitField<8, 1>;
    constexpr uint32_t WS8_Pos = 8;
    constexpr uint32_t WS8_Msk = WS8::mask;

    /// XDMAC Channel 9 Write Suspend Bit
    /// Position: 9, Width: 1
    using WS9 = BitField<9, 1>;
    constexpr uint32_t WS9_Pos = 9;
    constexpr uint32_t WS9_Msk = WS9::mask;

    /// XDMAC Channel 10 Write Suspend Bit
    /// Position: 10, Width: 1
    using WS10 = BitField<10, 1>;
    constexpr uint32_t WS10_Pos = 10;
    constexpr uint32_t WS10_Msk = WS10::mask;

    /// XDMAC Channel 11 Write Suspend Bit
    /// Position: 11, Width: 1
    using WS11 = BitField<11, 1>;
    constexpr uint32_t WS11_Pos = 11;
    constexpr uint32_t WS11_Msk = WS11::mask;

    /// XDMAC Channel 12 Write Suspend Bit
    /// Position: 12, Width: 1
    using WS12 = BitField<12, 1>;
    constexpr uint32_t WS12_Pos = 12;
    constexpr uint32_t WS12_Msk = WS12::mask;

    /// XDMAC Channel 13 Write Suspend Bit
    /// Position: 13, Width: 1
    using WS13 = BitField<13, 1>;
    constexpr uint32_t WS13_Pos = 13;
    constexpr uint32_t WS13_Msk = WS13::mask;

    /// XDMAC Channel 14 Write Suspend Bit
    /// Position: 14, Width: 1
    using WS14 = BitField<14, 1>;
    constexpr uint32_t WS14_Pos = 14;
    constexpr uint32_t WS14_Msk = WS14::mask;

    /// XDMAC Channel 15 Write Suspend Bit
    /// Position: 15, Width: 1
    using WS15 = BitField<15, 1>;
    constexpr uint32_t WS15_Pos = 15;
    constexpr uint32_t WS15_Msk = WS15::mask;

    /// XDMAC Channel 16 Write Suspend Bit
    /// Position: 16, Width: 1
    using WS16 = BitField<16, 1>;
    constexpr uint32_t WS16_Pos = 16;
    constexpr uint32_t WS16_Msk = WS16::mask;

    /// XDMAC Channel 17 Write Suspend Bit
    /// Position: 17, Width: 1
    using WS17 = BitField<17, 1>;
    constexpr uint32_t WS17_Pos = 17;
    constexpr uint32_t WS17_Msk = WS17::mask;

    /// XDMAC Channel 18 Write Suspend Bit
    /// Position: 18, Width: 1
    using WS18 = BitField<18, 1>;
    constexpr uint32_t WS18_Pos = 18;
    constexpr uint32_t WS18_Msk = WS18::mask;

    /// XDMAC Channel 19 Write Suspend Bit
    /// Position: 19, Width: 1
    using WS19 = BitField<19, 1>;
    constexpr uint32_t WS19_Pos = 19;
    constexpr uint32_t WS19_Msk = WS19::mask;

    /// XDMAC Channel 20 Write Suspend Bit
    /// Position: 20, Width: 1
    using WS20 = BitField<20, 1>;
    constexpr uint32_t WS20_Pos = 20;
    constexpr uint32_t WS20_Msk = WS20::mask;

    /// XDMAC Channel 21 Write Suspend Bit
    /// Position: 21, Width: 1
    using WS21 = BitField<21, 1>;
    constexpr uint32_t WS21_Pos = 21;
    constexpr uint32_t WS21_Msk = WS21::mask;

    /// XDMAC Channel 22 Write Suspend Bit
    /// Position: 22, Width: 1
    using WS22 = BitField<22, 1>;
    constexpr uint32_t WS22_Pos = 22;
    constexpr uint32_t WS22_Msk = WS22::mask;

    /// XDMAC Channel 23 Write Suspend Bit
    /// Position: 23, Width: 1
    using WS23 = BitField<23, 1>;
    constexpr uint32_t WS23_Pos = 23;
    constexpr uint32_t WS23_Msk = WS23::mask;

}  // namespace gws

/// CDS_MSP - Channel Data Stride Memory Set Pattern (chid = 0)
namespace cds_msp {
    /// Channel x Source Data stride or Memory Set Pattern
    /// Position: 0, Width: 16
    using SDS_MSP = BitField<0, 16>;
    constexpr uint32_t SDS_MSP_Pos = 0;
    constexpr uint32_t SDS_MSP_Msk = SDS_MSP::mask;

    /// Channel x Destination Data Stride or Memory Set Pattern
    /// Position: 16, Width: 16
    using DDS_MSP = BitField<16, 16>;
    constexpr uint32_t DDS_MSP_Pos = 16;
    constexpr uint32_t DDS_MSP_Msk = DDS_MSP::mask;

}  // namespace cds_msp

/// GRWS - Global Channel Read Write Suspend Register
namespace grws {
    /// XDMAC Channel 0 Read Write Suspend Bit
    /// Position: 0, Width: 1
    using RWS0 = BitField<0, 1>;
    constexpr uint32_t RWS0_Pos = 0;
    constexpr uint32_t RWS0_Msk = RWS0::mask;

    /// XDMAC Channel 1 Read Write Suspend Bit
    /// Position: 1, Width: 1
    using RWS1 = BitField<1, 1>;
    constexpr uint32_t RWS1_Pos = 1;
    constexpr uint32_t RWS1_Msk = RWS1::mask;

    /// XDMAC Channel 2 Read Write Suspend Bit
    /// Position: 2, Width: 1
    using RWS2 = BitField<2, 1>;
    constexpr uint32_t RWS2_Pos = 2;
    constexpr uint32_t RWS2_Msk = RWS2::mask;

    /// XDMAC Channel 3 Read Write Suspend Bit
    /// Position: 3, Width: 1
    using RWS3 = BitField<3, 1>;
    constexpr uint32_t RWS3_Pos = 3;
    constexpr uint32_t RWS3_Msk = RWS3::mask;

    /// XDMAC Channel 4 Read Write Suspend Bit
    /// Position: 4, Width: 1
    using RWS4 = BitField<4, 1>;
    constexpr uint32_t RWS4_Pos = 4;
    constexpr uint32_t RWS4_Msk = RWS4::mask;

    /// XDMAC Channel 5 Read Write Suspend Bit
    /// Position: 5, Width: 1
    using RWS5 = BitField<5, 1>;
    constexpr uint32_t RWS5_Pos = 5;
    constexpr uint32_t RWS5_Msk = RWS5::mask;

    /// XDMAC Channel 6 Read Write Suspend Bit
    /// Position: 6, Width: 1
    using RWS6 = BitField<6, 1>;
    constexpr uint32_t RWS6_Pos = 6;
    constexpr uint32_t RWS6_Msk = RWS6::mask;

    /// XDMAC Channel 7 Read Write Suspend Bit
    /// Position: 7, Width: 1
    using RWS7 = BitField<7, 1>;
    constexpr uint32_t RWS7_Pos = 7;
    constexpr uint32_t RWS7_Msk = RWS7::mask;

    /// XDMAC Channel 8 Read Write Suspend Bit
    /// Position: 8, Width: 1
    using RWS8 = BitField<8, 1>;
    constexpr uint32_t RWS8_Pos = 8;
    constexpr uint32_t RWS8_Msk = RWS8::mask;

    /// XDMAC Channel 9 Read Write Suspend Bit
    /// Position: 9, Width: 1
    using RWS9 = BitField<9, 1>;
    constexpr uint32_t RWS9_Pos = 9;
    constexpr uint32_t RWS9_Msk = RWS9::mask;

    /// XDMAC Channel 10 Read Write Suspend Bit
    /// Position: 10, Width: 1
    using RWS10 = BitField<10, 1>;
    constexpr uint32_t RWS10_Pos = 10;
    constexpr uint32_t RWS10_Msk = RWS10::mask;

    /// XDMAC Channel 11 Read Write Suspend Bit
    /// Position: 11, Width: 1
    using RWS11 = BitField<11, 1>;
    constexpr uint32_t RWS11_Pos = 11;
    constexpr uint32_t RWS11_Msk = RWS11::mask;

    /// XDMAC Channel 12 Read Write Suspend Bit
    /// Position: 12, Width: 1
    using RWS12 = BitField<12, 1>;
    constexpr uint32_t RWS12_Pos = 12;
    constexpr uint32_t RWS12_Msk = RWS12::mask;

    /// XDMAC Channel 13 Read Write Suspend Bit
    /// Position: 13, Width: 1
    using RWS13 = BitField<13, 1>;
    constexpr uint32_t RWS13_Pos = 13;
    constexpr uint32_t RWS13_Msk = RWS13::mask;

    /// XDMAC Channel 14 Read Write Suspend Bit
    /// Position: 14, Width: 1
    using RWS14 = BitField<14, 1>;
    constexpr uint32_t RWS14_Pos = 14;
    constexpr uint32_t RWS14_Msk = RWS14::mask;

    /// XDMAC Channel 15 Read Write Suspend Bit
    /// Position: 15, Width: 1
    using RWS15 = BitField<15, 1>;
    constexpr uint32_t RWS15_Pos = 15;
    constexpr uint32_t RWS15_Msk = RWS15::mask;

    /// XDMAC Channel 16 Read Write Suspend Bit
    /// Position: 16, Width: 1
    using RWS16 = BitField<16, 1>;
    constexpr uint32_t RWS16_Pos = 16;
    constexpr uint32_t RWS16_Msk = RWS16::mask;

    /// XDMAC Channel 17 Read Write Suspend Bit
    /// Position: 17, Width: 1
    using RWS17 = BitField<17, 1>;
    constexpr uint32_t RWS17_Pos = 17;
    constexpr uint32_t RWS17_Msk = RWS17::mask;

    /// XDMAC Channel 18 Read Write Suspend Bit
    /// Position: 18, Width: 1
    using RWS18 = BitField<18, 1>;
    constexpr uint32_t RWS18_Pos = 18;
    constexpr uint32_t RWS18_Msk = RWS18::mask;

    /// XDMAC Channel 19 Read Write Suspend Bit
    /// Position: 19, Width: 1
    using RWS19 = BitField<19, 1>;
    constexpr uint32_t RWS19_Pos = 19;
    constexpr uint32_t RWS19_Msk = RWS19::mask;

    /// XDMAC Channel 20 Read Write Suspend Bit
    /// Position: 20, Width: 1
    using RWS20 = BitField<20, 1>;
    constexpr uint32_t RWS20_Pos = 20;
    constexpr uint32_t RWS20_Msk = RWS20::mask;

    /// XDMAC Channel 21 Read Write Suspend Bit
    /// Position: 21, Width: 1
    using RWS21 = BitField<21, 1>;
    constexpr uint32_t RWS21_Pos = 21;
    constexpr uint32_t RWS21_Msk = RWS21::mask;

    /// XDMAC Channel 22 Read Write Suspend Bit
    /// Position: 22, Width: 1
    using RWS22 = BitField<22, 1>;
    constexpr uint32_t RWS22_Pos = 22;
    constexpr uint32_t RWS22_Msk = RWS22::mask;

    /// XDMAC Channel 23 Read Write Suspend Bit
    /// Position: 23, Width: 1
    using RWS23 = BitField<23, 1>;
    constexpr uint32_t RWS23_Pos = 23;
    constexpr uint32_t RWS23_Msk = RWS23::mask;

}  // namespace grws

/// CSUS - Channel Source Microblock Stride (chid = 0)
namespace csus {
    /// Channel x Source Microblock Stride
    /// Position: 0, Width: 24
    using SUBS = BitField<0, 24>;
    constexpr uint32_t SUBS_Pos = 0;
    constexpr uint32_t SUBS_Msk = SUBS::mask;

}  // namespace csus

/// GRWR - Global Channel Read Write Resume Register
namespace grwr {
    /// XDMAC Channel 0 Read Write Resume Bit
    /// Position: 0, Width: 1
    using RWR0 = BitField<0, 1>;
    constexpr uint32_t RWR0_Pos = 0;
    constexpr uint32_t RWR0_Msk = RWR0::mask;

    /// XDMAC Channel 1 Read Write Resume Bit
    /// Position: 1, Width: 1
    using RWR1 = BitField<1, 1>;
    constexpr uint32_t RWR1_Pos = 1;
    constexpr uint32_t RWR1_Msk = RWR1::mask;

    /// XDMAC Channel 2 Read Write Resume Bit
    /// Position: 2, Width: 1
    using RWR2 = BitField<2, 1>;
    constexpr uint32_t RWR2_Pos = 2;
    constexpr uint32_t RWR2_Msk = RWR2::mask;

    /// XDMAC Channel 3 Read Write Resume Bit
    /// Position: 3, Width: 1
    using RWR3 = BitField<3, 1>;
    constexpr uint32_t RWR3_Pos = 3;
    constexpr uint32_t RWR3_Msk = RWR3::mask;

    /// XDMAC Channel 4 Read Write Resume Bit
    /// Position: 4, Width: 1
    using RWR4 = BitField<4, 1>;
    constexpr uint32_t RWR4_Pos = 4;
    constexpr uint32_t RWR4_Msk = RWR4::mask;

    /// XDMAC Channel 5 Read Write Resume Bit
    /// Position: 5, Width: 1
    using RWR5 = BitField<5, 1>;
    constexpr uint32_t RWR5_Pos = 5;
    constexpr uint32_t RWR5_Msk = RWR5::mask;

    /// XDMAC Channel 6 Read Write Resume Bit
    /// Position: 6, Width: 1
    using RWR6 = BitField<6, 1>;
    constexpr uint32_t RWR6_Pos = 6;
    constexpr uint32_t RWR6_Msk = RWR6::mask;

    /// XDMAC Channel 7 Read Write Resume Bit
    /// Position: 7, Width: 1
    using RWR7 = BitField<7, 1>;
    constexpr uint32_t RWR7_Pos = 7;
    constexpr uint32_t RWR7_Msk = RWR7::mask;

    /// XDMAC Channel 8 Read Write Resume Bit
    /// Position: 8, Width: 1
    using RWR8 = BitField<8, 1>;
    constexpr uint32_t RWR8_Pos = 8;
    constexpr uint32_t RWR8_Msk = RWR8::mask;

    /// XDMAC Channel 9 Read Write Resume Bit
    /// Position: 9, Width: 1
    using RWR9 = BitField<9, 1>;
    constexpr uint32_t RWR9_Pos = 9;
    constexpr uint32_t RWR9_Msk = RWR9::mask;

    /// XDMAC Channel 10 Read Write Resume Bit
    /// Position: 10, Width: 1
    using RWR10 = BitField<10, 1>;
    constexpr uint32_t RWR10_Pos = 10;
    constexpr uint32_t RWR10_Msk = RWR10::mask;

    /// XDMAC Channel 11 Read Write Resume Bit
    /// Position: 11, Width: 1
    using RWR11 = BitField<11, 1>;
    constexpr uint32_t RWR11_Pos = 11;
    constexpr uint32_t RWR11_Msk = RWR11::mask;

    /// XDMAC Channel 12 Read Write Resume Bit
    /// Position: 12, Width: 1
    using RWR12 = BitField<12, 1>;
    constexpr uint32_t RWR12_Pos = 12;
    constexpr uint32_t RWR12_Msk = RWR12::mask;

    /// XDMAC Channel 13 Read Write Resume Bit
    /// Position: 13, Width: 1
    using RWR13 = BitField<13, 1>;
    constexpr uint32_t RWR13_Pos = 13;
    constexpr uint32_t RWR13_Msk = RWR13::mask;

    /// XDMAC Channel 14 Read Write Resume Bit
    /// Position: 14, Width: 1
    using RWR14 = BitField<14, 1>;
    constexpr uint32_t RWR14_Pos = 14;
    constexpr uint32_t RWR14_Msk = RWR14::mask;

    /// XDMAC Channel 15 Read Write Resume Bit
    /// Position: 15, Width: 1
    using RWR15 = BitField<15, 1>;
    constexpr uint32_t RWR15_Pos = 15;
    constexpr uint32_t RWR15_Msk = RWR15::mask;

    /// XDMAC Channel 16 Read Write Resume Bit
    /// Position: 16, Width: 1
    using RWR16 = BitField<16, 1>;
    constexpr uint32_t RWR16_Pos = 16;
    constexpr uint32_t RWR16_Msk = RWR16::mask;

    /// XDMAC Channel 17 Read Write Resume Bit
    /// Position: 17, Width: 1
    using RWR17 = BitField<17, 1>;
    constexpr uint32_t RWR17_Pos = 17;
    constexpr uint32_t RWR17_Msk = RWR17::mask;

    /// XDMAC Channel 18 Read Write Resume Bit
    /// Position: 18, Width: 1
    using RWR18 = BitField<18, 1>;
    constexpr uint32_t RWR18_Pos = 18;
    constexpr uint32_t RWR18_Msk = RWR18::mask;

    /// XDMAC Channel 19 Read Write Resume Bit
    /// Position: 19, Width: 1
    using RWR19 = BitField<19, 1>;
    constexpr uint32_t RWR19_Pos = 19;
    constexpr uint32_t RWR19_Msk = RWR19::mask;

    /// XDMAC Channel 20 Read Write Resume Bit
    /// Position: 20, Width: 1
    using RWR20 = BitField<20, 1>;
    constexpr uint32_t RWR20_Pos = 20;
    constexpr uint32_t RWR20_Msk = RWR20::mask;

    /// XDMAC Channel 21 Read Write Resume Bit
    /// Position: 21, Width: 1
    using RWR21 = BitField<21, 1>;
    constexpr uint32_t RWR21_Pos = 21;
    constexpr uint32_t RWR21_Msk = RWR21::mask;

    /// XDMAC Channel 22 Read Write Resume Bit
    /// Position: 22, Width: 1
    using RWR22 = BitField<22, 1>;
    constexpr uint32_t RWR22_Pos = 22;
    constexpr uint32_t RWR22_Msk = RWR22::mask;

    /// XDMAC Channel 23 Read Write Resume Bit
    /// Position: 23, Width: 1
    using RWR23 = BitField<23, 1>;
    constexpr uint32_t RWR23_Pos = 23;
    constexpr uint32_t RWR23_Msk = RWR23::mask;

}  // namespace grwr

/// CDUS - Channel Destination Microblock Stride (chid = 0)
namespace cdus {
    /// Channel x Destination Microblock Stride
    /// Position: 0, Width: 24
    using DUBS = BitField<0, 24>;
    constexpr uint32_t DUBS_Pos = 0;
    constexpr uint32_t DUBS_Msk = DUBS::mask;

}  // namespace cdus

/// GSWR - Global Channel Software Request Register
namespace gswr {
    /// XDMAC Channel 0 Software Request Bit
    /// Position: 0, Width: 1
    using SWREQ0 = BitField<0, 1>;
    constexpr uint32_t SWREQ0_Pos = 0;
    constexpr uint32_t SWREQ0_Msk = SWREQ0::mask;

    /// XDMAC Channel 1 Software Request Bit
    /// Position: 1, Width: 1
    using SWREQ1 = BitField<1, 1>;
    constexpr uint32_t SWREQ1_Pos = 1;
    constexpr uint32_t SWREQ1_Msk = SWREQ1::mask;

    /// XDMAC Channel 2 Software Request Bit
    /// Position: 2, Width: 1
    using SWREQ2 = BitField<2, 1>;
    constexpr uint32_t SWREQ2_Pos = 2;
    constexpr uint32_t SWREQ2_Msk = SWREQ2::mask;

    /// XDMAC Channel 3 Software Request Bit
    /// Position: 3, Width: 1
    using SWREQ3 = BitField<3, 1>;
    constexpr uint32_t SWREQ3_Pos = 3;
    constexpr uint32_t SWREQ3_Msk = SWREQ3::mask;

    /// XDMAC Channel 4 Software Request Bit
    /// Position: 4, Width: 1
    using SWREQ4 = BitField<4, 1>;
    constexpr uint32_t SWREQ4_Pos = 4;
    constexpr uint32_t SWREQ4_Msk = SWREQ4::mask;

    /// XDMAC Channel 5 Software Request Bit
    /// Position: 5, Width: 1
    using SWREQ5 = BitField<5, 1>;
    constexpr uint32_t SWREQ5_Pos = 5;
    constexpr uint32_t SWREQ5_Msk = SWREQ5::mask;

    /// XDMAC Channel 6 Software Request Bit
    /// Position: 6, Width: 1
    using SWREQ6 = BitField<6, 1>;
    constexpr uint32_t SWREQ6_Pos = 6;
    constexpr uint32_t SWREQ6_Msk = SWREQ6::mask;

    /// XDMAC Channel 7 Software Request Bit
    /// Position: 7, Width: 1
    using SWREQ7 = BitField<7, 1>;
    constexpr uint32_t SWREQ7_Pos = 7;
    constexpr uint32_t SWREQ7_Msk = SWREQ7::mask;

    /// XDMAC Channel 8 Software Request Bit
    /// Position: 8, Width: 1
    using SWREQ8 = BitField<8, 1>;
    constexpr uint32_t SWREQ8_Pos = 8;
    constexpr uint32_t SWREQ8_Msk = SWREQ8::mask;

    /// XDMAC Channel 9 Software Request Bit
    /// Position: 9, Width: 1
    using SWREQ9 = BitField<9, 1>;
    constexpr uint32_t SWREQ9_Pos = 9;
    constexpr uint32_t SWREQ9_Msk = SWREQ9::mask;

    /// XDMAC Channel 10 Software Request Bit
    /// Position: 10, Width: 1
    using SWREQ10 = BitField<10, 1>;
    constexpr uint32_t SWREQ10_Pos = 10;
    constexpr uint32_t SWREQ10_Msk = SWREQ10::mask;

    /// XDMAC Channel 11 Software Request Bit
    /// Position: 11, Width: 1
    using SWREQ11 = BitField<11, 1>;
    constexpr uint32_t SWREQ11_Pos = 11;
    constexpr uint32_t SWREQ11_Msk = SWREQ11::mask;

    /// XDMAC Channel 12 Software Request Bit
    /// Position: 12, Width: 1
    using SWREQ12 = BitField<12, 1>;
    constexpr uint32_t SWREQ12_Pos = 12;
    constexpr uint32_t SWREQ12_Msk = SWREQ12::mask;

    /// XDMAC Channel 13 Software Request Bit
    /// Position: 13, Width: 1
    using SWREQ13 = BitField<13, 1>;
    constexpr uint32_t SWREQ13_Pos = 13;
    constexpr uint32_t SWREQ13_Msk = SWREQ13::mask;

    /// XDMAC Channel 14 Software Request Bit
    /// Position: 14, Width: 1
    using SWREQ14 = BitField<14, 1>;
    constexpr uint32_t SWREQ14_Pos = 14;
    constexpr uint32_t SWREQ14_Msk = SWREQ14::mask;

    /// XDMAC Channel 15 Software Request Bit
    /// Position: 15, Width: 1
    using SWREQ15 = BitField<15, 1>;
    constexpr uint32_t SWREQ15_Pos = 15;
    constexpr uint32_t SWREQ15_Msk = SWREQ15::mask;

    /// XDMAC Channel 16 Software Request Bit
    /// Position: 16, Width: 1
    using SWREQ16 = BitField<16, 1>;
    constexpr uint32_t SWREQ16_Pos = 16;
    constexpr uint32_t SWREQ16_Msk = SWREQ16::mask;

    /// XDMAC Channel 17 Software Request Bit
    /// Position: 17, Width: 1
    using SWREQ17 = BitField<17, 1>;
    constexpr uint32_t SWREQ17_Pos = 17;
    constexpr uint32_t SWREQ17_Msk = SWREQ17::mask;

    /// XDMAC Channel 18 Software Request Bit
    /// Position: 18, Width: 1
    using SWREQ18 = BitField<18, 1>;
    constexpr uint32_t SWREQ18_Pos = 18;
    constexpr uint32_t SWREQ18_Msk = SWREQ18::mask;

    /// XDMAC Channel 19 Software Request Bit
    /// Position: 19, Width: 1
    using SWREQ19 = BitField<19, 1>;
    constexpr uint32_t SWREQ19_Pos = 19;
    constexpr uint32_t SWREQ19_Msk = SWREQ19::mask;

    /// XDMAC Channel 20 Software Request Bit
    /// Position: 20, Width: 1
    using SWREQ20 = BitField<20, 1>;
    constexpr uint32_t SWREQ20_Pos = 20;
    constexpr uint32_t SWREQ20_Msk = SWREQ20::mask;

    /// XDMAC Channel 21 Software Request Bit
    /// Position: 21, Width: 1
    using SWREQ21 = BitField<21, 1>;
    constexpr uint32_t SWREQ21_Pos = 21;
    constexpr uint32_t SWREQ21_Msk = SWREQ21::mask;

    /// XDMAC Channel 22 Software Request Bit
    /// Position: 22, Width: 1
    using SWREQ22 = BitField<22, 1>;
    constexpr uint32_t SWREQ22_Pos = 22;
    constexpr uint32_t SWREQ22_Msk = SWREQ22::mask;

    /// XDMAC Channel 23 Software Request Bit
    /// Position: 23, Width: 1
    using SWREQ23 = BitField<23, 1>;
    constexpr uint32_t SWREQ23_Pos = 23;
    constexpr uint32_t SWREQ23_Msk = SWREQ23::mask;

}  // namespace gswr

/// GSWS - Global Channel Software Request Status Register
namespace gsws {
    /// XDMAC Channel 0 Software Request Status Bit
    /// Position: 0, Width: 1
    using SWRS0 = BitField<0, 1>;
    constexpr uint32_t SWRS0_Pos = 0;
    constexpr uint32_t SWRS0_Msk = SWRS0::mask;

    /// XDMAC Channel 1 Software Request Status Bit
    /// Position: 1, Width: 1
    using SWRS1 = BitField<1, 1>;
    constexpr uint32_t SWRS1_Pos = 1;
    constexpr uint32_t SWRS1_Msk = SWRS1::mask;

    /// XDMAC Channel 2 Software Request Status Bit
    /// Position: 2, Width: 1
    using SWRS2 = BitField<2, 1>;
    constexpr uint32_t SWRS2_Pos = 2;
    constexpr uint32_t SWRS2_Msk = SWRS2::mask;

    /// XDMAC Channel 3 Software Request Status Bit
    /// Position: 3, Width: 1
    using SWRS3 = BitField<3, 1>;
    constexpr uint32_t SWRS3_Pos = 3;
    constexpr uint32_t SWRS3_Msk = SWRS3::mask;

    /// XDMAC Channel 4 Software Request Status Bit
    /// Position: 4, Width: 1
    using SWRS4 = BitField<4, 1>;
    constexpr uint32_t SWRS4_Pos = 4;
    constexpr uint32_t SWRS4_Msk = SWRS4::mask;

    /// XDMAC Channel 5 Software Request Status Bit
    /// Position: 5, Width: 1
    using SWRS5 = BitField<5, 1>;
    constexpr uint32_t SWRS5_Pos = 5;
    constexpr uint32_t SWRS5_Msk = SWRS5::mask;

    /// XDMAC Channel 6 Software Request Status Bit
    /// Position: 6, Width: 1
    using SWRS6 = BitField<6, 1>;
    constexpr uint32_t SWRS6_Pos = 6;
    constexpr uint32_t SWRS6_Msk = SWRS6::mask;

    /// XDMAC Channel 7 Software Request Status Bit
    /// Position: 7, Width: 1
    using SWRS7 = BitField<7, 1>;
    constexpr uint32_t SWRS7_Pos = 7;
    constexpr uint32_t SWRS7_Msk = SWRS7::mask;

    /// XDMAC Channel 8 Software Request Status Bit
    /// Position: 8, Width: 1
    using SWRS8 = BitField<8, 1>;
    constexpr uint32_t SWRS8_Pos = 8;
    constexpr uint32_t SWRS8_Msk = SWRS8::mask;

    /// XDMAC Channel 9 Software Request Status Bit
    /// Position: 9, Width: 1
    using SWRS9 = BitField<9, 1>;
    constexpr uint32_t SWRS9_Pos = 9;
    constexpr uint32_t SWRS9_Msk = SWRS9::mask;

    /// XDMAC Channel 10 Software Request Status Bit
    /// Position: 10, Width: 1
    using SWRS10 = BitField<10, 1>;
    constexpr uint32_t SWRS10_Pos = 10;
    constexpr uint32_t SWRS10_Msk = SWRS10::mask;

    /// XDMAC Channel 11 Software Request Status Bit
    /// Position: 11, Width: 1
    using SWRS11 = BitField<11, 1>;
    constexpr uint32_t SWRS11_Pos = 11;
    constexpr uint32_t SWRS11_Msk = SWRS11::mask;

    /// XDMAC Channel 12 Software Request Status Bit
    /// Position: 12, Width: 1
    using SWRS12 = BitField<12, 1>;
    constexpr uint32_t SWRS12_Pos = 12;
    constexpr uint32_t SWRS12_Msk = SWRS12::mask;

    /// XDMAC Channel 13 Software Request Status Bit
    /// Position: 13, Width: 1
    using SWRS13 = BitField<13, 1>;
    constexpr uint32_t SWRS13_Pos = 13;
    constexpr uint32_t SWRS13_Msk = SWRS13::mask;

    /// XDMAC Channel 14 Software Request Status Bit
    /// Position: 14, Width: 1
    using SWRS14 = BitField<14, 1>;
    constexpr uint32_t SWRS14_Pos = 14;
    constexpr uint32_t SWRS14_Msk = SWRS14::mask;

    /// XDMAC Channel 15 Software Request Status Bit
    /// Position: 15, Width: 1
    using SWRS15 = BitField<15, 1>;
    constexpr uint32_t SWRS15_Pos = 15;
    constexpr uint32_t SWRS15_Msk = SWRS15::mask;

    /// XDMAC Channel 16 Software Request Status Bit
    /// Position: 16, Width: 1
    using SWRS16 = BitField<16, 1>;
    constexpr uint32_t SWRS16_Pos = 16;
    constexpr uint32_t SWRS16_Msk = SWRS16::mask;

    /// XDMAC Channel 17 Software Request Status Bit
    /// Position: 17, Width: 1
    using SWRS17 = BitField<17, 1>;
    constexpr uint32_t SWRS17_Pos = 17;
    constexpr uint32_t SWRS17_Msk = SWRS17::mask;

    /// XDMAC Channel 18 Software Request Status Bit
    /// Position: 18, Width: 1
    using SWRS18 = BitField<18, 1>;
    constexpr uint32_t SWRS18_Pos = 18;
    constexpr uint32_t SWRS18_Msk = SWRS18::mask;

    /// XDMAC Channel 19 Software Request Status Bit
    /// Position: 19, Width: 1
    using SWRS19 = BitField<19, 1>;
    constexpr uint32_t SWRS19_Pos = 19;
    constexpr uint32_t SWRS19_Msk = SWRS19::mask;

    /// XDMAC Channel 20 Software Request Status Bit
    /// Position: 20, Width: 1
    using SWRS20 = BitField<20, 1>;
    constexpr uint32_t SWRS20_Pos = 20;
    constexpr uint32_t SWRS20_Msk = SWRS20::mask;

    /// XDMAC Channel 21 Software Request Status Bit
    /// Position: 21, Width: 1
    using SWRS21 = BitField<21, 1>;
    constexpr uint32_t SWRS21_Pos = 21;
    constexpr uint32_t SWRS21_Msk = SWRS21::mask;

    /// XDMAC Channel 22 Software Request Status Bit
    /// Position: 22, Width: 1
    using SWRS22 = BitField<22, 1>;
    constexpr uint32_t SWRS22_Pos = 22;
    constexpr uint32_t SWRS22_Msk = SWRS22::mask;

    /// XDMAC Channel 23 Software Request Status Bit
    /// Position: 23, Width: 1
    using SWRS23 = BitField<23, 1>;
    constexpr uint32_t SWRS23_Pos = 23;
    constexpr uint32_t SWRS23_Msk = SWRS23::mask;

}  // namespace gsws

/// GSWF - Global Channel Software Flush Request Register
namespace gswf {
    /// XDMAC Channel 0 Software Flush Request Bit
    /// Position: 0, Width: 1
    using SWF0 = BitField<0, 1>;
    constexpr uint32_t SWF0_Pos = 0;
    constexpr uint32_t SWF0_Msk = SWF0::mask;

    /// XDMAC Channel 1 Software Flush Request Bit
    /// Position: 1, Width: 1
    using SWF1 = BitField<1, 1>;
    constexpr uint32_t SWF1_Pos = 1;
    constexpr uint32_t SWF1_Msk = SWF1::mask;

    /// XDMAC Channel 2 Software Flush Request Bit
    /// Position: 2, Width: 1
    using SWF2 = BitField<2, 1>;
    constexpr uint32_t SWF2_Pos = 2;
    constexpr uint32_t SWF2_Msk = SWF2::mask;

    /// XDMAC Channel 3 Software Flush Request Bit
    /// Position: 3, Width: 1
    using SWF3 = BitField<3, 1>;
    constexpr uint32_t SWF3_Pos = 3;
    constexpr uint32_t SWF3_Msk = SWF3::mask;

    /// XDMAC Channel 4 Software Flush Request Bit
    /// Position: 4, Width: 1
    using SWF4 = BitField<4, 1>;
    constexpr uint32_t SWF4_Pos = 4;
    constexpr uint32_t SWF4_Msk = SWF4::mask;

    /// XDMAC Channel 5 Software Flush Request Bit
    /// Position: 5, Width: 1
    using SWF5 = BitField<5, 1>;
    constexpr uint32_t SWF5_Pos = 5;
    constexpr uint32_t SWF5_Msk = SWF5::mask;

    /// XDMAC Channel 6 Software Flush Request Bit
    /// Position: 6, Width: 1
    using SWF6 = BitField<6, 1>;
    constexpr uint32_t SWF6_Pos = 6;
    constexpr uint32_t SWF6_Msk = SWF6::mask;

    /// XDMAC Channel 7 Software Flush Request Bit
    /// Position: 7, Width: 1
    using SWF7 = BitField<7, 1>;
    constexpr uint32_t SWF7_Pos = 7;
    constexpr uint32_t SWF7_Msk = SWF7::mask;

    /// XDMAC Channel 8 Software Flush Request Bit
    /// Position: 8, Width: 1
    using SWF8 = BitField<8, 1>;
    constexpr uint32_t SWF8_Pos = 8;
    constexpr uint32_t SWF8_Msk = SWF8::mask;

    /// XDMAC Channel 9 Software Flush Request Bit
    /// Position: 9, Width: 1
    using SWF9 = BitField<9, 1>;
    constexpr uint32_t SWF9_Pos = 9;
    constexpr uint32_t SWF9_Msk = SWF9::mask;

    /// XDMAC Channel 10 Software Flush Request Bit
    /// Position: 10, Width: 1
    using SWF10 = BitField<10, 1>;
    constexpr uint32_t SWF10_Pos = 10;
    constexpr uint32_t SWF10_Msk = SWF10::mask;

    /// XDMAC Channel 11 Software Flush Request Bit
    /// Position: 11, Width: 1
    using SWF11 = BitField<11, 1>;
    constexpr uint32_t SWF11_Pos = 11;
    constexpr uint32_t SWF11_Msk = SWF11::mask;

    /// XDMAC Channel 12 Software Flush Request Bit
    /// Position: 12, Width: 1
    using SWF12 = BitField<12, 1>;
    constexpr uint32_t SWF12_Pos = 12;
    constexpr uint32_t SWF12_Msk = SWF12::mask;

    /// XDMAC Channel 13 Software Flush Request Bit
    /// Position: 13, Width: 1
    using SWF13 = BitField<13, 1>;
    constexpr uint32_t SWF13_Pos = 13;
    constexpr uint32_t SWF13_Msk = SWF13::mask;

    /// XDMAC Channel 14 Software Flush Request Bit
    /// Position: 14, Width: 1
    using SWF14 = BitField<14, 1>;
    constexpr uint32_t SWF14_Pos = 14;
    constexpr uint32_t SWF14_Msk = SWF14::mask;

    /// XDMAC Channel 15 Software Flush Request Bit
    /// Position: 15, Width: 1
    using SWF15 = BitField<15, 1>;
    constexpr uint32_t SWF15_Pos = 15;
    constexpr uint32_t SWF15_Msk = SWF15::mask;

    /// XDMAC Channel 16 Software Flush Request Bit
    /// Position: 16, Width: 1
    using SWF16 = BitField<16, 1>;
    constexpr uint32_t SWF16_Pos = 16;
    constexpr uint32_t SWF16_Msk = SWF16::mask;

    /// XDMAC Channel 17 Software Flush Request Bit
    /// Position: 17, Width: 1
    using SWF17 = BitField<17, 1>;
    constexpr uint32_t SWF17_Pos = 17;
    constexpr uint32_t SWF17_Msk = SWF17::mask;

    /// XDMAC Channel 18 Software Flush Request Bit
    /// Position: 18, Width: 1
    using SWF18 = BitField<18, 1>;
    constexpr uint32_t SWF18_Pos = 18;
    constexpr uint32_t SWF18_Msk = SWF18::mask;

    /// XDMAC Channel 19 Software Flush Request Bit
    /// Position: 19, Width: 1
    using SWF19 = BitField<19, 1>;
    constexpr uint32_t SWF19_Pos = 19;
    constexpr uint32_t SWF19_Msk = SWF19::mask;

    /// XDMAC Channel 20 Software Flush Request Bit
    /// Position: 20, Width: 1
    using SWF20 = BitField<20, 1>;
    constexpr uint32_t SWF20_Pos = 20;
    constexpr uint32_t SWF20_Msk = SWF20::mask;

    /// XDMAC Channel 21 Software Flush Request Bit
    /// Position: 21, Width: 1
    using SWF21 = BitField<21, 1>;
    constexpr uint32_t SWF21_Pos = 21;
    constexpr uint32_t SWF21_Msk = SWF21::mask;

    /// XDMAC Channel 22 Software Flush Request Bit
    /// Position: 22, Width: 1
    using SWF22 = BitField<22, 1>;
    constexpr uint32_t SWF22_Pos = 22;
    constexpr uint32_t SWF22_Msk = SWF22::mask;

    /// XDMAC Channel 23 Software Flush Request Bit
    /// Position: 23, Width: 1
    using SWF23 = BitField<23, 1>;
    constexpr uint32_t SWF23_Pos = 23;
    constexpr uint32_t SWF23_Msk = SWF23::mask;

}  // namespace gswf

}  // namespace alloy::hal::atmel::same70::atsame70n21::xdmac
