<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="1">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="bus" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_VIO" value="vio"/>
        <Option Id="OUTPUT_VALUE" value=""/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="vio/probe_out1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq10&apos;hXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="10"/>
      </probeOptions>
      <nets>
        <net name="FFT_addr[9]"/>
        <net name="FFT_addr[8]"/>
        <net name="FFT_addr[7]"/>
        <net name="FFT_addr[6]"/>
        <net name="FFT_addr[5]"/>
        <net name="FFT_addr[4]"/>
        <net name="FFT_addr[3]"/>
        <net name="FFT_addr[2]"/>
        <net name="FFT_addr[1]"/>
        <net name="FFT_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="FFT_data[31]"/>
        <net name="FFT_data[30]"/>
        <net name="FFT_data[29]"/>
        <net name="FFT_data[28]"/>
        <net name="FFT_data[27]"/>
        <net name="FFT_data[26]"/>
        <net name="FFT_data[25]"/>
        <net name="FFT_data[24]"/>
        <net name="FFT_data[23]"/>
        <net name="FFT_data[22]"/>
        <net name="FFT_data[21]"/>
        <net name="FFT_data[20]"/>
        <net name="FFT_data[19]"/>
        <net name="FFT_data[18]"/>
        <net name="FFT_data[17]"/>
        <net name="FFT_data[16]"/>
        <net name="FFT_data[15]"/>
        <net name="FFT_data[14]"/>
        <net name="FFT_data[13]"/>
        <net name="FFT_data[12]"/>
        <net name="FFT_data[11]"/>
        <net name="FFT_data[10]"/>
        <net name="FFT_data[9]"/>
        <net name="FFT_data[8]"/>
        <net name="FFT_data[7]"/>
        <net name="FFT_data[6]"/>
        <net name="FFT_data[5]"/>
        <net name="FFT_data[4]"/>
        <net name="FFT_data[3]"/>
        <net name="FFT_data[2]"/>
        <net name="FFT_data[1]"/>
        <net name="FFT_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in0[15]"/>
        <net name="disp_draw_inst/avg_inst/in0[14]"/>
        <net name="disp_draw_inst/avg_inst/in0[13]"/>
        <net name="disp_draw_inst/avg_inst/in0[12]"/>
        <net name="disp_draw_inst/avg_inst/in0[11]"/>
        <net name="disp_draw_inst/avg_inst/in0[10]"/>
        <net name="disp_draw_inst/avg_inst/in0[9]"/>
        <net name="disp_draw_inst/avg_inst/in0[8]"/>
        <net name="disp_draw_inst/avg_inst/in0[7]"/>
        <net name="disp_draw_inst/avg_inst/in0[6]"/>
        <net name="disp_draw_inst/avg_inst/in0[5]"/>
        <net name="disp_draw_inst/avg_inst/in0[4]"/>
        <net name="disp_draw_inst/avg_inst/in0[3]"/>
        <net name="disp_draw_inst/avg_inst/in0[2]"/>
        <net name="disp_draw_inst/avg_inst/in0[1]"/>
        <net name="disp_draw_inst/avg_inst/in0[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in1[15]"/>
        <net name="disp_draw_inst/avg_inst/in1[14]"/>
        <net name="disp_draw_inst/avg_inst/in1[13]"/>
        <net name="disp_draw_inst/avg_inst/in1[12]"/>
        <net name="disp_draw_inst/avg_inst/in1[11]"/>
        <net name="disp_draw_inst/avg_inst/in1[10]"/>
        <net name="disp_draw_inst/avg_inst/in1[9]"/>
        <net name="disp_draw_inst/avg_inst/in1[8]"/>
        <net name="disp_draw_inst/avg_inst/in1[7]"/>
        <net name="disp_draw_inst/avg_inst/in1[6]"/>
        <net name="disp_draw_inst/avg_inst/in1[5]"/>
        <net name="disp_draw_inst/avg_inst/in1[4]"/>
        <net name="disp_draw_inst/avg_inst/in1[3]"/>
        <net name="disp_draw_inst/avg_inst/in1[2]"/>
        <net name="disp_draw_inst/avg_inst/in1[1]"/>
        <net name="disp_draw_inst/avg_inst/in1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in10[15]"/>
        <net name="disp_draw_inst/avg_inst/in10[14]"/>
        <net name="disp_draw_inst/avg_inst/in10[13]"/>
        <net name="disp_draw_inst/avg_inst/in10[12]"/>
        <net name="disp_draw_inst/avg_inst/in10[11]"/>
        <net name="disp_draw_inst/avg_inst/in10[10]"/>
        <net name="disp_draw_inst/avg_inst/in10[9]"/>
        <net name="disp_draw_inst/avg_inst/in10[8]"/>
        <net name="disp_draw_inst/avg_inst/in10[7]"/>
        <net name="disp_draw_inst/avg_inst/in10[6]"/>
        <net name="disp_draw_inst/avg_inst/in10[5]"/>
        <net name="disp_draw_inst/avg_inst/in10[4]"/>
        <net name="disp_draw_inst/avg_inst/in10[3]"/>
        <net name="disp_draw_inst/avg_inst/in10[2]"/>
        <net name="disp_draw_inst/avg_inst/in10[1]"/>
        <net name="disp_draw_inst/avg_inst/in10[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in11[15]"/>
        <net name="disp_draw_inst/avg_inst/in11[14]"/>
        <net name="disp_draw_inst/avg_inst/in11[13]"/>
        <net name="disp_draw_inst/avg_inst/in11[12]"/>
        <net name="disp_draw_inst/avg_inst/in11[11]"/>
        <net name="disp_draw_inst/avg_inst/in11[10]"/>
        <net name="disp_draw_inst/avg_inst/in11[9]"/>
        <net name="disp_draw_inst/avg_inst/in11[8]"/>
        <net name="disp_draw_inst/avg_inst/in11[7]"/>
        <net name="disp_draw_inst/avg_inst/in11[6]"/>
        <net name="disp_draw_inst/avg_inst/in11[5]"/>
        <net name="disp_draw_inst/avg_inst/in11[4]"/>
        <net name="disp_draw_inst/avg_inst/in11[3]"/>
        <net name="disp_draw_inst/avg_inst/in11[2]"/>
        <net name="disp_draw_inst/avg_inst/in11[1]"/>
        <net name="disp_draw_inst/avg_inst/in11[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in12[15]"/>
        <net name="disp_draw_inst/avg_inst/in12[14]"/>
        <net name="disp_draw_inst/avg_inst/in12[13]"/>
        <net name="disp_draw_inst/avg_inst/in12[12]"/>
        <net name="disp_draw_inst/avg_inst/in12[11]"/>
        <net name="disp_draw_inst/avg_inst/in12[10]"/>
        <net name="disp_draw_inst/avg_inst/in12[9]"/>
        <net name="disp_draw_inst/avg_inst/in12[8]"/>
        <net name="disp_draw_inst/avg_inst/in12[7]"/>
        <net name="disp_draw_inst/avg_inst/in12[6]"/>
        <net name="disp_draw_inst/avg_inst/in12[5]"/>
        <net name="disp_draw_inst/avg_inst/in12[4]"/>
        <net name="disp_draw_inst/avg_inst/in12[3]"/>
        <net name="disp_draw_inst/avg_inst/in12[2]"/>
        <net name="disp_draw_inst/avg_inst/in12[1]"/>
        <net name="disp_draw_inst/avg_inst/in12[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in13[15]"/>
        <net name="disp_draw_inst/avg_inst/in13[14]"/>
        <net name="disp_draw_inst/avg_inst/in13[13]"/>
        <net name="disp_draw_inst/avg_inst/in13[12]"/>
        <net name="disp_draw_inst/avg_inst/in13[11]"/>
        <net name="disp_draw_inst/avg_inst/in13[10]"/>
        <net name="disp_draw_inst/avg_inst/in13[9]"/>
        <net name="disp_draw_inst/avg_inst/in13[8]"/>
        <net name="disp_draw_inst/avg_inst/in13[7]"/>
        <net name="disp_draw_inst/avg_inst/in13[6]"/>
        <net name="disp_draw_inst/avg_inst/in13[5]"/>
        <net name="disp_draw_inst/avg_inst/in13[4]"/>
        <net name="disp_draw_inst/avg_inst/in13[3]"/>
        <net name="disp_draw_inst/avg_inst/in13[2]"/>
        <net name="disp_draw_inst/avg_inst/in13[1]"/>
        <net name="disp_draw_inst/avg_inst/in13[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in14[15]"/>
        <net name="disp_draw_inst/avg_inst/in14[14]"/>
        <net name="disp_draw_inst/avg_inst/in14[13]"/>
        <net name="disp_draw_inst/avg_inst/in14[12]"/>
        <net name="disp_draw_inst/avg_inst/in14[11]"/>
        <net name="disp_draw_inst/avg_inst/in14[10]"/>
        <net name="disp_draw_inst/avg_inst/in14[9]"/>
        <net name="disp_draw_inst/avg_inst/in14[8]"/>
        <net name="disp_draw_inst/avg_inst/in14[7]"/>
        <net name="disp_draw_inst/avg_inst/in14[6]"/>
        <net name="disp_draw_inst/avg_inst/in14[5]"/>
        <net name="disp_draw_inst/avg_inst/in14[4]"/>
        <net name="disp_draw_inst/avg_inst/in14[3]"/>
        <net name="disp_draw_inst/avg_inst/in14[2]"/>
        <net name="disp_draw_inst/avg_inst/in14[1]"/>
        <net name="disp_draw_inst/avg_inst/in14[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in15[15]"/>
        <net name="disp_draw_inst/avg_inst/in15[14]"/>
        <net name="disp_draw_inst/avg_inst/in15[13]"/>
        <net name="disp_draw_inst/avg_inst/in15[12]"/>
        <net name="disp_draw_inst/avg_inst/in15[11]"/>
        <net name="disp_draw_inst/avg_inst/in15[10]"/>
        <net name="disp_draw_inst/avg_inst/in15[9]"/>
        <net name="disp_draw_inst/avg_inst/in15[8]"/>
        <net name="disp_draw_inst/avg_inst/in15[7]"/>
        <net name="disp_draw_inst/avg_inst/in15[6]"/>
        <net name="disp_draw_inst/avg_inst/in15[5]"/>
        <net name="disp_draw_inst/avg_inst/in15[4]"/>
        <net name="disp_draw_inst/avg_inst/in15[3]"/>
        <net name="disp_draw_inst/avg_inst/in15[2]"/>
        <net name="disp_draw_inst/avg_inst/in15[1]"/>
        <net name="disp_draw_inst/avg_inst/in15[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in16[15]"/>
        <net name="disp_draw_inst/avg_inst/in16[14]"/>
        <net name="disp_draw_inst/avg_inst/in16[13]"/>
        <net name="disp_draw_inst/avg_inst/in16[12]"/>
        <net name="disp_draw_inst/avg_inst/in16[11]"/>
        <net name="disp_draw_inst/avg_inst/in16[10]"/>
        <net name="disp_draw_inst/avg_inst/in16[9]"/>
        <net name="disp_draw_inst/avg_inst/in16[8]"/>
        <net name="disp_draw_inst/avg_inst/in16[7]"/>
        <net name="disp_draw_inst/avg_inst/in16[6]"/>
        <net name="disp_draw_inst/avg_inst/in16[5]"/>
        <net name="disp_draw_inst/avg_inst/in16[4]"/>
        <net name="disp_draw_inst/avg_inst/in16[3]"/>
        <net name="disp_draw_inst/avg_inst/in16[2]"/>
        <net name="disp_draw_inst/avg_inst/in16[1]"/>
        <net name="disp_draw_inst/avg_inst/in16[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in2[15]"/>
        <net name="disp_draw_inst/avg_inst/in2[14]"/>
        <net name="disp_draw_inst/avg_inst/in2[13]"/>
        <net name="disp_draw_inst/avg_inst/in2[12]"/>
        <net name="disp_draw_inst/avg_inst/in2[11]"/>
        <net name="disp_draw_inst/avg_inst/in2[10]"/>
        <net name="disp_draw_inst/avg_inst/in2[9]"/>
        <net name="disp_draw_inst/avg_inst/in2[8]"/>
        <net name="disp_draw_inst/avg_inst/in2[7]"/>
        <net name="disp_draw_inst/avg_inst/in2[6]"/>
        <net name="disp_draw_inst/avg_inst/in2[5]"/>
        <net name="disp_draw_inst/avg_inst/in2[4]"/>
        <net name="disp_draw_inst/avg_inst/in2[3]"/>
        <net name="disp_draw_inst/avg_inst/in2[2]"/>
        <net name="disp_draw_inst/avg_inst/in2[1]"/>
        <net name="disp_draw_inst/avg_inst/in2[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in3[15]"/>
        <net name="disp_draw_inst/avg_inst/in3[14]"/>
        <net name="disp_draw_inst/avg_inst/in3[13]"/>
        <net name="disp_draw_inst/avg_inst/in3[12]"/>
        <net name="disp_draw_inst/avg_inst/in3[11]"/>
        <net name="disp_draw_inst/avg_inst/in3[10]"/>
        <net name="disp_draw_inst/avg_inst/in3[9]"/>
        <net name="disp_draw_inst/avg_inst/in3[8]"/>
        <net name="disp_draw_inst/avg_inst/in3[7]"/>
        <net name="disp_draw_inst/avg_inst/in3[6]"/>
        <net name="disp_draw_inst/avg_inst/in3[5]"/>
        <net name="disp_draw_inst/avg_inst/in3[4]"/>
        <net name="disp_draw_inst/avg_inst/in3[3]"/>
        <net name="disp_draw_inst/avg_inst/in3[2]"/>
        <net name="disp_draw_inst/avg_inst/in3[1]"/>
        <net name="disp_draw_inst/avg_inst/in3[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in4[15]"/>
        <net name="disp_draw_inst/avg_inst/in4[14]"/>
        <net name="disp_draw_inst/avg_inst/in4[13]"/>
        <net name="disp_draw_inst/avg_inst/in4[12]"/>
        <net name="disp_draw_inst/avg_inst/in4[11]"/>
        <net name="disp_draw_inst/avg_inst/in4[10]"/>
        <net name="disp_draw_inst/avg_inst/in4[9]"/>
        <net name="disp_draw_inst/avg_inst/in4[8]"/>
        <net name="disp_draw_inst/avg_inst/in4[7]"/>
        <net name="disp_draw_inst/avg_inst/in4[6]"/>
        <net name="disp_draw_inst/avg_inst/in4[5]"/>
        <net name="disp_draw_inst/avg_inst/in4[4]"/>
        <net name="disp_draw_inst/avg_inst/in4[3]"/>
        <net name="disp_draw_inst/avg_inst/in4[2]"/>
        <net name="disp_draw_inst/avg_inst/in4[1]"/>
        <net name="disp_draw_inst/avg_inst/in4[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in5[15]"/>
        <net name="disp_draw_inst/avg_inst/in5[14]"/>
        <net name="disp_draw_inst/avg_inst/in5[13]"/>
        <net name="disp_draw_inst/avg_inst/in5[12]"/>
        <net name="disp_draw_inst/avg_inst/in5[11]"/>
        <net name="disp_draw_inst/avg_inst/in5[10]"/>
        <net name="disp_draw_inst/avg_inst/in5[9]"/>
        <net name="disp_draw_inst/avg_inst/in5[8]"/>
        <net name="disp_draw_inst/avg_inst/in5[7]"/>
        <net name="disp_draw_inst/avg_inst/in5[6]"/>
        <net name="disp_draw_inst/avg_inst/in5[5]"/>
        <net name="disp_draw_inst/avg_inst/in5[4]"/>
        <net name="disp_draw_inst/avg_inst/in5[3]"/>
        <net name="disp_draw_inst/avg_inst/in5[2]"/>
        <net name="disp_draw_inst/avg_inst/in5[1]"/>
        <net name="disp_draw_inst/avg_inst/in5[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in6[15]"/>
        <net name="disp_draw_inst/avg_inst/in6[14]"/>
        <net name="disp_draw_inst/avg_inst/in6[13]"/>
        <net name="disp_draw_inst/avg_inst/in6[12]"/>
        <net name="disp_draw_inst/avg_inst/in6[11]"/>
        <net name="disp_draw_inst/avg_inst/in6[10]"/>
        <net name="disp_draw_inst/avg_inst/in6[9]"/>
        <net name="disp_draw_inst/avg_inst/in6[8]"/>
        <net name="disp_draw_inst/avg_inst/in6[7]"/>
        <net name="disp_draw_inst/avg_inst/in6[6]"/>
        <net name="disp_draw_inst/avg_inst/in6[5]"/>
        <net name="disp_draw_inst/avg_inst/in6[4]"/>
        <net name="disp_draw_inst/avg_inst/in6[3]"/>
        <net name="disp_draw_inst/avg_inst/in6[2]"/>
        <net name="disp_draw_inst/avg_inst/in6[1]"/>
        <net name="disp_draw_inst/avg_inst/in6[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in7[15]"/>
        <net name="disp_draw_inst/avg_inst/in7[14]"/>
        <net name="disp_draw_inst/avg_inst/in7[13]"/>
        <net name="disp_draw_inst/avg_inst/in7[12]"/>
        <net name="disp_draw_inst/avg_inst/in7[11]"/>
        <net name="disp_draw_inst/avg_inst/in7[10]"/>
        <net name="disp_draw_inst/avg_inst/in7[9]"/>
        <net name="disp_draw_inst/avg_inst/in7[8]"/>
        <net name="disp_draw_inst/avg_inst/in7[7]"/>
        <net name="disp_draw_inst/avg_inst/in7[6]"/>
        <net name="disp_draw_inst/avg_inst/in7[5]"/>
        <net name="disp_draw_inst/avg_inst/in7[4]"/>
        <net name="disp_draw_inst/avg_inst/in7[3]"/>
        <net name="disp_draw_inst/avg_inst/in7[2]"/>
        <net name="disp_draw_inst/avg_inst/in7[1]"/>
        <net name="disp_draw_inst/avg_inst/in7[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in8[15]"/>
        <net name="disp_draw_inst/avg_inst/in8[14]"/>
        <net name="disp_draw_inst/avg_inst/in8[13]"/>
        <net name="disp_draw_inst/avg_inst/in8[12]"/>
        <net name="disp_draw_inst/avg_inst/in8[11]"/>
        <net name="disp_draw_inst/avg_inst/in8[10]"/>
        <net name="disp_draw_inst/avg_inst/in8[9]"/>
        <net name="disp_draw_inst/avg_inst/in8[8]"/>
        <net name="disp_draw_inst/avg_inst/in8[7]"/>
        <net name="disp_draw_inst/avg_inst/in8[6]"/>
        <net name="disp_draw_inst/avg_inst/in8[5]"/>
        <net name="disp_draw_inst/avg_inst/in8[4]"/>
        <net name="disp_draw_inst/avg_inst/in8[3]"/>
        <net name="disp_draw_inst/avg_inst/in8[2]"/>
        <net name="disp_draw_inst/avg_inst/in8[1]"/>
        <net name="disp_draw_inst/avg_inst/in8[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/avg_inst/in9[15]"/>
        <net name="disp_draw_inst/avg_inst/in9[14]"/>
        <net name="disp_draw_inst/avg_inst/in9[13]"/>
        <net name="disp_draw_inst/avg_inst/in9[12]"/>
        <net name="disp_draw_inst/avg_inst/in9[11]"/>
        <net name="disp_draw_inst/avg_inst/in9[10]"/>
        <net name="disp_draw_inst/avg_inst/in9[9]"/>
        <net name="disp_draw_inst/avg_inst/in9[8]"/>
        <net name="disp_draw_inst/avg_inst/in9[7]"/>
        <net name="disp_draw_inst/avg_inst/in9[6]"/>
        <net name="disp_draw_inst/avg_inst/in9[5]"/>
        <net name="disp_draw_inst/avg_inst/in9[4]"/>
        <net name="disp_draw_inst/avg_inst/in9[3]"/>
        <net name="disp_draw_inst/avg_inst/in9[2]"/>
        <net name="disp_draw_inst/avg_inst/in9[1]"/>
        <net name="disp_draw_inst/avg_inst/in9[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq16&apos;hXXXX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="disp_draw_inst/average[15]"/>
        <net name="disp_draw_inst/average[14]"/>
        <net name="disp_draw_inst/average[13]"/>
        <net name="disp_draw_inst/average[12]"/>
        <net name="disp_draw_inst/average[11]"/>
        <net name="disp_draw_inst/average[10]"/>
        <net name="disp_draw_inst/average[9]"/>
        <net name="disp_draw_inst/average[8]"/>
        <net name="disp_draw_inst/average[7]"/>
        <net name="disp_draw_inst/average[6]"/>
        <net name="disp_draw_inst/average[5]"/>
        <net name="disp_draw_inst/average[4]"/>
        <net name="disp_draw_inst/average[3]"/>
        <net name="disp_draw_inst/average[2]"/>
        <net name="disp_draw_inst/average[1]"/>
        <net name="disp_draw_inst/average[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="reset_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="VGA_trig"/>
      </nets>
    </probe>
  </probeset>
</probeData>
