head	1.13;
access;
symbols
	OPENBSD_6_2:1.12.0.2
	OPENBSD_6_2_BASE:1.12
	OPENBSD_6_1:1.8.0.2
	OPENBSD_6_1_BASE:1.8
	OPENBSD_6_0:1.7.0.10
	OPENBSD_6_0_BASE:1.7
	OPENBSD_5_9:1.7.0.6
	OPENBSD_5_9_BASE:1.7
	OPENBSD_5_8:1.7.0.8
	OPENBSD_5_8_BASE:1.7
	OPENBSD_5_7:1.7.0.4
	OPENBSD_5_7_BASE:1.7
	OPENBSD_5_6:1.7.0.2
	OPENBSD_5_6_BASE:1.7
	OPENBSD_5_5:1.6.0.4
	OPENBSD_5_5_BASE:1.6
	OPENBSD_5_4:1.6.0.2
	OPENBSD_5_4_BASE:1.6
	OPENBSD_5_3:1.3.0.2
	OPENBSD_5_3_BASE:1.3
	OPENBSD_5_2:1.2.0.4
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.2
	jasper_20111311:1.1.1.1
	jasper:1.1.1;
locks; strict;
comment	@# @;


1.13
date	2017.10.05.08.58.51;	author bentley;	state Exp;
branches;
next	1.12;
commitid	5BRd9kjjA6Ezwdn4;

1.12
date	2017.07.26.22.45.25;	author sthen;	state Exp;
branches;
next	1.11;
commitid	tD4MFrpYYDDL2UFT;

1.11
date	2017.07.23.09.26.28;	author espie;	state Exp;
branches;
next	1.10;
commitid	FZPR2Emws5uDqXzb;

1.10
date	2017.07.16.19.18.59;	author espie;	state Exp;
branches;
next	1.9;
commitid	tt0GhWK5c4uf9ILG;

1.9
date	2017.04.10.11.46.22;	author sthen;	state Exp;
branches;
next	1.8;
commitid	BLsh88fJB8thZTwY;

1.8
date	2017.02.13.10.27.00;	author benoit;	state Exp;
branches;
next	1.7;
commitid	uKxVHPZeJE81E2Ju;

1.7
date	2014.05.20.19.36.27;	author jasper;	state Exp;
branches;
next	1.6;

1.6
date	2013.05.23.15.04.41;	author benoit;	state Exp;
branches;
next	1.5;

1.5
date	2013.05.13.11.43.24;	author benoit;	state Exp;
branches;
next	1.4;

1.4
date	2013.03.11.11.20.29;	author espie;	state Exp;
branches;
next	1.3;

1.3
date	2013.01.16.07.43.48;	author benoit;	state Exp;
branches;
next	1.2;

1.2
date	2011.11.17.23.33.40;	author nigel;	state Exp;
branches;
next	1.1;

1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2011.11.13.12.44.04;	author jasper;	state Exp;
branches;
next	;


desc
@@


1.13
log
@Update to verilator-3.912.
@
text
@# $OpenBSD: Makefile,v 1.12 2017/07/26 22:45:25 sthen Exp $

COMMENT=	very fast free Verilog HDL simulator

DISTNAME =	verilator-3.912
CATEGORIES=	lang devel

HOMEPAGE=	https://www.veripool.org/wiki/verilator/Intro

# LGPLv3 or Perl
PERMIT_PACKAGE_CDROM=	Yes

MASTER_SITES=		https://www.veripool.org/ftp/
EXTRACT_SUFX=		.tgz

WANTLIB=		c m ${COMPILER_LIBCXX}

BUILD_DEPENDS +=	devel/bison

CONFIGURE_STYLE=	gnu
MAKE_FLAGS=		VERILATOR_ROOT=${PREFIX}/share/verilator/ \
			COPT="${CFLAGS}"

USE_GMAKE=		Yes

TEST_TARGET=		test
TEST_FLAGS=		VERILATOR_ROOT=${WRKSRC}

.include <bsd.port.mk>
@


1.12
log
@bump LIBCXX/LIBECXX/COMPILER_LIBCXX ports.
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.11 2017/07/23 09:26:28 espie Exp $
d5 1
a5 2
DISTNAME =	verilator-3.900
REVISION =	1
d8 1
a8 1
HOMEPAGE=	http://www.veripool.org/wiki/verilator/Intro
d13 1
a13 1
MASTER_SITES=		http://www.veripool.org/ftp/
@


1.11
log
@add pthread to COMPILER_LIBCXX.
white lie, but it allows clang and gcc to be more similar
bump accordingly.
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.10 2017/07/16 19:18:59 espie Exp $
d6 1
a6 1
REVISION =	0
@


1.10
log
@use COMPILER_LIBCXX where applicable
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.9 2017/04/10 11:46:22 sthen Exp $
d6 1
@


1.9
log
@use LIBCXX
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.8 2017/02/13 10:27:00 benoit Exp $
d16 1
a16 1
WANTLIB=		c m ${LIBCXX}
@


1.8
log
@Update to verilator-3.900.
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.7 2014/05/20 19:36:27 jasper Exp $
d16 1
a16 1
WANTLIB=		c m stdc++
@


1.7
log
@update to verilator-3.860
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.6 2013/05/23 15:04:41 benoit Exp $
d5 1
a5 1
DISTNAME =	verilator-3.860
@


1.6
log
@Update verilator to 3.847.
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.5 2013/05/13 11:43:24 benoit Exp $
d5 1
a5 1
DISTNAME =	verilator-3.847
@


1.5
log
@- update verilator to 3.846
- regen PLIST
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.4 2013/03/11 11:20:29 espie Exp $
d5 1
a5 1
DISTNAME=	verilator-3.846
@


1.4
log
@PERMIT_* / REGRESS->TEST sweep
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.3 2013/01/16 07:43:48 benoit Exp $
d5 1
a5 1
DISTNAME=	verilator-3.844
@


1.3
log
@- update verilator to 3.844
- regen PLIST

ok jasper@@
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.2 2011/11/17 23:33:40 nigel Exp $
a11 3
PERMIT_PACKAGE_FTP=	Yes
PERMIT_DISTFILES_CDROM=	Yes
PERMIT_DISTFILES_FTP=	Yes
d26 2
a27 2
REGRESS_TARGET=		test
REGRESS_FLAGS=		VERILATOR_ROOT=${WRKSRC}
@


1.2
log
@*** empty log message ***
@
text
@d1 1
a1 1
# $OpenBSD: Makefile,v 1.1.1.1 2011/11/13 12:44:04 jasper Exp $
d5 1
a5 1
DISTNAME=	verilator-3.824
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
# $OpenBSD$
d21 2
d32 1
a32 1
.include <bsd.port.mk>@


1.1.1.1
log
@import verilator-3.824

Verilator is the fastest free Verilog HDL simulator, and beats most
commercial simulators. It compiles synthesizable Verilog (not test-bench
code!), plus some PSL, SystemVerilog and Synthesis assertions into C++
or SystemC code. It is designed for large projects where fast simulation
performance is of primary concern, and is especially well suited to
generate executable models of CPUs for embedded software design teams.

ok aja@@
@
text
@@
