// Seed: 303489018
module module_0 (
    output tri0 id_0,
    input  tri1 id_1
    , id_4,
    output tri0 id_2
);
  wire id_5;
  id_6(
      .id_0(id_4), .id_1(1), .id_2("")
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_12 = 32'd96
) (
    input supply0 id_0,
    output logic id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri0 id_6,
    input wire id_7,
    input wor id_8,
    input tri0 id_9
);
  defparam id_11.id_12 = 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
  always
    if (id_4)
      if (1 & id_7) begin : LABEL_0
        id_1 <= (1);
      end
  wand id_13 = ~1;
  assign id_13 = id_4;
endmodule
