/* e-Yantra Summer Internship Programme
 * Project Title: Robot Design using FPGA
 * Members: Karthik K Bhat, Vishal Narkhede
 * Mentors: Simranjit Singh, Lohit Penubaku
 *
 * Author: Karthik K Bhat
 * File name: line_sensor_interface.v
 * Module: line_sensor_interface
 * Target Device: DE0-Nano Board (EP4CE22F17C6)
 */
`timescale 1ns/1ps

module lcd_test(
							input clock_in,								// Clock from FPGA Board
							input reset,
							inout [7:0] LCD_DATA,
							output LCD_EN,
							output LCD_ON,
							output LCD_RS,
							output LCD_RW						
						  ); 


	wire 					  [7:0]	   lcd_data; 
	wire       							LCD_RW_1;
	wire       							LCD_EN_1;
	wire       							LCD_RS_1;
	wire		  							DLY_RST;
	assign 							   LCD_DATA = lcd_data;	
	assign 							   LCD_RW   = LCD_RW_1;
	assign 							   LCD_EN   = LCD_EN_1;
	assign 							   LCD_RS   = LCD_RS_1; 
	assign 							   LCD_ON   = 1'b1;

	// --------------------------------------------------------------------- //
	
	Reset_Delay		r0	(
						   .iCLK(clock_in),
							.oRESET(DLY_RST),
							.iRST_n(reset) 	
						);
						
	// --------------------------------------------------------------------- //
	LCD_ADC 		u5	(	//	Host Side
							.iCLK    (clock_in),
							.iRST_N  (DLY_RST),
							//	LCD Side
							.LCD_DATA(lcd_data),
							.LCD_RW  (LCD_RW_1),
							.LCD_EN  (LCD_EN_1),
							.LCD_RS  (LCD_RS_1)
						);

endmodule 