// Seed: 2586838757
module module_0;
  reg \id_1 ;
  always begin : LABEL_0
    id_2 <= 1;
    begin : LABEL_0
      \id_1 <= 1;
    end
  end
  assign \id_1 = \id_1 ;
  id_3(
      .id_0(1), .id_1(id_5), .id_2(id_5), .id_3(\id_1 )
  );
  assign module_1.id_7 = 0;
  wire id_6, id_7 = id_4;
endmodule
module module_1;
  assign id_1 = id_1;
  assign id_2 = id_2;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4 = id_4;
  assign id_1 = id_1;
  id_5(
      .id_0(id_6)
  );
  tri id_7 = -1;
endmodule
