{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701332449321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701332449324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 11:20:49 2023 " "Processing started: Thu Nov 30 11:20:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701332449324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332449324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4s -c lab_4s " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4s -c lab_4s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332449324 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701332449468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_3s/b2bd_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_3s/b2bd_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2bd_ROM " "Found entity 1: b2bd_ROM" {  } { { "lab_3s/b2bd_rom.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_3s/b2bd_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/ss_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/ss_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_rg " "Found entity 1: ss_rg" {  } { { "lab_2s/ss_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/ss_cntr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/ss_cntr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ss_cntr " "Found entity 1: ss_cntr" {  } { { "lab_2s/ss_cntr.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/ss_cntr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/rst_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/rst_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_rg " "Found entity 1: rst_rg" {  } { { "lab_2s/rst_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/rst_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454353 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX lab_2s/mux.sv " "Entity \"MUX\" obtained from \"lab_2s/mux.sv\" instead of from Quartus Prime megafunction library" {  } { { "lab_2s/mux.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/mux.sv" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1701332454354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "lab_2s/mux.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "lab_2s/fsm.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/dig_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/dig_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dig_rg " "Found entity 1: dig_rg" {  } { { "lab_2s/dig_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/dig_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/d_rg.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/d_rg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_rg " "Found entity 1: d_rg" {  } { { "lab_2s/d_rg.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/d_rg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/cnt_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/cnt_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_div " "Found entity 1: cnt_div" {  } { { "lab_2s/cnt_div.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/cnt_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_2s/b2ss.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_2s/b2ss.sv" { { "Info" "ISGN_ENTITY_NAME" "1 b2ss " "Found entity 1: b2ss" {  } { { "lab_2s/b2ss.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_2s/b2ss.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454358 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "Ñ mult_SR_V1.sv(66) " "Verilog HDL syntax error at mult_SR_V1.sv(66) near text: Ñ. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701332454358 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"Ñ\";  expecting \"end\" mult_SR_V1.sv(66) " "Verilog HDL syntax error at mult_SR_V1.sv(66) near text: \"Ñ\";  expecting \"end\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701332454358 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "‹ mult_SR_V1.sv(66) " "Verilog HDL syntax error at mult_SR_V1.sv(66) near text: ‹. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 66 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1701332454358 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mult_SR_V1 mult_SR_V1.sv(1) " "Ignored design unit \"mult_SR_V1\" at mult_SR_V1.sv(1) due to previous errors" {  } { { "mult_SR_V1.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/mult_SR_V1.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1701332454358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_sr_v1.sv 0 0 " "Found 0 design units, including 0 entities, in source file mult_sr_v1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4s.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab_4s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab_4s " "Found entity 1: lab_4s" {  } { { "lab_4s.sv" "" { Text "D:/Users/Legion/Quartus/Works_Verilog/Third year/5th semester/lab_4s/lab_4s_restored/lab_4s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701332454359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454359 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701332454396 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 30 11:20:54 2023 " "Processing ended: Thu Nov 30 11:20:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701332454396 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701332454396 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701332454396 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454396 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701332454964 ""}
