blk_mem_gen_0_sim_netlist.vhdl,vhdl,xil_defaultlib,../../../../Lab 3.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl,
glbl.v,Verilog,xil_defaultlib,glbl.v
