always @(posedge clk) begin
    if (areset) begin
        q <= 4'b0;
    end else if (load) begin
        q <= data;
    end else if (ena) begin
        q <= q >> 1;
    end
endmodule