Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Mar  9 20:03:23 2024
| Host         : big12.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_timing_summary -file ./vivado_output/post_route_timing_summary_report.txt
| Design       : RiscvSystem
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.490     -258.962                     65                 4552        0.122        0.000                      0                 4552        3.000        0.000                       0                  2009  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLOCK_100MHz          {0.000 5.000}      10.000          100.000         
  clk_mem_clk_wiz_0   {19.231 57.692}    76.923          13.000          
  clk_proc_clk_wiz_0  {0.000 38.462}     76.923          13.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_100MHz                                                                                                                                                            3.000        0.000                       0                     1  
  clk_mem_clk_wiz_0        16.646        0.000                      0                 2201        0.122        0.000                      0                 2201       37.962        0.000                       0                   779  
  clk_proc_clk_wiz_0       11.191        0.000                      0                 2247        0.122        0.000                      0                 2247       37.962        0.000                       0                  1226  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_proc_clk_wiz_0  clk_mem_clk_wiz_0        14.607        0.000                      0                 1792       20.165        0.000                      0                 1792  
clk_mem_clk_wiz_0   clk_proc_clk_wiz_0       -5.490     -258.962                     65                 2239       19.741        0.000                      0                 2239  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_100MHz
  To Clock:  CLOCK_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.646ns  (required time - arrival time)
  Source:                 mem/mem_reg_2_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            oled_device/mem_reg[2][9][1]/R
                            (falling edge-triggered cell FDRE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            38.462ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        21.011ns  (logic 5.488ns (26.120%)  route 15.523ns (73.880%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 56.187 - 57.692 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 18.387 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.006    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.663 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855    16.518    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.619 r  mmcm/clkout2_buf/O
                         net (fo=768, routed)         1.767    18.387    mem/clock_mem
    RAMB36_X3Y1          RAMB36E1                                     r  mem/mem_reg_2_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    20.841 r  mem/mem_reg_2_0/DOBDO[0]
                         net (fo=260, routed)         1.848    22.689    datapath/rf/insn_from_imem[9]
    SLICE_X74Y11         LUT6 (Prop_lut6_I2_O)        0.124    22.813 r  datapath/rf/regfile_rd_data0_i_163/O
                         net (fo=1, routed)           0.000    22.813    datapath/rf/regfile_rd_data0_i_163_n_0
    SLICE_X74Y11         MUXF7 (Prop_muxf7_I1_O)      0.217    23.030 r  datapath/rf/regfile_rd_data0_i_58/O
                         net (fo=1, routed)           1.147    24.177    datapath/rf/regfile_rd_data0_i_58_n_0
    SLICE_X63Y12         LUT6 (Prop_lut6_I0_O)        0.299    24.476 r  datapath/rf/regfile_rd_data0_i_11/O
                         net (fo=74, routed)          3.747    28.223    datapath/rf/B[4]
    SLICE_X32Y21         LUT2 (Prop_lut2_I1_O)        0.124    28.347 r  datapath/rf/pcCurrent[23]_i_14/O
                         net (fo=1, routed)           0.000    28.347    datapath/rf/pcCurrent[23]_i_14_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.880 r  datapath/rf/pcCurrent_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.880    datapath/rf/pcCurrent_reg[23]_i_10_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.997 r  datapath/rf/pcCurrent_reg[27]_i_9/CO[3]
                         net (fo=1, routed)           0.000    28.997    datapath/rf/pcCurrent_reg[27]_i_9_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.216 f  datapath/rf/pcCurrent_reg[31]_i_13/O[0]
                         net (fo=2, routed)           0.917    30.133    mem/pcNext1[26]
    SLICE_X31Y23         LUT3 (Prop_lut3_I2_O)        0.323    30.456 r  mem/mem[3][0][7]_i_45/O
                         net (fo=2, routed)           0.649    31.105    mem/mem[3][0][7]_i_45_n_0
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.332    31.437 f  mem/mem[3][0][7]_i_32/O
                         net (fo=1, routed)           0.641    32.078    mem/mem[3][0][7]_i_32_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I4_O)        0.124    32.202 r  mem/mem[3][0][7]_i_13/O
                         net (fo=5, routed)           1.065    33.267    mem/mem[3][0][7]_i_13_n_0
    SLICE_X28Y16         LUT6 (Prop_lut6_I1_O)        0.124    33.391 r  mem/mem[3][0][7]_i_6/O
                         net (fo=72, routed)          2.399    35.790    mem/mem[3][0][7]_i_6_n_0
    SLICE_X36Y8          LUT2 (Prop_lut2_I0_O)        0.150    35.940 r  mem/mem[2][2][7]_i_3/O
                         net (fo=6, routed)           1.720    37.660    mem/mem[2][2][7]_i_3_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.348    38.008 r  mem/mem[2][9][7]_i_1/O
                         net (fo=8, routed)           1.389    39.397    oled_device/mem_reg[2][9][0]_0
    SLICE_X26Y7          FDRE                                         r  oled_device/mem_reg[2][9][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    59.112 f  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    60.274    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    52.836 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    54.528    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    54.619 f  mmcm/clkout2_buf/O
                         net (fo=768, routed)         1.568    56.187    oled_device/clock_mem
    SLICE_X26Y7          FDRE                                         r  oled_device/mem_reg[2][9][1]/C  (IS_INVERTED)
                         clock pessimism              0.476    56.663    
                         clock uncertainty           -0.101    56.562    
    SLICE_X26Y7          FDRE (Setup_fdre_C_R)       -0.519    56.043    oled_device/mem_reg[2][9][1]
  -------------------------------------------------------------------
                         required time                         56.043    
                         arrival time                         -39.397    
  -------------------------------------------------------------------
                         slack                                 16.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mmcm/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            mmcm/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 17.932 - 19.231 ) 
    Source Clock Delay      (SCD):    -1.034ns = ( 18.197 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.929    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    17.509 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.398    17.907    mmcm/clk_mem_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    17.927 r  mmcm/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    18.197    mmcm/clk_mem_clk_wiz_0_en_clk
    SLICE_X47Y45         FDCE                                         r  mmcm/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y45         FDCE (Prop_fdce_C_Q)         0.141    18.338 r  mmcm/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    18.394    mmcm/seq_reg2[0]
    SLICE_X47Y45         FDCE                                         r  mmcm/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    19.677 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    20.157    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    16.953 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.442    17.395    mmcm/clk_mem_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    17.438 r  mmcm/clkout2_buf_en/O
                         net (fo=8, routed)           0.494    17.932    mmcm/clk_mem_clk_wiz_0_en_clk
    SLICE_X47Y45         FDCE                                         r  mmcm/seq_reg2_reg[1]/C
                         clock pessimism              0.265    18.197    
    SLICE_X47Y45         FDCE (Hold_fdce_C_D)         0.075    18.272    mmcm/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.272    
                         arrival time                          18.394    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_mem_clk_wiz_0
Waveform(ns):       { 19.231 57.692 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         76.923      73.979     RAMB36_X2Y3      mem/mem_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       76.923      136.437    MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X21Y11     oled_device/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X28Y15     oled_device/mem_reg[1][3][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       11.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       37.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.191ns  (required time - arrival time)
  Source:                 datapath/divu/intermediate_divisor_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            datapath/rf/g_loop[10].regs_reg[10][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.923ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        65.554ns  (logic 16.658ns (25.411%)  route 48.896ns (74.589%))
  Logic Levels:           75  (CARRY4=41 LUT3=6 LUT4=5 LUT5=10 LUT6=13)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 75.401 - 76.923 ) 
    Source Clock Delay      (SCD):    -0.970ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855    -2.713    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.612 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        1.642    -0.970    datapath/divu/clock_processor
    SLICE_X53Y31         FDCE                                         r  datapath/divu/intermediate_divisor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDCE (Prop_fdce_C_Q)         0.456    -0.514 r  datapath/divu/intermediate_divisor_reg[0]/Q
                         net (fo=96, routed)          2.595     2.081    datapath/divu/intermediate_divisor_reg[0]_0[0]
    SLICE_X32Y41         LUT4 (Prop_lut4_I0_O)        0.124     2.205 r  datapath/divu/g_loop[1].regs[1][15]_i_162/O
                         net (fo=1, routed)           0.000     2.205    datapath/divu/g_loop[1].regs[1][15]_i_162_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.718 r  datapath/divu/g_loop[1].regs_reg[1][15]_i_137/CO[3]
                         net (fo=1, routed)           0.000     2.718    datapath/divu/g_loop[1].regs_reg[1][15]_i_137_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.835 r  datapath/divu/g_loop[1].regs_reg[1][15]_i_116/CO[3]
                         net (fo=1, routed)           0.000     2.835    datapath/divu/g_loop[1].regs_reg[1][15]_i_116_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.952 r  datapath/divu/g_loop[1].regs_reg[1][15]_i_82/CO[3]
                         net (fo=1, routed)           0.000     2.952    datapath/divu/g_loop[1].regs_reg[1][15]_i_82_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.069 r  datapath/divu/g_loop[1].regs_reg[1][15]_i_40/CO[3]
                         net (fo=165, routed)         1.312     4.381    datapath/divu/intermediate_divisor_reg[30]_0[0]
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.146     4.527 f  datapath/divu/g_loop[1].regs[1][14]_i_232/O
                         net (fo=2, routed)           0.725     5.252    datapath/divu/temp_remainder_2[1]_110[2]
    SLICE_X33Y42         LUT6 (Prop_lut6_I4_O)        0.328     5.580 r  datapath/divu/g_loop[1].regs[1][14]_i_184/O
                         net (fo=1, routed)           0.520     6.101    datapath/divu/g_loop[1].regs[1][14]_i_184_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     6.608 r  datapath/divu/g_loop[1].regs_reg[1][14]_i_125/CO[3]
                         net (fo=1, routed)           0.000     6.608    datapath/divu/g_loop[1].regs_reg[1][14]_i_125_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  datapath/divu/g_loop[1].regs_reg[1][14]_i_81/CO[3]
                         net (fo=1, routed)           0.000     6.722    datapath/divu/g_loop[1].regs_reg[1][14]_i_81_n_0
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.836 r  datapath/divu/g_loop[1].regs_reg[1][14]_i_54/CO[3]
                         net (fo=1, routed)           0.000     6.836    datapath/divu/g_loop[1].regs_reg[1][14]_i_54_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.950 r  datapath/divu/g_loop[1].regs_reg[1][14]_i_37/CO[3]
                         net (fo=67, routed)          1.088     8.038    datapath/divu/intermediate_divisor_reg[30]_1[0]
    SLICE_X31Y45         LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  datapath/divu/g_loop[1].regs[1][13]_i_139/O
                         net (fo=8, routed)           1.571     9.732    datapath/divu/temp_remainder_2[2]_111[15]
    SLICE_X43Y44         LUT4 (Prop_lut4_I1_O)        0.124     9.856 r  datapath/divu/g_loop[1].regs[1][13]_i_93/O
                         net (fo=1, routed)           0.000     9.856    datapath/divu/g_loop[1].regs[1][13]_i_93_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.388 r  datapath/divu/g_loop[1].regs_reg[1][13]_i_55/CO[3]
                         net (fo=1, routed)           0.000    10.388    datapath/divu/g_loop[1].regs_reg[1][13]_i_55_n_0
    SLICE_X43Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.502 r  datapath/divu/g_loop[1].regs_reg[1][13]_i_33/CO[3]
                         net (fo=162, routed)         1.717    12.220    datapath/divu/intermediate_divisor_reg[30]_2[0]
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.150    12.370 f  datapath/divu/g_loop[1].regs[1][12]_i_187/O
                         net (fo=2, routed)           0.449    12.819    datapath/divu/temp_remainder_2[3]_112[24]
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.326    13.145 r  datapath/divu/g_loop[1].regs[1][12]_i_106/O
                         net (fo=1, routed)           0.666    13.811    datapath/divu/g_loop[1].regs[1][12]_i_106_n_0
    SLICE_X37Y45         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    14.337 r  datapath/divu/g_loop[1].regs_reg[1][12]_i_48/CO[3]
                         net (fo=71, routed)          1.297    15.635    datapath/divu/intermediate_divisor_reg[30]_3[0]
    SLICE_X37Y49         LUT5 (Prop_lut5_I4_O)        0.124    15.759 r  datapath/divu/g_loop[1].regs[1][11]_i_91/O
                         net (fo=8, routed)           1.275    17.033    datapath/divu/temp_remainder_2[4]_113[27]
    SLICE_X42Y46         LUT4 (Prop_lut4_I1_O)        0.124    17.157 r  datapath/divu/g_loop[1].regs[1][11]_i_60/O
                         net (fo=1, routed)           0.000    17.157    datapath/divu/g_loop[1].regs[1][11]_i_60_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.537 r  datapath/divu/g_loop[1].regs_reg[1][11]_i_36/CO[3]
                         net (fo=159, routed)         1.414    18.951    datapath/divu/intermediate_divisor_reg[30]_4[0]
    SLICE_X38Y49         LUT3 (Prop_lut3_I2_O)        0.148    19.099 f  datapath/divu/g_loop[1].regs[1][10]_i_185/O
                         net (fo=2, routed)           0.595    19.695    datapath/divu/temp_remainder_2[5]_114[8]
    SLICE_X37Y50         LUT6 (Prop_lut6_I4_O)        0.328    20.023 r  datapath/divu/g_loop[1].regs[1][10]_i_125/O
                         net (fo=1, routed)           0.605    20.628    datapath/divu/g_loop[1].regs[1][10]_i_125_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.154 r  datapath/divu/g_loop[1].regs_reg[1][10]_i_78/CO[3]
                         net (fo=1, routed)           0.000    21.154    datapath/divu/g_loop[1].regs_reg[1][10]_i_78_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.268 r  datapath/divu/g_loop[1].regs_reg[1][10]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.268    datapath/divu/g_loop[1].regs_reg[1][10]_i_51_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.382 r  datapath/divu/g_loop[1].regs_reg[1][10]_i_32/CO[3]
                         net (fo=75, routed)          1.679    23.061    datapath/divu/intermediate_divisor_reg[30]_5[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124    23.185 f  datapath/divu/g_loop[1].regs[1][16]_i_231/O
                         net (fo=9, routed)           0.497    23.682    datapath/divu/temp_remainder_2[6]_115[1]
    SLICE_X43Y47         LUT6 (Prop_lut6_I1_O)        0.124    23.806 r  datapath/divu/g_loop[1].regs[1][9]_i_173/O
                         net (fo=1, routed)           0.611    24.417    datapath/divu/g_loop[1].regs[1][9]_i_173_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    24.937 r  datapath/divu/g_loop[1].regs_reg[1][9]_i_117/CO[3]
                         net (fo=1, routed)           0.001    24.937    datapath/divu/g_loop[1].regs_reg[1][9]_i_117_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.054 r  datapath/divu/g_loop[1].regs_reg[1][9]_i_76/CO[3]
                         net (fo=1, routed)           0.000    25.054    datapath/divu/g_loop[1].regs_reg[1][9]_i_76_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.171 r  datapath/divu/g_loop[1].regs_reg[1][9]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.171    datapath/divu/g_loop[1].regs_reg[1][9]_i_47_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.288 r  datapath/divu/g_loop[1].regs_reg[1][9]_i_30/CO[3]
                         net (fo=156, routed)         1.443    26.731    datapath/divu/intermediate_divisor_reg[30]_6[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124    26.855 f  datapath/divu/g_loop[1].regs[1][12]_i_312/O
                         net (fo=9, routed)           0.783    27.638    datapath/divu/temp_remainder_2[7]_116[1]
    SLICE_X43Y51         LUT6 (Prop_lut6_I1_O)        0.124    27.762 r  datapath/divu/g_loop[1].regs[1][8]_i_204/O
                         net (fo=1, routed)           0.332    28.094    datapath/divu/g_loop[1].regs[1][8]_i_204_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.601 r  datapath/divu/g_loop[1].regs_reg[1][8]_i_151/CO[3]
                         net (fo=1, routed)           0.000    28.601    datapath/divu/g_loop[1].regs_reg[1][8]_i_151_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.715 r  datapath/divu/g_loop[1].regs_reg[1][8]_i_105/CO[3]
                         net (fo=1, routed)           0.000    28.715    datapath/divu/g_loop[1].regs_reg[1][8]_i_105_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.829 r  datapath/divu/g_loop[1].regs_reg[1][8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    28.829    datapath/divu/g_loop[1].regs_reg[1][8]_i_72_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.943 r  datapath/divu/g_loop[1].regs_reg[1][8]_i_35/CO[3]
                         net (fo=79, routed)          1.321    30.264    datapath/divu/intermediate_divisor_reg[30]_7[0]
    SLICE_X44Y45         LUT5 (Prop_lut5_I4_O)        0.124    30.388 f  datapath/divu/g_loop[1].regs[1][16]_i_187/O
                         net (fo=9, routed)           1.141    31.529    datapath/divu/temp_remainder_2[8]_117[3]
    SLICE_X50Y51         LUT6 (Prop_lut6_I1_O)        0.124    31.653 r  datapath/divu/g_loop[1].regs[1][7]_i_184/O
                         net (fo=1, routed)           0.714    32.367    datapath/divu/g_loop[1].regs[1][7]_i_184_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    32.765 r  datapath/divu/g_loop[1].regs_reg[1][7]_i_139/CO[3]
                         net (fo=1, routed)           0.000    32.765    datapath/divu/g_loop[1].regs_reg[1][7]_i_139_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.879 r  datapath/divu/g_loop[1].regs_reg[1][7]_i_86/CO[3]
                         net (fo=1, routed)           0.000    32.879    datapath/divu/g_loop[1].regs_reg[1][7]_i_86_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.993 r  datapath/divu/g_loop[1].regs_reg[1][7]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.993    datapath/divu/g_loop[1].regs_reg[1][7]_i_56_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.107 r  datapath/divu/g_loop[1].regs_reg[1][7]_i_32/CO[3]
                         net (fo=153, routed)         1.431    34.539    datapath/divu/intermediate_divisor_reg[30]_8[0]
    SLICE_X48Y50         LUT3 (Prop_lut3_I2_O)        0.124    34.663 f  datapath/divu/g_loop[1].regs[1][6]_i_159/O
                         net (fo=2, routed)           0.705    35.368    datapath/divu/temp_remainder_2[9]_118[16]
    SLICE_X51Y51         LUT6 (Prop_lut6_I4_O)        0.124    35.492 r  datapath/divu/g_loop[1].regs[1][6]_i_98/O
                         net (fo=1, routed)           0.618    36.110    datapath/divu/g_loop[1].regs[1][6]_i_98_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    36.660 r  datapath/divu/g_loop[1].regs_reg[1][6]_i_64/CO[3]
                         net (fo=1, routed)           0.000    36.660    datapath/divu/g_loop[1].regs_reg[1][6]_i_64_n_0
    SLICE_X46Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.777 r  datapath/divu/g_loop[1].regs_reg[1][6]_i_37/CO[3]
                         net (fo=83, routed)          1.366    38.142    datapath/divu/intermediate_divisor_reg[30]_9[0]
    SLICE_X51Y50         LUT5 (Prop_lut5_I4_O)        0.124    38.266 r  datapath/divu/g_loop[1].regs[1][27]_i_83/O
                         net (fo=9, routed)           1.403    39.669    datapath/divu/temp_remainder_2[10]_119[21]
    SLICE_X46Y45         LUT4 (Prop_lut4_I1_O)        0.124    39.793 r  datapath/divu/g_loop[1].regs[1][5]_i_84/O
                         net (fo=1, routed)           0.000    39.793    datapath/divu/g_loop[1].regs[1][5]_i_84_n_0
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    40.169 r  datapath/divu/g_loop[1].regs_reg[1][5]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.169    datapath/divu/g_loop[1].regs_reg[1][5]_i_49_n_0
    SLICE_X46Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.286 r  datapath/divu/g_loop[1].regs_reg[1][5]_i_32/CO[3]
                         net (fo=166, routed)         1.653    41.939    datapath/divu/intermediate_divisor_reg[30]_10[0]
    SLICE_X52Y49         LUT3 (Prop_lut3_I2_O)        0.150    42.089 f  datapath/divu/g_loop[1].regs[1][4]_i_111/O
                         net (fo=2, routed)           0.457    42.545    datapath/divu/temp_remainder_2[11]_120[24]
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.326    42.871 r  datapath/divu/g_loop[1].regs[1][4]_i_60/O
                         net (fo=1, routed)           0.532    43.404    datapath/divu/g_loop[1].regs[1][4]_i_60_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    43.954 r  datapath/divu/g_loop[1].regs_reg[1][4]_i_33/CO[3]
                         net (fo=103, routed)         1.619    45.573    datapath/divu/intermediate_divisor_reg[30]_11[0]
    SLICE_X54Y46         LUT5 (Prop_lut5_I4_O)        0.124    45.697 r  datapath/divu/g_loop[1].regs[1][19]_i_148/O
                         net (fo=9, routed)           1.297    46.994    datapath/divu/temp_remainder_2[12]_121[24]
    SLICE_X45Y42         LUT4 (Prop_lut4_I3_O)        0.124    47.118 r  datapath/divu/g_loop[1].regs[1][3]_i_71/O
                         net (fo=1, routed)           0.000    47.118    datapath/divu/g_loop[1].regs[1][3]_i_71_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    47.650 r  datapath/divu/g_loop[1].regs_reg[1][3]_i_32/CO[3]
                         net (fo=179, routed)         1.372    49.022    datapath/divu/intermediate_divisor_reg[30]_12[0]
    SLICE_X53Y38         LUT5 (Prop_lut5_I4_O)        0.124    49.146 f  datapath/divu/g_loop[1].regs[1][12]_i_78/O
                         net (fo=9, routed)           0.790    49.936    datapath/divu/temp_remainder_2[13]_122[7]
    SLICE_X45Y38         LUT6 (Prop_lut6_I1_O)        0.124    50.060 r  datapath/divu/g_loop[1].regs[1][16]_i_157/O
                         net (fo=1, routed)           0.761    50.822    datapath/divu/g_loop[1].regs[1][16]_i_157_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    51.372 r  datapath/divu/g_loop[1].regs_reg[1][16]_i_101/CO[3]
                         net (fo=1, routed)           0.000    51.372    datapath/divu/g_loop[1].regs_reg[1][16]_i_101_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.489 r  datapath/divu/g_loop[1].regs_reg[1][16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    51.489    datapath/divu/g_loop[1].regs_reg[1][16]_i_52_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.606 r  datapath/divu/g_loop[1].regs_reg[1][16]_i_27/CO[3]
                         net (fo=109, routed)         1.220    52.826    datapath/divu/intermediate_divisor_reg[30]_13[0]
    SLICE_X51Y37         LUT5 (Prop_lut5_I4_O)        0.124    52.950 f  datapath/divu/g_loop[1].regs[1][12]_i_87/O
                         net (fo=8, routed)           0.624    53.574    datapath/divu/temp_remainder_2[14]_123[7]
    SLICE_X45Y36         LUT6 (Prop_lut6_I1_O)        0.124    53.698 r  datapath/divu/g_loop[1].regs[1][19]_i_209/O
                         net (fo=1, routed)           0.675    54.373    datapath/divu/g_loop[1].regs[1][19]_i_209_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    54.899 r  datapath/divu/g_loop[1].regs_reg[1][19]_i_165/CO[3]
                         net (fo=1, routed)           0.000    54.899    datapath/divu/g_loop[1].regs_reg[1][19]_i_165_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.013 r  datapath/divu/g_loop[1].regs_reg[1][19]_i_103/CO[3]
                         net (fo=1, routed)           0.000    55.013    datapath/divu/g_loop[1].regs_reg[1][19]_i_103_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.127 r  datapath/divu/g_loop[1].regs_reg[1][19]_i_53/CO[3]
                         net (fo=110, routed)         1.310    56.437    datapath/divu/intermediate_divisor_reg[30]_14[0]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.118    56.555 f  datapath/divu/g_loop[1].regs[1][19]_i_17/O
                         net (fo=3, routed)           0.588    57.143    datapath/divu/temp_remainder_2[15]_124[18]
    SLICE_X43Y38         LUT6 (Prop_lut6_I4_O)        0.326    57.469 r  datapath/divu/g_loop[1].regs[1][19]_i_74/O
                         net (fo=1, routed)           0.801    58.270    datapath/divu/g_loop[1].regs[1][19]_i_74_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    58.777 r  datapath/divu/g_loop[1].regs_reg[1][19]_i_35/CO[3]
                         net (fo=1, routed)           0.000    58.777    datapath/divu/g_loop[1].regs_reg[1][19]_i_35_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.891 r  datapath/divu/g_loop[1].regs_reg[1][19]_i_15/CO[3]
                         net (fo=33, routed)          1.404    60.295    datapath/divu/CO[0]
    SLICE_X53Y37         LUT6 (Prop_lut6_I1_O)        0.124    60.419 r  datapath/divu/g_loop[1].regs[1][21]_i_16/O
                         net (fo=1, routed)           1.018    61.438    datapath/rf/g_loop[31].regs_reg[31][21]_0
    SLICE_X55Y37         LUT5 (Prop_lut5_I0_O)        0.124    61.562 r  datapath/rf/g_loop[1].regs[1][21]_i_6/O
                         net (fo=1, routed)           1.402    62.964    mem/g_loop[31].regs_reg[31][21]
    SLICE_X56Y23         LUT6 (Prop_lut6_I5_O)        0.124    63.088 r  mem/g_loop[1].regs[1][21]_i_1/O
                         net (fo=31, routed)          1.497    64.584    datapath/rf/g_loop[31].regs_reg[31][31]_2[20]
    SLICE_X60Y9          FDRE                                         r  datapath/rf/g_loop[10].regs_reg[10][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    79.505    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    72.067 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    73.758    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.849 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        1.551    75.401    datapath/rf/clock_processor
    SLICE_X60Y9          FDRE                                         r  datapath/rf/g_loop[10].regs_reg[10][21]/C
                         clock pessimism              0.577    75.977    
                         clock uncertainty           -0.101    75.876    
    SLICE_X60Y9          FDRE (Setup_fdre_C_D)       -0.101    75.775    datapath/rf/g_loop[10].regs_reg[10][21]
  -------------------------------------------------------------------
                         required time                         75.775    
                         arrival time                         -64.584    
  -------------------------------------------------------------------
                         slack                                 11.191    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mmcm/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mmcm/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -1.034ns
    Clock Pessimism Removal (CPR):    -0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.398    -1.324    mmcm/clk_proc_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.304 r  mmcm/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.034    mmcm/clk_proc_clk_wiz_0_en_clk
    SLICE_X47Y44         FDCE                                         r  mmcm/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.893 r  mmcm/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.837    mmcm/seq_reg1[0]
    SLICE_X47Y44         FDCE                                         r  mmcm/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.442    -1.836    mmcm/clk_proc_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.793 r  mmcm/clkout1_buf_en/O
                         net (fo=8, routed)           0.494    -1.299    mmcm/clk_proc_clk_wiz_0_en_clk
    SLICE_X47Y44         FDCE                                         r  mmcm/seq_reg1_reg[1]/C
                         clock pessimism              0.265    -1.034    
    SLICE_X47Y44         FDCE (Hold_fdce_C_D)         0.075    -0.959    mmcm/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.837    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_proc_clk_wiz_0
Waveform(ns):       { 0.000 38.462 }
Period(ns):         76.923
Sources:            { mmcm/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         76.923      74.768     BUFGCTRL_X0Y0    mmcm/clkout1_buf/I0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       76.923      136.437    MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         38.462      37.962     SLICE_X50Y13     datapath/rf/g_loop[13].regs_reg[13][6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         38.462      37.962     SLICE_X34Y28     datapath/current_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcm/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    mmcm/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mmcm/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_proc_clk_wiz_0
  To Clock:  clk_mem_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       20.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.607ns  (required time - arrival time)
  Source:                 datapath/pcCurrent_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_1_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.231ns  (clk_mem_clk_wiz_0 rise@19.231ns - clk_proc_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.456ns (12.656%)  route 3.147ns (87.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 17.751 - 19.231 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.855    -2.713    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -2.612 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        1.654    -0.958    datapath/clock_processor
    SLICE_X33Y19         FDRE                                         r  datapath/pcCurrent_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  datapath/pcCurrent_reg[11]/Q
                         net (fo=14, routed)          3.147     2.645    mem/Q[11]
    RAMB36_X3Y0          RAMB36E1                                     r  mem/mem_reg_1_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    20.651 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.812    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    14.375 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.691    16.066    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.157 r  mmcm/clkout2_buf/O
                         net (fo=768, routed)         1.594    17.751    mem/clock_mem
    RAMB36_X3Y0          RAMB36E1                                     r  mem/mem_reg_1_1/CLKBWRCLK
                         clock pessimism              0.288    18.039    
                         clock uncertainty           -0.221    17.818    
    RAMB36_X3Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    17.252    mem/mem_reg_1_1
  -------------------------------------------------------------------
                         required time                         17.252    
                         arrival time                          -2.645    
  -------------------------------------------------------------------
                         slack                                 14.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.165ns  (arrival time - required time)
  Source:                 datapath/rf/g_loop[4].regs_reg[4][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Destination:            mem/mem_reg_3_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Path Group:             clk_mem_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_mem_clk_wiz_0 fall@57.692ns - clk_proc_clk_wiz_0 rise@76.923ns)
  Data Path Delay:        1.684ns  (logic 0.413ns (24.519%)  route 1.271ns (75.481%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns = ( 56.889 - 57.692 ) 
    Source Clock Delay      (SCD):    -0.622ns = ( 76.301 - 76.923 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    77.181 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    77.621    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    75.201 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.518    75.719    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    75.745 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        0.557    76.301    datapath/rf/clock_processor
    SLICE_X53Y2          FDRE                                         r  datapath/rf/g_loop[4].regs_reg[4][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y2          FDRE (Prop_fdre_C_Q)         0.141    76.442 r  datapath/rf/g_loop[4].regs_reg[4][24]/Q
                         net (fo=2, routed)           0.290    76.732    datapath/rf/g_loop[4].regs_reg[4]_3[24]
    SLICE_X53Y7          LUT6 (Prop_lut6_I5_O)        0.045    76.777 r  datapath/rf/intermediate_divisor[24]_i_13/O
                         net (fo=1, routed)           0.000    76.777    datapath/rf/intermediate_divisor[24]_i_13_n_0
    SLICE_X53Y7          MUXF7 (Prop_muxf7_I1_O)      0.074    76.851 r  datapath/rf/intermediate_divisor_reg[24]_i_5/O
                         net (fo=1, routed)           0.192    77.043    datapath/rf/intermediate_divisor_reg[24]_i_5_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.108    77.151 r  datapath/rf/intermediate_divisor[24]_i_1/O
                         net (fo=83, routed)          0.372    77.523    mem/mem_reg_3_1_21[22]
    SLICE_X41Y16         LUT6 (Prop_lut6_I3_O)        0.045    77.568 r  mem/mem_reg_3_0_i_4/O
                         net (fo=1, routed)           0.418    77.986    mem/store_data_from_proc[24]
    RAMB36_X3Y3          RAMB36E1                                     r  mem/mem_reg_3_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_mem_clk_wiz_0 fall edge)
                                                     57.692    57.692 f  
    Y9                                                0.000    57.692 f  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    57.692    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    58.138 f  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    58.618    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    55.414 f  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.564    55.978    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    56.007 f  mmcm/clkout2_buf/O
                         net (fo=768, routed)         0.881    56.889    mem/clock_mem
    RAMB36_X3Y3          RAMB36E1                                     r  mem/mem_reg_3_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.556    57.445    
                         clock uncertainty            0.221    57.666    
    RAMB36_X3Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    57.821    mem/mem_reg_3_0
  -------------------------------------------------------------------
                         required time                        -57.821    
                         arrival time                          77.986    
  -------------------------------------------------------------------
                         slack                                 20.165    





---------------------------------------------------------------------------------------------------
From Clock:  clk_mem_clk_wiz_0
  To Clock:  clk_proc_clk_wiz_0

Setup :           65  Failing Endpoints,  Worst Slack       -5.490ns,  Total Violation     -258.962ns
Hold  :            0  Failing Endpoints,  Worst Slack       19.741ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.490ns  (required time - arrival time)
  Source:                 mem/mem_reg_2_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/div/intermediate_remainder_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            57.692ns  (clk_proc_clk_wiz_0 rise@76.923ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        62.644ns  (logic 21.242ns (33.909%)  route 41.402ns (66.091%))
  Logic Levels:           97  (CARRY4=60 LUT1=1 LUT2=1 LUT3=3 LUT4=2 LUT5=13 LUT6=16 MUXF7=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 75.395 - 76.923 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 18.384 - 19.231 ) 
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490    20.721 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.006    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    14.663 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.855    16.518    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    16.619 r  mmcm/clkout2_buf/O
                         net (fo=768, routed)         1.764    18.384    mem/clock_mem
    RAMB36_X3Y2          RAMB36E1                                     r  mem/mem_reg_2_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    20.838 r  mem/mem_reg_2_1/DOBDO[1]
                         net (fo=369, routed)         1.415    22.253    datapath/rf/insn_from_imem[14]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    22.377 f  datapath/rf/intermediate_divisor[2]_i_7/O
                         net (fo=1, routed)           0.000    22.377    datapath/rf/intermediate_divisor[2]_i_7_n_0
    SLICE_X50Y8          MUXF7 (Prop_muxf7_I1_O)      0.214    22.591 f  datapath/rf/intermediate_divisor_reg[2]_i_2/O
                         net (fo=2, routed)           1.182    23.772    datapath/rf/intermediate_divisor_reg[2]_i_2_n_0
    SLICE_X52Y12         LUT6 (Prop_lut6_I0_O)        0.297    24.069 f  datapath/rf/intermediate_divisor[2]_i_1/O
                         net (fo=53, routed)          0.918    24.988    datapath/rf/mem_reg_3_0_38[0]
    SLICE_X57Y13         LUT1 (Prop_lut1_I0_O)        0.124    25.112 r  datapath/rf/intermediate_divisor[4]_i_6__0/O
                         net (fo=1, routed)           0.000    25.112    datapath/rf/divu/g_loop[1].d1/p_0_in[2]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.662 r  datapath/rf/intermediate_divisor_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    25.662    datapath/rf/intermediate_divisor_reg[4]_i_2__0_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.776 r  datapath/rf/intermediate_divisor_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    25.776    datapath/rf/intermediate_divisor_reg[8]_i_2__0_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.890 r  datapath/rf/intermediate_divisor_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    25.890    datapath/rf/intermediate_divisor_reg[12]_i_2__0_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.004 r  datapath/rf/intermediate_divisor_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    26.004    datapath/rf/intermediate_divisor_reg[16]_i_2__0_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    26.338 f  datapath/rf/intermediate_divisor_reg[20]_i_2__0/O[1]
                         net (fo=1, routed)           0.446    26.784    datapath/rf/unsignedrs20[18]
    SLICE_X55Y17         LUT3 (Prop_lut3_I0_O)        0.303    27.087 f  datapath/rf/intermediate_divisor[18]_i_1__0/O
                         net (fo=49, routed)          0.977    28.064    datapath/rf/unsignedrs2[17]
    SLICE_X59Y19         LUT2 (Prop_lut2_I0_O)        0.124    28.188 r  datapath/rf/intermediate_quotient[15]_i_19__0/O
                         net (fo=1, routed)           0.000    28.188    datapath/rf/intermediate_quotient[15]_i_19__0_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.738 r  datapath/rf/intermediate_quotient_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    28.738    datapath/rf/intermediate_quotient_reg[15]_i_3_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.852 r  datapath/rf/intermediate_quotient_reg[15]_i_2/CO[3]
                         net (fo=231, routed)         1.228    30.080    datapath/rf/intermediate_quotient_reg[15]_i_2_n_0
    SLICE_X59Y15         LUT4 (Prop_lut4_I3_O)        0.124    30.204 f  datapath/rf/intermediate_quotient[14]_i_65/O
                         net (fo=2, routed)           0.430    30.634    datapath/rf/div/temp_remainder[1]_31[0]
    SLICE_X55Y15         LUT6 (Prop_lut6_I4_O)        0.124    30.758 r  datapath/rf/intermediate_quotient[14]_i_49/O
                         net (fo=1, routed)           0.344    31.102    datapath/rf/intermediate_quotient[14]_i_49_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    31.628 r  datapath/rf/intermediate_quotient_reg[14]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.628    datapath/rf/intermediate_quotient_reg[14]_i_24_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.742 r  datapath/rf/intermediate_quotient_reg[14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.742    datapath/rf/intermediate_quotient_reg[14]_i_12_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.856 r  datapath/rf/intermediate_quotient_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.856    datapath/rf/intermediate_quotient_reg[14]_i_3_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.970 r  datapath/rf/intermediate_quotient_reg[14]_i_2/CO[3]
                         net (fo=143, routed)         1.664    33.634    datapath/rf/intermediate_quotient_reg[14]_i_2_n_0
    SLICE_X61Y20         LUT5 (Prop_lut5_I0_O)        0.124    33.758 r  datapath/rf/intermediate_quotient[13]_i_101__0/O
                         net (fo=1, routed)           0.767    34.524    datapath/rf/intermediate_quotient[13]_i_101__0_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I5_O)        0.124    34.648 r  datapath/rf/intermediate_quotient[13]_i_44/O
                         net (fo=1, routed)           0.000    34.648    datapath/rf/intermediate_quotient[13]_i_44_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    35.180 r  datapath/rf/intermediate_quotient_reg[13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    35.180    datapath/rf/intermediate_quotient_reg[13]_i_12_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.294 r  datapath/rf/intermediate_quotient_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.294    datapath/rf/intermediate_quotient_reg[13]_i_3_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.408 r  datapath/rf/intermediate_quotient_reg[13]_i_2/CO[3]
                         net (fo=44, routed)          1.140    36.548    datapath/rf/intermediate_quotient_reg[13]_i_2_n_0
    SLICE_X63Y12         LUT5 (Prop_lut5_I4_O)        0.124    36.672 f  datapath/rf/intermediate_quotient[12]_i_90/O
                         net (fo=9, routed)           0.600    37.273    datapath/rf/div/temp_remainder[3]_35[0]
    SLICE_X65Y10         LUT6 (Prop_lut6_I4_O)        0.124    37.397 r  datapath/rf/intermediate_quotient[12]_i_55/O
                         net (fo=1, routed)           0.622    38.019    datapath/rf/intermediate_quotient[12]_i_55_n_0
    SLICE_X66Y10         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    38.569 r  datapath/rf/intermediate_quotient_reg[12]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.569    datapath/rf/intermediate_quotient_reg[12]_i_29_n_0
    SLICE_X66Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.686 r  datapath/rf/intermediate_quotient_reg[12]_i_12/CO[3]
                         net (fo=1, routed)           0.000    38.686    datapath/rf/intermediate_quotient_reg[12]_i_12_n_0
    SLICE_X66Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.803 r  datapath/rf/intermediate_quotient_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000    38.803    datapath/rf/intermediate_quotient_reg[12]_i_3_n_0
    SLICE_X66Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.920 r  datapath/rf/intermediate_quotient_reg[12]_i_2/CO[3]
                         net (fo=155, routed)         1.438    40.358    datapath/rf/intermediate_quotient_reg[12]_i_2_n_0
    SLICE_X67Y9          LUT3 (Prop_lut3_I2_O)        0.124    40.482 f  datapath/rf/intermediate_quotient[11]_i_70/O
                         net (fo=2, routed)           0.446    40.927    datapath/rf/div/temp_remainder[4]_37[8]
    SLICE_X67Y10         LUT6 (Prop_lut6_I4_O)        0.124    41.051 r  datapath/rf/intermediate_quotient[11]_i_33/O
                         net (fo=1, routed)           0.695    41.746    datapath/rf/intermediate_quotient[11]_i_33_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.272 r  datapath/rf/intermediate_quotient_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.272    datapath/rf/intermediate_quotient_reg[11]_i_12_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.386 r  datapath/rf/intermediate_quotient_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    42.386    datapath/rf/intermediate_quotient_reg[11]_i_3_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.500 r  datapath/rf/intermediate_quotient_reg[11]_i_2/CO[3]
                         net (fo=74, routed)          1.136    43.636    datapath/rf/intermediate_quotient_reg[11]_i_2_n_0
    SLICE_X67Y11         LUT5 (Prop_lut5_I4_O)        0.124    43.760 f  datapath/rf/intermediate_remainder[13]_i_21/O
                         net (fo=9, routed)           0.618    44.378    datapath/rf/div/temp_remainder[5]_39[2]
    SLICE_X66Y14         LUT6 (Prop_lut6_I4_O)        0.124    44.502 r  datapath/rf/intermediate_quotient[10]_i_54/O
                         net (fo=1, routed)           0.807    45.309    datapath/rf/intermediate_quotient[10]_i_54_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    45.816 r  datapath/rf/intermediate_quotient_reg[10]_i_29/CO[3]
                         net (fo=1, routed)           0.000    45.816    datapath/rf/intermediate_quotient_reg[10]_i_29_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.930 r  datapath/rf/intermediate_quotient_reg[10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    45.930    datapath/rf/intermediate_quotient_reg[10]_i_12_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.044 r  datapath/rf/intermediate_quotient_reg[10]_i_3/CO[3]
                         net (fo=1, routed)           0.000    46.044    datapath/rf/intermediate_quotient_reg[10]_i_3_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.158 r  datapath/rf/intermediate_quotient_reg[10]_i_2/CO[3]
                         net (fo=152, routed)         0.967    47.125    datapath/rf/intermediate_quotient_reg[10]_i_2_n_0
    SLICE_X68Y17         LUT5 (Prop_lut5_I4_O)        0.124    47.249 f  datapath/rf/intermediate_remainder[10]_i_14/O
                         net (fo=9, routed)           0.745    47.994    datapath/rf/div/temp_remainder[6]_41[0]
    SLICE_X70Y19         LUT6 (Prop_lut6_I4_O)        0.124    48.118 r  datapath/rf/intermediate_quotient[9]_i_59/O
                         net (fo=1, routed)           0.501    48.620    datapath/rf/intermediate_quotient[9]_i_59_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    49.170 r  datapath/rf/intermediate_quotient_reg[9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    49.170    datapath/rf/intermediate_quotient_reg[9]_i_29_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.287 r  datapath/rf/intermediate_quotient_reg[9]_i_12/CO[3]
                         net (fo=1, routed)           0.000    49.287    datapath/rf/intermediate_quotient_reg[9]_i_12_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.404 r  datapath/rf/intermediate_quotient_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    49.404    datapath/rf/intermediate_quotient_reg[9]_i_3_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.521 r  datapath/rf/intermediate_quotient_reg[9]_i_2/CO[3]
                         net (fo=78, routed)          1.463    50.983    datapath/rf/intermediate_quotient_reg[9]_i_2_n_0
    SLICE_X70Y10         LUT5 (Prop_lut5_I4_O)        0.124    51.107 r  datapath/rf/intermediate_remainder[20]_i_16/O
                         net (fo=8, routed)           0.902    52.010    datapath/rf/div/temp_remainder[7]_43[11]
    SLICE_X73Y14         LUT4 (Prop_lut4_I1_O)        0.124    52.134 r  datapath/rf/intermediate_quotient[8]_i_35/O
                         net (fo=1, routed)           0.000    52.134    datapath/rf/intermediate_quotient[8]_i_35_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    52.532 r  datapath/rf/intermediate_quotient_reg[8]_i_12/CO[3]
                         net (fo=1, routed)           0.000    52.532    datapath/rf/intermediate_quotient_reg[8]_i_12_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.646 r  datapath/rf/intermediate_quotient_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    52.646    datapath/rf/intermediate_quotient_reg[8]_i_3_n_0
    SLICE_X73Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.760 r  datapath/rf/intermediate_quotient_reg[8]_i_2/CO[3]
                         net (fo=149, routed)         1.065    53.825    datapath/rf/intermediate_quotient_reg[8]_i_2_n_0
    SLICE_X75Y13         LUT5 (Prop_lut5_I4_O)        0.124    53.949 f  datapath/rf/intermediate_remainder[10]_i_12/O
                         net (fo=9, routed)           0.430    54.379    datapath/rf/div/temp_remainder[8]_45[2]
    SLICE_X73Y12         LUT6 (Prop_lut6_I4_O)        0.124    54.503 r  datapath/rf/intermediate_quotient[7]_i_58/O
                         net (fo=1, routed)           0.754    55.257    datapath/rf/intermediate_quotient[7]_i_58_n_0
    SLICE_X72Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    55.764 r  datapath/rf/intermediate_quotient_reg[7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    55.764    datapath/rf/intermediate_quotient_reg[7]_i_29_n_0
    SLICE_X72Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.878 r  datapath/rf/intermediate_quotient_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    55.878    datapath/rf/intermediate_quotient_reg[7]_i_12_n_0
    SLICE_X72Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.992 r  datapath/rf/intermediate_quotient_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    55.992    datapath/rf/intermediate_quotient_reg[7]_i_3_n_0
    SLICE_X72Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.106 r  datapath/rf/intermediate_quotient_reg[7]_i_2/CO[3]
                         net (fo=82, routed)          1.090    57.196    datapath/rf/intermediate_quotient_reg[7]_i_2_n_0
    SLICE_X79Y17         LUT5 (Prop_lut5_I4_O)        0.124    57.320 f  datapath/rf/intermediate_remainder[7]_i_13/O
                         net (fo=9, routed)           0.638    57.958    datapath/rf/div/temp_remainder[9]_47[0]
    SLICE_X78Y15         LUT6 (Prop_lut6_I4_O)        0.124    58.082 r  datapath/rf/intermediate_quotient[6]_i_48/O
                         net (fo=1, routed)           0.538    58.620    datapath/rf/intermediate_quotient[6]_i_48_n_0
    SLICE_X76Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.146 r  datapath/rf/intermediate_quotient_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000    59.146    datapath/rf/intermediate_quotient_reg[6]_i_29_n_0
    SLICE_X76Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.260 r  datapath/rf/intermediate_quotient_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000    59.260    datapath/rf/intermediate_quotient_reg[6]_i_12_n_0
    SLICE_X76Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.374 r  datapath/rf/intermediate_quotient_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    59.374    datapath/rf/intermediate_quotient_reg[6]_i_3_n_0
    SLICE_X76Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.488 r  datapath/rf/intermediate_quotient_reg[6]_i_2/CO[3]
                         net (fo=146, routed)         1.057    60.546    datapath/rf/intermediate_quotient_reg[6]_i_2_n_0
    SLICE_X77Y21         LUT3 (Prop_lut3_I2_O)        0.124    60.670 f  datapath/rf/intermediate_quotient[5]_i_41/O
                         net (fo=2, routed)           0.575    61.245    datapath/rf/div/temp_remainder[10]_49[16]
    SLICE_X74Y22         LUT6 (Prop_lut6_I4_O)        0.124    61.369 r  datapath/rf/intermediate_quotient[5]_i_16/O
                         net (fo=1, routed)           0.620    61.989    datapath/rf/intermediate_quotient[5]_i_16_n_0
    SLICE_X73Y22         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    62.515 r  datapath/rf/intermediate_quotient_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    62.515    datapath/rf/intermediate_quotient_reg[5]_i_3_n_0
    SLICE_X73Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.629 r  datapath/rf/intermediate_quotient_reg[5]_i_2/CO[3]
                         net (fo=87, routed)          0.825    63.454    datapath/rf/intermediate_quotient_reg[5]_i_2_n_0
    SLICE_X70Y22         LUT5 (Prop_lut5_I4_O)        0.124    63.578 f  datapath/rf/intermediate_remainder[5]_i_5/O
                         net (fo=9, routed)           0.472    64.050    datapath/rf/div/temp_remainder[11]_51[0]
    SLICE_X70Y22         LUT6 (Prop_lut6_I4_O)        0.124    64.174 r  datapath/rf/intermediate_quotient[4]_i_43__0/O
                         net (fo=1, routed)           0.795    64.969    datapath/rf/intermediate_quotient[4]_i_43__0_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    65.495 r  datapath/rf/intermediate_quotient_reg[4]_i_26/CO[3]
                         net (fo=1, routed)           0.000    65.495    datapath/rf/intermediate_quotient_reg[4]_i_26_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.609 r  datapath/rf/intermediate_quotient_reg[4]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.609    datapath/rf/intermediate_quotient_reg[4]_i_12_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.723 r  datapath/rf/intermediate_quotient_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.723    datapath/rf/intermediate_quotient_reg[4]_i_3_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.837 r  datapath/rf/intermediate_quotient_reg[4]_i_2/CO[3]
                         net (fo=143, routed)         1.100    66.937    datapath/rf/intermediate_quotient_reg[4]_i_2_n_0
    SLICE_X62Y22         LUT5 (Prop_lut5_I4_O)        0.124    67.061 f  datapath/rf/intermediate_remainder[15]_i_5/O
                         net (fo=8, routed)           0.671    67.732    datapath/rf/div/temp_remainder[12]_53[11]
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.124    67.856 r  datapath/rf/intermediate_quotient[3]_i_28__0/O
                         net (fo=1, routed)           1.015    68.871    datapath/rf/intermediate_quotient[3]_i_28__0_n_0
    SLICE_X64Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    69.269 r  datapath/rf/intermediate_quotient_reg[3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    69.269    datapath/rf/intermediate_quotient_reg[3]_i_12_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.383 r  datapath/rf/intermediate_quotient_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    69.383    datapath/rf/intermediate_quotient_reg[3]_i_3_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.497 r  datapath/rf/intermediate_quotient_reg[3]_i_2/CO[3]
                         net (fo=92, routed)          0.985    70.482    datapath/rf/intermediate_quotient_reg[3]_i_2_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I4_O)        0.124    70.606 f  datapath/rf/intermediate_remainder[3]_i_4/O
                         net (fo=9, routed)           0.503    71.109    datapath/rf/div/temp_remainder[13]_55[0]
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124    71.233 r  datapath/rf/intermediate_quotient[2]_i_39/O
                         net (fo=1, routed)           0.681    71.913    datapath/rf/intermediate_quotient[2]_i_39_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    72.439 r  datapath/rf/intermediate_quotient_reg[2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    72.439    datapath/rf/intermediate_quotient_reg[2]_i_22_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.553 r  datapath/rf/intermediate_quotient_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000    72.553    datapath/rf/intermediate_quotient_reg[2]_i_12_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.667 r  datapath/rf/intermediate_quotient_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    72.667    datapath/rf/intermediate_quotient_reg[2]_i_3_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.781 r  datapath/rf/intermediate_quotient_reg[2]_i_2/CO[3]
                         net (fo=141, routed)         1.045    73.827    datapath/rf/intermediate_quotient_reg[2]_i_2_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.124    73.951 f  datapath/rf/intermediate_remainder[12]_i_2/O
                         net (fo=8, routed)           0.631    74.582    datapath/rf/div/temp_remainder[14]_57[10]
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124    74.706 r  datapath/rf/intermediate_remainder[30]_i_90__0/O
                         net (fo=1, routed)           0.568    75.274    datapath/rf/intermediate_remainder[30]_i_90__0_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    75.781 r  datapath/rf/intermediate_remainder_reg[30]_i_51/CO[3]
                         net (fo=1, routed)           0.000    75.781    datapath/rf/intermediate_remainder_reg[30]_i_51_n_0
    SLICE_X59Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.895 r  datapath/rf/intermediate_remainder_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    75.895    datapath/rf/intermediate_remainder_reg[30]_i_15_n_0
    SLICE_X59Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.009 r  datapath/rf/intermediate_remainder_reg[30]_i_4/CO[3]
                         net (fo=86, routed)          1.284    77.294    datapath/rf/intermediate_remainder_reg[30]_i_4_n_0
    SLICE_X69Y25         LUT5 (Prop_lut5_I4_O)        0.124    77.418 f  datapath/rf/intermediate_remainder[7]_i_2/O
                         net (fo=4, routed)           0.515    77.933    datapath/rf/div/temp_remainder[15]_59[6]
    SLICE_X72Y24         LUT6 (Prop_lut6_I4_O)        0.124    78.057 r  datapath/rf/intermediate_remainder[30]_i_125/O
                         net (fo=1, routed)           0.530    78.587    datapath/rf/intermediate_remainder[30]_i_125_n_0
    SLICE_X70Y24         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    78.972 r  datapath/rf/intermediate_remainder_reg[30]_i_100/CO[3]
                         net (fo=1, routed)           0.009    78.981    datapath/rf/intermediate_remainder_reg[30]_i_100_n_0
    SLICE_X70Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.095 r  datapath/rf/intermediate_remainder_reg[30]_i_64/CO[3]
                         net (fo=1, routed)           0.000    79.095    datapath/rf/intermediate_remainder_reg[30]_i_64_n_0
    SLICE_X70Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.209 r  datapath/rf/intermediate_remainder_reg[30]_i_27/CO[3]
                         net (fo=1, routed)           0.000    79.209    datapath/rf/intermediate_remainder_reg[30]_i_27_n_0
    SLICE_X70Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.323 r  datapath/rf/intermediate_remainder_reg[30]_i_6/CO[3]
                         net (fo=32, routed)          1.552    80.875    datapath/rf/intermediate_remainder_reg[30]_i_6_n_0
    SLICE_X70Y31         LUT5 (Prop_lut5_I4_O)        0.152    81.027 r  datapath/rf/intermediate_remainder[30]_i_1/O
                         net (fo=1, routed)           0.000    81.027    datapath/div/intermediate_remainder_reg[30]_0[30]
    SLICE_X70Y31         FDCE                                         r  datapath/div/intermediate_remainder_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                     76.923    76.923 r  
    Y9                                                0.000    76.923 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    76.923    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    78.343 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    79.505    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    72.067 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.691    73.758    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    73.849 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        1.545    75.395    datapath/div/clock_processor
    SLICE_X70Y31         FDCE                                         r  datapath/div/intermediate_remainder_reg[30]/C
                         clock pessimism              0.288    75.683    
                         clock uncertainty           -0.221    75.462    
    SLICE_X70Y31         FDCE (Setup_fdce_C_D)        0.075    75.537    datapath/div/intermediate_remainder_reg[30]
  -------------------------------------------------------------------
                         required time                         75.537    
                         arrival time                         -81.027    
  -------------------------------------------------------------------
                         slack                                 -5.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.741ns  (arrival time - required time)
  Source:                 mem/mem_reg_0_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_mem_clk_wiz_0  {rise@19.231ns fall@57.692ns period=76.923ns})
  Destination:            datapath/pcCurrent_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_proc_clk_wiz_0  {rise@0.000ns fall@38.462ns period=76.923ns})
  Path Group:             clk_proc_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -19.231ns  (clk_proc_clk_wiz_0 rise@0.000ns - clk_mem_clk_wiz_0 rise@19.231ns)
  Data Path Delay:        1.093ns  (logic 0.675ns (61.764%)  route 0.418ns (38.236%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.579ns = ( 18.652 - 19.231 ) 
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.189ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_mem_clk_wiz_0 rise edge)
                                                     19.231    19.231 r  
    Y9                                                0.000    19.231 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000    19.231    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258    19.489 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    19.929    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    17.509 r  mmcm/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.518    18.027    mmcm/clk_mem_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    18.053 r  mmcm/clkout2_buf/O
                         net (fo=768, routed)         0.599    18.652    mem/clock_mem
    RAMB36_X2Y3          RAMB36E1                                     r  mem/mem_reg_0_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585    19.237 r  mem/mem_reg_0_0/DOBDO[1]
                         net (fo=3, routed)           0.243    19.480    mem/insn_from_imem[1]
    SLICE_X33Y17         LUT6 (Prop_lut6_I1_O)        0.045    19.525 r  mem/pcCurrent[31]_i_3/O
                         net (fo=41, routed)          0.175    19.699    datapath/rf/pcCurrent_reg[21]_2
    SLICE_X35Y17         LUT6 (Prop_lut6_I3_O)        0.045    19.744 r  datapath/rf/pcCurrent[8]_i_1/O
                         net (fo=1, routed)           0.000    19.744    datapath/rf_n_453
    SLICE_X35Y17         FDRE                                         r  datapath/pcCurrent_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_proc_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLOCK_100MHz (IN)
                         net (fo=0)                   0.000     0.000    mmcm/CLOCK_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  mmcm/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    mmcm/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  mmcm/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.564    -1.714    mmcm/clk_proc_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.685 r  mmcm/clkout1_buf/O
                         net (fo=1215, routed)        0.820    -0.865    datapath/clock_processor
    SLICE_X35Y17         FDRE                                         r  datapath/pcCurrent_reg[8]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.221    -0.088    
    SLICE_X35Y17         FDRE (Hold_fdre_C_D)         0.092     0.004    datapath/pcCurrent_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.004    
                         arrival time                          19.744    
  -------------------------------------------------------------------
                         slack                                 19.741    





