<dec f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='131' type='13'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='158'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='167'/>
<use f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='743' c='_ZN4llvm6AMDGPU14getOperandSizeERKNS_13MCOperandInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='765' u='r' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_12MachineInstrEjRKNS_14MachineOperandE'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIDefines.h' l='130'>/// Operands with register or 32-bit immediate</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1548' c='_ZL17getOpFltSemanticsh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1835' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='1876' c='_ZNK12_GLOBAL__N_113AMDGPUOperand20addLiteralImmOperandERN4llvm6MCInstElb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUInstPrinter.cpp' l='598' c='_ZN4llvm17AMDGPUInstPrinter12printOperandEPKNS_6MCInstEjRKNS_15MCSubtargetInfoERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='231' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter14getLitEncodingERKN4llvm9MCOperandERKNS1_13MCOperandInfoERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3261' c='_ZNK4llvm11SIInstrInfo16isInlineConstantERKNS_14MachineOperandEh'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='3681' c='_ZNK4llvm11SIInstrInfo17verifyInstructionERKNS_12MachineInstrERNS_9StringRefE'/>
