Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot control_path_tb_behav xil_defaultlib.control_path_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 408 for port 'data_out' [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sources_1/new/control_path.v:79]
ERROR: [VRFC 10-1280] procedural assignment to a non-register current_reg_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:26]
ERROR: [VRFC 10-1280] procedural assignment to a non-register piso_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:28]
ERROR: [VRFC 10-1280] procedural assignment to a non-register current_reg_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sipo_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register piso_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sipo_empty is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sipo_overflow is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register sipo_empty is not permitted, left-hand side should be reg/integer/time/genvar [/home/bharath/Documents/required/projects/AStar-Accelarator/memory_manager/memory_manager.srcs/sim_1/new/control_path_tb.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
