INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/ALU_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/AND_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/AND_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND_str
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/FA_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_str
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/FS_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FS_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/NOT_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/NOT_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOT_str
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/OR_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/OR_str.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR_str
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/REG_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module REG_p
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/Verification.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_verification
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413_Lab5/EC413_Lab5.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/r/y/ryanbs/Desktop/EC413/lab5/Simulation/tb_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ALU
