<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sun Mar 23 22:00:49 2025" VIVADOVERSION="2024.1">

  <SYSTEMINFO ARCH="zynq" DEVICE="7z020" NAME="FPGA_SPI" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="bit_out" SIGIS="undef" SIGNAME="VHDL_SPI_MASTER_0_bit_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VHDL_SPI_MASTER_0" PORT="bit_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="VHDL_SPI_MASTER_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/VHDL_SPI_MASTER_0" HWVERSION="1.0" INSTANCE="VHDL_SPI_MASTER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="VHDL_SPI_MASTER" VLNV="xilinx.com:module_ref:VHDL_SPI_MASTER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="FPGA_SPI_VHDL_SPI_MASTER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="bit_out" SIGIS="undef" SIGNAME="VHDL_SPI_MASTER_0_bit_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="bit_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
