Return-Path: <linux-clk-owner@vger.kernel.org>
X-Original-To: lists+linux-clk@lfdr.de
Delivered-To: lists+linux-clk@lfdr.de
Received: from out1.vger.email (out1.vger.email [IPv6:2620:137:e000::1:20])
	by mail.lfdr.de (Postfix) with ESMTP id BCAA5642796
	for <lists+linux-clk@lfdr.de>; Mon,  5 Dec 2022 12:35:54 +0100 (CET)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S229982AbiLELfx (ORCPT <rfc822;lists+linux-clk@lfdr.de>);
        Mon, 5 Dec 2022 06:35:53 -0500
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49122 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S230437AbiLELft (ORCPT
        <rfc822;linux-clk@vger.kernel.org>); Mon, 5 Dec 2022 06:35:49 -0500
Received: from mail-ed1-x52f.google.com (mail-ed1-x52f.google.com [IPv6:2a00:1450:4864:20::52f])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2D6831A202
        for <linux-clk@vger.kernel.org>; Mon,  5 Dec 2022 03:35:45 -0800 (PST)
Received: by mail-ed1-x52f.google.com with SMTP id v8so15368421edi.3
        for <linux-clk@vger.kernel.org>; Mon, 05 Dec 2022 03:35:45 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject
         :user-agent:mime-version:date:message-id:from:to:cc:subject:date
         :message-id:reply-to;
        bh=yk479Ixt4yuc6A/6xWw7g4ZZj6YbW45QcH+zzoPV8q8=;
        b=faWQBa7qgAuQfuwqlcnp4SxL8o7dDXFg+6sTfqYROJhIBPFrO0F63O5/VmyzW2JKRc
         SvJeQxjnl5xSjgnpXn8b9Y6IIbuew9dKtxa1pBiNBSAA5/F8snx+K8Br01dBWr0UX0gG
         uULuhAZHlz49lkYFQzLoh+qw4W3UqUVZvPCzdH2dNhSXLfj13Zp8KeluoXBDznrtUeg1
         Sctbk0P0klbzlM024qzjxD8G7IFTIo1ktHgybGeu7L/dtKBhRJqqng21ybKhR9iZA8GC
         jKSmMUNthQF26/hZQ8oinHPmhjEB5pUgsiR0SWhh6dU00XpS3V7nwWE/kadhjJjcVPIW
         +Upw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=content-transfer-encoding:in-reply-to:from:references:cc:to:subject
         :user-agent:mime-version:date:message-id:x-gm-message-state:from:to
         :cc:subject:date:message-id:reply-to;
        bh=yk479Ixt4yuc6A/6xWw7g4ZZj6YbW45QcH+zzoPV8q8=;
        b=GYLEOR6fyCjnTAOfruGyZX1BcPeAhNn2k88QLgAqWN4r36J9S6gj2lMyu1/qucnTFX
         e8D1neg/Af2ZsyL2pzQChpKLigf2ZhXHcT4sjAFSqXyopxE09eEeZkJfz2MSYj6rQ3S6
         rXjKYU78lyOI9fcE//Xe3LuRjC5VDLwjL79CUvNM0rQtUMSG3Wf7Nyw3NMfDBB1IUwPi
         S/9mV3Vbf1aKk1nV3WyR8BzLJOFFwaMp/+wVXkwPVxJGwQwu5jauwBAA3TLOq0hMsrGx
         2DxzueS+R+J5Cm8bEw1pWDYtreVFcXuenlu5E+NWJOrEKEBd2NtHT9LAzRJojq1ckl6m
         EzoQ==
X-Gm-Message-State: ANoB5pnK3S8AiHRkyAD19YsiHybK1xJMOGPMMh1RRA5ID/fYnSWjz+J8
        su/ofSbWkjnf6dDiuu3A5P/1w7hh7yQsEi0/LR4=
X-Google-Smtp-Source: AA0mqf42gTuVWlAczj3zM0XbqffEJCtis+TZV1zL/6WU8qbA2MAT+Fdmxy6TZqxkGAEKfYQaGB9FzQ==
X-Received: by 2002:aa7:cd91:0:b0:469:2f36:fd with SMTP id x17-20020aa7cd91000000b004692f3600fdmr60379330edv.385.1670240143177;
        Mon, 05 Dec 2022 03:35:43 -0800 (PST)
Received: from [192.168.31.208] ([194.29.137.22])
        by smtp.gmail.com with ESMTPSA id q2-20020a17090676c200b00770812e2394sm6099288ejn.160.2022.12.05.03.35.41
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Mon, 05 Dec 2022 03:35:42 -0800 (PST)
Message-ID: <207006f0-4f3c-e86a-02ef-e67861f7c697@linaro.org>
Date:   Mon, 5 Dec 2022 12:35:42 +0100
MIME-Version: 1.0
User-Agent: Mozilla/5.0 (Macintosh; Intel Mac OS X 10.15; rv:102.0)
 Gecko/20100101 Thunderbird/102.5.0
Subject: Re: [PATCH 16/16] clk: qcom: smd-rpm: remove usage of platform name
To:     Dmitry Baryshkov <dmitry.baryshkov@linaro.org>,
        Andy Gross <agross@kernel.org>,
        Bjorn Andersson <andersson@kernel.org>,
        Stephen Boyd <sboyd@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Taniya Das <quic_tdas@quicinc.com>
Cc:     linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        Alex Elder <elder@linaro.org>
References: <20221203175808.859067-1-dmitry.baryshkov@linaro.org>
 <20221203175808.859067-17-dmitry.baryshkov@linaro.org>
From:   Konrad Dybcio <konrad.dybcio@linaro.org>
In-Reply-To: <20221203175808.859067-17-dmitry.baryshkov@linaro.org>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 7bit
X-Spam-Status: No, score=-2.4 required=5.0 tests=BAYES_00,DKIM_SIGNED,
        DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,NICE_REPLY_A,RCVD_IN_DNSWL_NONE,
        SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on
        lindbergh.monkeyblade.net
Precedence: bulk
List-ID: <linux-clk.vger.kernel.org>
X-Mailing-List: linux-clk@vger.kernel.org



On 03/12/2022 18:58, Dmitry Baryshkov wrote:
> Now that all clocks have individual names, remove the names of SoCs from
> the SMD RPM clock definitions. Replace it with the common clk_smd_rpm_ prefix.
> 
> Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
> ---
Reviewed-by: Konrad Dybcio <konrad.dybcio@linaro.org>

Konrad
>   drivers/clk/qcom/clk-smd-rpm.c | 1320 ++++++++++++++++----------------
>   1 file changed, 659 insertions(+), 661 deletions(-)
> 
> diff --git a/drivers/clk/qcom/clk-smd-rpm.c b/drivers/clk/qcom/clk-smd-rpm.c
> index b37e5d883a10..8698ad185eb1 100644
> --- a/drivers/clk/qcom/clk-smd-rpm.c
> +++ b/drivers/clk/qcom/clk-smd-rpm.c
> @@ -25,13 +25,13 @@
>   #define QCOM_RPM_SMD_KEY_STATE				0x54415453
>   #define QCOM_RPM_SCALING_ENABLE_ID			0x2
>   
> -#define __DEFINE_CLK_SMD_RPM(_platform, _prefix, _name, _active, type, r_id, key)      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_active;	      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_name = {	      \
> +#define __DEFINE_CLK_SMD_RPM(_prefix, _name, _active, type, r_id, key)	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_active;	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_name = {	      \
>   		.rpm_res_type = (type),					      \
>   		.rpm_clk_id = (r_id),					      \
>   		.rpm_key = (key),					      \
> -		.peer = &_platform##_##_prefix##_active,		      \
> +		.peer = &clk_smd_rpm_##_prefix##_active,		      \
>   		.rate = INT_MAX,					      \
>   		.hw.init = &(struct clk_init_data){			      \
>   			.ops = &clk_smd_rpm_ops,			      \
> @@ -43,12 +43,12 @@
>   			.num_parents = 1,				      \
>   		},							      \
>   	};								      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_active = {	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_active = {	      \
>   		.rpm_res_type = (type),					      \
>   		.rpm_clk_id = (r_id),					      \
>   		.active_only = true,					      \
>   		.rpm_key = (key),					      \
> -		.peer = &_platform##_##_prefix##_name,			      \
> +		.peer = &clk_smd_rpm_##_prefix##_name,			      \
>   		.rate = INT_MAX,					      \
>   		.hw.init = &(struct clk_init_data){			      \
>   			.ops = &clk_smd_rpm_ops,			      \
> @@ -61,15 +61,15 @@
>   		},							      \
>   	}
>   
> -#define __DEFINE_CLK_SMD_RPM_BRANCH(_platform, _prefix, _name, _active, type, r_id,    \
> +#define __DEFINE_CLK_SMD_RPM_BRANCH(_prefix, _name, _active, type, r_id,    \
>   				    r, key)				      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_active;	      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_name = {	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_active;	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_name = {	      \
>   		.rpm_res_type = (type),					      \
>   		.rpm_clk_id = (r_id),					      \
>   		.rpm_key = (key),					      \
>   		.branch = true,						      \
> -		.peer = &_platform##_##_prefix##_active,		      \
> +		.peer = &clk_smd_rpm_##_prefix##_active,		      \
>   		.rate = (r),						      \
>   		.hw.init = &(struct clk_init_data){			      \
>   			.ops = &clk_smd_rpm_branch_ops,			      \
> @@ -81,13 +81,13 @@
>   			.num_parents = 1,				      \
>   		},							      \
>   	};								      \
> -	static struct clk_smd_rpm _platform##_##_prefix##_active = {	      \
> +	static struct clk_smd_rpm clk_smd_rpm_##_prefix##_active = {	      \
>   		.rpm_res_type = (type),					      \
>   		.rpm_clk_id = (r_id),					      \
>   		.active_only = true,					      \
>   		.rpm_key = (key),					      \
>   		.branch = true,						      \
> -		.peer = &_platform##_##_prefix##_name,			      \
> +		.peer = &clk_smd_rpm_##_prefix##_name,			      \
>   		.rate = (r),						      \
>   		.hw.init = &(struct clk_init_data){			      \
>   			.ops = &clk_smd_rpm_branch_ops,			      \
> @@ -100,46 +100,44 @@
>   		},							      \
>   	}
>   
> -#define DEFINE_CLK_SMD_RPM(_platform, _name, type, r_id)		      \
> -		__DEFINE_CLK_SMD_RPM(_platform, , _name##_clk, _name##_a_clk, type, r_id,   \
> +#define DEFINE_CLK_SMD_RPM(_name, type, r_id)				      \
> +		__DEFINE_CLK_SMD_RPM(, _name##_clk, _name##_a_clk, type, r_id,   \
>   		QCOM_RPM_SMD_KEY_RATE)
>   
> -#define DEFINE_CLK_SMD_RPM_BUS(_platform, _name, r_id)			      \
> -		__DEFINE_CLK_SMD_RPM(_platform, bus_##r_id##_,		      \
> +#define DEFINE_CLK_SMD_RPM_BUS(_name, r_id)				      \
> +		__DEFINE_CLK_SMD_RPM(bus_##r_id##_,			      \
>   		_name##_clk, _name##_a_clk, QCOM_SMD_RPM_BUS_CLK, r_id,	      \
>   		QCOM_RPM_SMD_KEY_RATE)
>   
> -#define DEFINE_CLK_SMD_RPM_CLK_SRC(_platform, _name, type, r_id)	      \
> -		__DEFINE_CLK_SMD_RPM(_platform, , _name##_clk_src, _name##_a_clk_src, type, r_id,   \
> +#define DEFINE_CLK_SMD_RPM_CLK_SRC(_name, type, r_id)			      \
> +		__DEFINE_CLK_SMD_RPM(, _name##_clk_src, _name##_a_clk_src, type, r_id,   \
>   		QCOM_RPM_SMD_KEY_RATE)
>   
> -#define DEFINE_CLK_SMD_RPM_BRANCH(_platform, _name, type, r_id, r)	      \
> -		__DEFINE_CLK_SMD_RPM_BRANCH(_platform, branch_, _name##_clk, _name##_a_clk, type,  \
> +#define DEFINE_CLK_SMD_RPM_BRANCH(_name, type, r_id, r)			      \
> +		__DEFINE_CLK_SMD_RPM_BRANCH(branch_, _name##_clk, _name##_a_clk, type,  \
>   		r_id, r, QCOM_RPM_SMD_KEY_ENABLE)
>   
> -#define DEFINE_CLK_SMD_RPM_BRANCH_A(_platform, _name, type, r_id, r)	      \
> -		__DEFINE_CLK_SMD_RPM_BRANCH(_platform, branch_, _name, _name##_a, type,\
> +#define DEFINE_CLK_SMD_RPM_BRANCH_A(_name, type, r_id, r)		      \
> +		__DEFINE_CLK_SMD_RPM_BRANCH(branch_, _name, _name##_a, type,\
>   		r_id, r, QCOM_RPM_SMD_KEY_ENABLE)
>   
> -#define DEFINE_CLK_SMD_RPM_QDSS(_platform, _name, type, r_id)		      \
> -		__DEFINE_CLK_SMD_RPM(_platform, , _name##_clk, _name##_a_clk, type, r_id,   \
> +#define DEFINE_CLK_SMD_RPM_QDSS(_name, type, r_id)			      \
> +		__DEFINE_CLK_SMD_RPM(, _name##_clk, _name##_a_clk, type, r_id,   \
>   		QCOM_RPM_SMD_KEY_STATE)
>   
> -#define DEFINE_CLK_SMD_RPM_XO_BUFFER(_platform, _name, r_id, r)		      \
> -		__DEFINE_CLK_SMD_RPM_BRANCH(_platform, , _name, _name##_a,    \
> +#define DEFINE_CLK_SMD_RPM_XO_BUFFER(_name, r_id, r)			      \
> +		__DEFINE_CLK_SMD_RPM_BRANCH(, _name, _name##_a,		      \
>   		QCOM_SMD_RPM_CLK_BUF_A, r_id, r,			      \
>   		QCOM_RPM_KEY_SOFTWARE_ENABLE)
>   
> -#define DEFINE_CLK_SMD_RPM_XO_BUFFER_PREFIX(_platform, _prefix, _name, r_id, r)	      \
> -		__DEFINE_CLK_SMD_RPM_BRANCH(_platform, _prefix, _name, _name##_a,    \
> +#define DEFINE_CLK_SMD_RPM_XO_BUFFER_PREFIX(_prefix, _name, r_id, r)	      \
> +		__DEFINE_CLK_SMD_RPM_BRANCH(_prefix, _name, _name##_a,	      \
>   		QCOM_SMD_RPM_CLK_BUF_A, r_id, r,			      \
>   		QCOM_RPM_KEY_SOFTWARE_ENABLE)
>   
> -#define DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(_platform, _name,		      \
> -					     r_id, r)			      \
> -		DEFINE_CLK_SMD_RPM_XO_BUFFER(_platform, _name,		      \
> -					     r_id, r);			      \
> -		__DEFINE_CLK_SMD_RPM_BRANCH(_platform, , _name##_pin,	      \
> +#define DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(_name, r_id, r)		      \
> +		DEFINE_CLK_SMD_RPM_XO_BUFFER(_name, r_id, r);		      \
> +		__DEFINE_CLK_SMD_RPM_BRANCH(, _name##_pin,		      \
>   		_name##_a##_pin,					      \
>   		QCOM_SMD_RPM_CLK_BUF_A, r_id, r,			      \
>   		QCOM_RPM_KEY_PIN_CTRL_CLK_BUFFER_ENABLE_KEY)
> @@ -428,102 +426,102 @@ static const struct clk_ops clk_smd_rpm_branch_ops = {
>   	.recalc_rate	= clk_smd_rpm_recalc_rate,
>   };
>   
> -DEFINE_CLK_SMD_RPM_BRANCH_A(sdm660, bi_tcxo, QCOM_SMD_RPM_MISC_CLK, 0, 19200000);
> -DEFINE_CLK_SMD_RPM_BRANCH(sm6125, qdss, QCOM_SMD_RPM_MISC_CLK, 1, 19200000);
> -DEFINE_CLK_SMD_RPM_QDSS(msm8916, qdss, QCOM_SMD_RPM_MISC_CLK, 1);
> -DEFINE_CLK_SMD_RPM_BRANCH_A(sm6375, bimc_freq_log, QCOM_SMD_RPM_MISC_CLK, 4, 1);
> +DEFINE_CLK_SMD_RPM_BRANCH_A(bi_tcxo, QCOM_SMD_RPM_MISC_CLK, 0, 19200000);
> +DEFINE_CLK_SMD_RPM_BRANCH(qdss, QCOM_SMD_RPM_MISC_CLK, 1, 19200000);
> +DEFINE_CLK_SMD_RPM_QDSS(qdss, QCOM_SMD_RPM_MISC_CLK, 1);
> +DEFINE_CLK_SMD_RPM_BRANCH_A(bimc_freq_log, QCOM_SMD_RPM_MISC_CLK, 4, 1);
>   
> -DEFINE_CLK_SMD_RPM_BRANCH(msm8992, mss_cfg_ahb, QCOM_SMD_RPM_MCFG_CLK, 0, 19200000);
> +DEFINE_CLK_SMD_RPM_BRANCH(mss_cfg_ahb, QCOM_SMD_RPM_MCFG_CLK, 0, 19200000);
>   
> -DEFINE_CLK_SMD_RPM_BRANCH(msm8996, aggre1_noc, QCOM_SMD_RPM_AGGR_CLK, 1, 1000);
> -DEFINE_CLK_SMD_RPM_BRANCH(msm8996, aggre2_noc, QCOM_SMD_RPM_AGGR_CLK, 2, 1000);
> -DEFINE_CLK_SMD_RPM(msm8998, aggre1_noc, QCOM_SMD_RPM_AGGR_CLK, 1);
> -DEFINE_CLK_SMD_RPM(msm8998, aggre2_noc, QCOM_SMD_RPM_AGGR_CLK, 2);
> +DEFINE_CLK_SMD_RPM_BRANCH(aggre1_noc, QCOM_SMD_RPM_AGGR_CLK, 1, 1000);
> +DEFINE_CLK_SMD_RPM_BRANCH(aggre2_noc, QCOM_SMD_RPM_AGGR_CLK, 2, 1000);
> +DEFINE_CLK_SMD_RPM(aggre1_noc, QCOM_SMD_RPM_AGGR_CLK, 1);
> +DEFINE_CLK_SMD_RPM(aggre2_noc, QCOM_SMD_RPM_AGGR_CLK, 2);
>   
> -DEFINE_CLK_SMD_RPM_BUS(msm8916, pcnoc, 0);
> -DEFINE_CLK_SMD_RPM_BUS(msm8916, snoc, 1);
> -DEFINE_CLK_SMD_RPM_BUS(msm8936, sysmmnoc, 2);
> -DEFINE_CLK_SMD_RPM_BUS(msm8974, cnoc, 2);
> -DEFINE_CLK_SMD_RPM_BUS(msm8974, mmssnoc_ahb, 3);
> -DEFINE_CLK_SMD_RPM_BUS(sm6125, snoc_periph, 0);
> -DEFINE_CLK_SMD_RPM_BUS(sm6125, cnoc, 1);
> -DEFINE_CLK_SMD_RPM_BUS(sm6125, snoc, 2);
> -DEFINE_CLK_SMD_RPM_BUS(sm6125, snoc_lpass, 5);
> +DEFINE_CLK_SMD_RPM_BUS(pcnoc, 0);
> +DEFINE_CLK_SMD_RPM_BUS(snoc, 1);
> +DEFINE_CLK_SMD_RPM_BUS(sysmmnoc, 2);
> +DEFINE_CLK_SMD_RPM_BUS(cnoc, 2);
> +DEFINE_CLK_SMD_RPM_BUS(mmssnoc_ahb, 3);
> +DEFINE_CLK_SMD_RPM_BUS(snoc_periph, 0);
> +DEFINE_CLK_SMD_RPM_BUS(cnoc, 1);
> +DEFINE_CLK_SMD_RPM_BUS(snoc, 2);
> +DEFINE_CLK_SMD_RPM_BUS(snoc_lpass, 5);
>   
> -DEFINE_CLK_SMD_RPM(msm8916, bimc, QCOM_SMD_RPM_MEM_CLK, 0);
> -DEFINE_CLK_SMD_RPM(qcm2290, cpuss_gnoc, QCOM_SMD_RPM_MEM_CLK, 1);
> -DEFINE_CLK_SMD_RPM_CLK_SRC(msm8974, gfx3d, QCOM_SMD_RPM_MEM_CLK, 1);
> -DEFINE_CLK_SMD_RPM(msm8974, ocmemgx, QCOM_SMD_RPM_MEM_CLK, 2);
> -DEFINE_CLK_SMD_RPM(qcs404, bimc_gpu, QCOM_SMD_RPM_MEM_CLK, 2);
> +DEFINE_CLK_SMD_RPM(bimc, QCOM_SMD_RPM_MEM_CLK, 0);
> +DEFINE_CLK_SMD_RPM(cpuss_gnoc, QCOM_SMD_RPM_MEM_CLK, 1);
> +DEFINE_CLK_SMD_RPM_CLK_SRC(gfx3d, QCOM_SMD_RPM_MEM_CLK, 1);
> +DEFINE_CLK_SMD_RPM(ocmemgx, QCOM_SMD_RPM_MEM_CLK, 2);
> +DEFINE_CLK_SMD_RPM(bimc_gpu, QCOM_SMD_RPM_MEM_CLK, 2);
>   
> -DEFINE_CLK_SMD_RPM(msm8992, ce1, QCOM_SMD_RPM_CE_CLK, 0);
> -DEFINE_CLK_SMD_RPM(msm8992, ce2, QCOM_SMD_RPM_CE_CLK, 1);
> -DEFINE_CLK_SMD_RPM(msm8994, ce3, QCOM_SMD_RPM_CE_CLK, 2);
> +DEFINE_CLK_SMD_RPM(ce1, QCOM_SMD_RPM_CE_CLK, 0);
> +DEFINE_CLK_SMD_RPM(ce2, QCOM_SMD_RPM_CE_CLK, 1);
> +DEFINE_CLK_SMD_RPM(ce3, QCOM_SMD_RPM_CE_CLK, 2);
>   
> -DEFINE_CLK_SMD_RPM(msm8976, ipa, QCOM_SMD_RPM_IPA_CLK, 0);
> +DEFINE_CLK_SMD_RPM(ipa, QCOM_SMD_RPM_IPA_CLK, 0);
>   
> -DEFINE_CLK_SMD_RPM(qcm2290, hwkm, QCOM_SMD_RPM_HWKM_CLK, 0);
> +DEFINE_CLK_SMD_RPM(hwkm, QCOM_SMD_RPM_HWKM_CLK, 0);
>   
> -DEFINE_CLK_SMD_RPM(msm8996, mmssnoc_axi_rpm, QCOM_SMD_RPM_MMAXI_CLK, 0);
> -DEFINE_CLK_SMD_RPM(sm6125, mmnrt, QCOM_SMD_RPM_MMAXI_CLK, 0);
> -DEFINE_CLK_SMD_RPM(sm6125, mmrt, QCOM_SMD_RPM_MMAXI_CLK, 1);
> +DEFINE_CLK_SMD_RPM(mmssnoc_axi_rpm, QCOM_SMD_RPM_MMAXI_CLK, 0);
> +DEFINE_CLK_SMD_RPM(mmnrt, QCOM_SMD_RPM_MMAXI_CLK, 0);
> +DEFINE_CLK_SMD_RPM(mmrt, QCOM_SMD_RPM_MMAXI_CLK, 1);
>   
> -DEFINE_CLK_SMD_RPM(qcm2290, pka, QCOM_SMD_RPM_PKA_CLK, 0);
> +DEFINE_CLK_SMD_RPM(pka, QCOM_SMD_RPM_PKA_CLK, 0);
>   
> -DEFINE_CLK_SMD_RPM(qcs404, qpic, QCOM_SMD_RPM_QPIC_CLK, 0);
> +DEFINE_CLK_SMD_RPM(qpic, QCOM_SMD_RPM_QPIC_CLK, 0);
>   
> -DEFINE_CLK_SMD_RPM(sm6125, qup, QCOM_SMD_RPM_QUP_CLK, 0);
> +DEFINE_CLK_SMD_RPM(qup, QCOM_SMD_RPM_QUP_CLK, 0);
>   
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, bb_clk1, 1, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, bb_clk2, 2, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, ln_bb_clk1, 1, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, ln_bb_clk2, 2, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, ln_bb_clk3, 3, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, rf_clk1, 4, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8916, rf_clk2, 5, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8998, rf_clk3, 6, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(qcs404, ln_bb_clk, 8, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(bb_clk1, 1, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(bb_clk2, 2, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk1, 1, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk2, 2, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk3, 3, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(rf_clk1, 4, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(rf_clk2, 5, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(rf_clk3, 6, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(ln_bb_clk, 8, 19200000);
>   
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PREFIX(qcm2290, 38m4_, rf_clk3, 6, 38400000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PREFIX(38m4_, rf_clk3, 6, 38400000);
>   
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_d0, 1, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_d1, 2, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a0, 4, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a1, 5, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(msm8974, cxo_a2, 6, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(cxo_d0, 1, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(cxo_d1, 2, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(cxo_a0, 4, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(cxo_a1, 5, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER_PINCTRL(cxo_a2, 6, 19200000);
>   
> -DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, diff_clk, 7, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, div_clk1, 11, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8974, div_clk2, 12, 19200000);
> -DEFINE_CLK_SMD_RPM_XO_BUFFER(msm8992, div_clk3, 13, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER(diff_clk, 7, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER(div_clk1, 11, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER(div_clk2, 12, 19200000);
> +DEFINE_CLK_SMD_RPM_XO_BUFFER(div_clk3, 13, 19200000);
>   
>   static struct clk_smd_rpm *msm8909_clks[] = {
> -	[RPM_SMD_PCNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK]		= &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK]		= &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_QPIC_CLK]		= &qcs404_qpic_clk,
> -	[RPM_SMD_QPIC_CLK_A]		= &qcs404_qpic_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1]		= &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A]		= &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2]		= &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A]		= &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK1]		= &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A]		= &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2]		= &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A]		= &msm8916_rf_clk2_a,
> -	[RPM_SMD_BB_CLK1_PIN]		= &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN]		= &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN]		= &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN]		= &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_RF_CLK1_PIN]		= &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN]		= &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN]		= &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN]		= &msm8916_rf_clk2_a_pin,
> +	[RPM_SMD_PCNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK]		= &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK]		= &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QPIC_CLK]		= &clk_smd_rpm_qpic_clk,
> +	[RPM_SMD_QPIC_CLK_A]		= &clk_smd_rpm_qpic_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1]		= &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A]		= &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2]		= &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A]		= &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK1]		= &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A]		= &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2]		= &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A]		= &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_BB_CLK1_PIN]		= &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN]		= &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN]		= &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN]		= &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_RF_CLK1_PIN]		= &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN]		= &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN]		= &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN]		= &clk_smd_rpm_rf_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8909 = {
> @@ -532,30 +530,30 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8909 = {
>   };
>   
>   static struct clk_smd_rpm *msm8916_clks[] = {
> -	[RPM_SMD_PCNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK]		= &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK]		= &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1]		= &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A]		= &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2]		= &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A]		= &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK1]		= &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A]		= &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2]		= &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A]		= &msm8916_rf_clk2_a,
> -	[RPM_SMD_BB_CLK1_PIN]		= &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN]		= &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN]		= &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN]		= &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_RF_CLK1_PIN]		= &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN]		= &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN]		= &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN]		= &msm8916_rf_clk2_a_pin,
> +	[RPM_SMD_PCNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK]		= &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK]		= &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1]		= &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A]		= &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2]		= &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A]		= &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK1]		= &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A]		= &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2]		= &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A]		= &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_BB_CLK1_PIN]		= &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN]		= &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN]		= &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN]		= &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_RF_CLK1_PIN]		= &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN]		= &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN]		= &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN]		= &clk_smd_rpm_rf_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8916 = {
> @@ -564,32 +562,32 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8916 = {
>   };
>   
>   static struct clk_smd_rpm *msm8936_clks[] = {
> -	[RPM_SMD_PCNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK]		= &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK]		= &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_SYSMMNOC_CLK]		= &msm8936_bus_2_sysmmnoc_clk,
> -	[RPM_SMD_SYSMMNOC_A_CLK]	= &msm8936_bus_2_sysmmnoc_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1]		= &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A]		= &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2]		= &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A]		= &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK1]		= &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A]		= &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2]		= &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A]		= &msm8916_rf_clk2_a,
> -	[RPM_SMD_BB_CLK1_PIN]		= &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN]		= &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN]		= &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN]		= &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_RF_CLK1_PIN]		= &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN]		= &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN]		= &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN]		= &msm8916_rf_clk2_a_pin,
> +	[RPM_SMD_PCNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK]		= &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK]		= &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_SYSMMNOC_CLK]		= &clk_smd_rpm_bus_2_sysmmnoc_clk,
> +	[RPM_SMD_SYSMMNOC_A_CLK]	= &clk_smd_rpm_bus_2_sysmmnoc_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1]		= &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A]		= &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2]		= &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A]		= &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK1]		= &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A]		= &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2]		= &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A]		= &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_BB_CLK1_PIN]		= &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN]		= &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN]		= &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN]		= &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_RF_CLK1_PIN]		= &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN]		= &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN]		= &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN]		= &clk_smd_rpm_rf_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8936 = {
> @@ -598,48 +596,48 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8936 = {
>   };
>   
>   static struct clk_smd_rpm *msm8974_clks[] = {
> -	[RPM_SMD_PNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK]		= &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK]		= &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_CNOC_CLK]		= &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK]		= &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_MMSSNOC_AHB_CLK]	= &msm8974_bus_3_mmssnoc_ahb_clk,
> -	[RPM_SMD_MMSSNOC_AHB_A_CLK]	= &msm8974_bus_3_mmssnoc_ahb_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_GFX3D_CLK_SRC]		= &msm8974_gfx3d_clk_src,
> -	[RPM_SMD_GFX3D_A_CLK_SRC]	= &msm8974_gfx3d_a_clk_src,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_OCMEMGX_CLK]		= &msm8974_ocmemgx_clk,
> -	[RPM_SMD_OCMEMGX_A_CLK]		= &msm8974_ocmemgx_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_CXO_D0]		= &msm8974_cxo_d0,
> -	[RPM_SMD_CXO_D0_A]		= &msm8974_cxo_d0_a,
> -	[RPM_SMD_CXO_D1]		= &msm8974_cxo_d1,
> -	[RPM_SMD_CXO_D1_A]		= &msm8974_cxo_d1_a,
> -	[RPM_SMD_CXO_A0]		= &msm8974_cxo_a0,
> -	[RPM_SMD_CXO_A0_A]		= &msm8974_cxo_a0_a,
> -	[RPM_SMD_CXO_A1]		= &msm8974_cxo_a1,
> -	[RPM_SMD_CXO_A1_A]		= &msm8974_cxo_a1_a,
> -	[RPM_SMD_CXO_A2]		= &msm8974_cxo_a2,
> -	[RPM_SMD_CXO_A2_A]		= &msm8974_cxo_a2_a,
> -	[RPM_SMD_DIFF_CLK]		= &msm8974_diff_clk,
> -	[RPM_SMD_DIFF_A_CLK]		= &msm8974_diff_clk_a,
> -	[RPM_SMD_DIV_CLK1]		= &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1]		= &msm8974_div_clk1_a,
> -	[RPM_SMD_DIV_CLK2]		= &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2]		= &msm8974_div_clk2_a,
> -	[RPM_SMD_CXO_D0_PIN]		= &msm8974_cxo_d0_pin,
> -	[RPM_SMD_CXO_D0_A_PIN]		= &msm8974_cxo_d0_a_pin,
> -	[RPM_SMD_CXO_D1_PIN]		= &msm8974_cxo_d1_pin,
> -	[RPM_SMD_CXO_D1_A_PIN]		= &msm8974_cxo_d1_a_pin,
> -	[RPM_SMD_CXO_A0_PIN]		= &msm8974_cxo_a0_pin,
> -	[RPM_SMD_CXO_A0_A_PIN]		= &msm8974_cxo_a0_a_pin,
> -	[RPM_SMD_CXO_A1_PIN]		= &msm8974_cxo_a1_pin,
> -	[RPM_SMD_CXO_A1_A_PIN]		= &msm8974_cxo_a1_a_pin,
> -	[RPM_SMD_CXO_A2_PIN]		= &msm8974_cxo_a2_pin,
> -	[RPM_SMD_CXO_A2_A_PIN]		= &msm8974_cxo_a2_a_pin,
> +	[RPM_SMD_PNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK]		= &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK]		= &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_CNOC_CLK]		= &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK]		= &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_MMSSNOC_AHB_CLK]	= &clk_smd_rpm_bus_3_mmssnoc_ahb_clk,
> +	[RPM_SMD_MMSSNOC_AHB_A_CLK]	= &clk_smd_rpm_bus_3_mmssnoc_ahb_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_GFX3D_CLK_SRC]		= &clk_smd_rpm_gfx3d_clk_src,
> +	[RPM_SMD_GFX3D_A_CLK_SRC]	= &clk_smd_rpm_gfx3d_a_clk_src,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_OCMEMGX_CLK]		= &clk_smd_rpm_ocmemgx_clk,
> +	[RPM_SMD_OCMEMGX_A_CLK]		= &clk_smd_rpm_ocmemgx_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_CXO_D0]		= &clk_smd_rpm_cxo_d0,
> +	[RPM_SMD_CXO_D0_A]		= &clk_smd_rpm_cxo_d0_a,
> +	[RPM_SMD_CXO_D1]		= &clk_smd_rpm_cxo_d1,
> +	[RPM_SMD_CXO_D1_A]		= &clk_smd_rpm_cxo_d1_a,
> +	[RPM_SMD_CXO_A0]		= &clk_smd_rpm_cxo_a0,
> +	[RPM_SMD_CXO_A0_A]		= &clk_smd_rpm_cxo_a0_a,
> +	[RPM_SMD_CXO_A1]		= &clk_smd_rpm_cxo_a1,
> +	[RPM_SMD_CXO_A1_A]		= &clk_smd_rpm_cxo_a1_a,
> +	[RPM_SMD_CXO_A2]		= &clk_smd_rpm_cxo_a2,
> +	[RPM_SMD_CXO_A2_A]		= &clk_smd_rpm_cxo_a2_a,
> +	[RPM_SMD_DIFF_CLK]		= &clk_smd_rpm_diff_clk,
> +	[RPM_SMD_DIFF_A_CLK]		= &clk_smd_rpm_diff_clk_a,
> +	[RPM_SMD_DIV_CLK1]		= &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1]		= &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_DIV_CLK2]		= &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2]		= &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_CXO_D0_PIN]		= &clk_smd_rpm_cxo_d0_pin,
> +	[RPM_SMD_CXO_D0_A_PIN]		= &clk_smd_rpm_cxo_d0_a_pin,
> +	[RPM_SMD_CXO_D1_PIN]		= &clk_smd_rpm_cxo_d1_pin,
> +	[RPM_SMD_CXO_D1_A_PIN]		= &clk_smd_rpm_cxo_d1_a_pin,
> +	[RPM_SMD_CXO_A0_PIN]		= &clk_smd_rpm_cxo_a0_pin,
> +	[RPM_SMD_CXO_A0_A_PIN]		= &clk_smd_rpm_cxo_a0_a_pin,
> +	[RPM_SMD_CXO_A1_PIN]		= &clk_smd_rpm_cxo_a1_pin,
> +	[RPM_SMD_CXO_A1_A_PIN]		= &clk_smd_rpm_cxo_a1_a_pin,
> +	[RPM_SMD_CXO_A2_PIN]		= &clk_smd_rpm_cxo_a2_pin,
> +	[RPM_SMD_CXO_A2_A_PIN]		= &clk_smd_rpm_cxo_a2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8974 = {
> @@ -648,32 +646,32 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8974 = {
>   };
>   
>   static struct clk_smd_rpm *msm8976_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_PCNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_SYSMMNOC_CLK]	= &msm8936_bus_2_sysmmnoc_clk,
> -	[RPM_SMD_SYSMMNOC_A_CLK] = &msm8936_bus_2_sysmmnoc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1] = &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A] = &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2] = &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A] = &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_BB_CLK1_PIN] = &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN] = &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN] = &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN] = &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2] = &msm8974_div_clk2_a,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_PCNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_SYSMMNOC_CLK]	= &clk_smd_rpm_bus_2_sysmmnoc_clk,
> +	[RPM_SMD_SYSMMNOC_A_CLK] = &clk_smd_rpm_bus_2_sysmmnoc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1] = &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A] = &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2] = &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A] = &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_BB_CLK1_PIN] = &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN] = &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN] = &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN] = &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_DIV_CLK2] = &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2] = &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8976 = {
> @@ -682,56 +680,56 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8976 = {
>   };
>   
>   static struct clk_smd_rpm *msm8992_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_PNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_OCMEMGX_CLK] = &msm8974_ocmemgx_clk,
> -	[RPM_SMD_OCMEMGX_A_CLK] = &msm8974_ocmemgx_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_GFX3D_CLK_SRC] = &msm8974_gfx3d_clk_src,
> -	[RPM_SMD_GFX3D_A_CLK_SRC] = &msm8974_gfx3d_a_clk_src,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BB_CLK1] = &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A] = &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK1_PIN] = &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN] = &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2] = &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A] = &msm8916_bb_clk2_a,
> -	[RPM_SMD_BB_CLK2_PIN] = &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN] = &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1] = &msm8974_div_clk1_a,
> -	[RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2] = &msm8974_div_clk2_a,
> -	[RPM_SMD_DIV_CLK3] = &msm8992_div_clk3,
> -	[RPM_SMD_DIV_A_CLK3] = &msm8992_div_clk3_a,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_LN_BB_CLK] = &qcs404_ln_bb_clk,
> -	[RPM_SMD_LN_BB_A_CLK] = &qcs404_ln_bb_clk_a,
> -	[RPM_SMD_MMSSNOC_AHB_CLK] = &msm8974_bus_3_mmssnoc_ahb_clk,
> -	[RPM_SMD_MMSSNOC_AHB_A_CLK] = &msm8974_bus_3_mmssnoc_ahb_a_clk,
> -	[RPM_SMD_MSS_CFG_AHB_CLK] = &msm8992_branch_mss_cfg_ahb_clk,
> -	[RPM_SMD_MSS_CFG_AHB_A_CLK] = &msm8992_branch_mss_cfg_ahb_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_CE2_CLK] = &msm8992_ce2_clk,
> -	[RPM_SMD_CE2_A_CLK] = &msm8992_ce2_a_clk,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_PNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_OCMEMGX_CLK] = &clk_smd_rpm_ocmemgx_clk,
> +	[RPM_SMD_OCMEMGX_A_CLK] = &clk_smd_rpm_ocmemgx_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_GFX3D_CLK_SRC] = &clk_smd_rpm_gfx3d_clk_src,
> +	[RPM_SMD_GFX3D_A_CLK_SRC] = &clk_smd_rpm_gfx3d_a_clk_src,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BB_CLK1] = &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A] = &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK1_PIN] = &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN] = &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2] = &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A] = &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_BB_CLK2_PIN] = &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN] = &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_DIV_CLK1] = &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1] = &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_DIV_CLK2] = &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2] = &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_DIV_CLK3] = &clk_smd_rpm_div_clk3,
> +	[RPM_SMD_DIV_A_CLK3] = &clk_smd_rpm_div_clk3_a,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_LN_BB_CLK] = &clk_smd_rpm_ln_bb_clk,
> +	[RPM_SMD_LN_BB_A_CLK] = &clk_smd_rpm_ln_bb_clk_a,
> +	[RPM_SMD_MMSSNOC_AHB_CLK] = &clk_smd_rpm_bus_3_mmssnoc_ahb_clk,
> +	[RPM_SMD_MMSSNOC_AHB_A_CLK] = &clk_smd_rpm_bus_3_mmssnoc_ahb_a_clk,
> +	[RPM_SMD_MSS_CFG_AHB_CLK] = &clk_smd_rpm_branch_mss_cfg_ahb_clk,
> +	[RPM_SMD_MSS_CFG_AHB_A_CLK] = &clk_smd_rpm_branch_mss_cfg_ahb_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN] = &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN] = &clk_smd_rpm_rf_clk2_a_pin,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_CE2_CLK] = &clk_smd_rpm_ce2_clk,
> +	[RPM_SMD_CE2_A_CLK] = &clk_smd_rpm_ce2_a_clk,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8992 = {
> @@ -740,58 +738,58 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8992 = {
>   };
>   
>   static struct clk_smd_rpm *msm8994_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_PNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_OCMEMGX_CLK] = &msm8974_ocmemgx_clk,
> -	[RPM_SMD_OCMEMGX_A_CLK] = &msm8974_ocmemgx_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_GFX3D_CLK_SRC] = &msm8974_gfx3d_clk_src,
> -	[RPM_SMD_GFX3D_A_CLK_SRC] = &msm8974_gfx3d_a_clk_src,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BB_CLK1] = &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A] = &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK1_PIN] = &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN] = &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2] = &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A] = &msm8916_bb_clk2_a,
> -	[RPM_SMD_BB_CLK2_PIN] = &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN] = &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1] = &msm8974_div_clk1_a,
> -	[RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2] = &msm8974_div_clk2_a,
> -	[RPM_SMD_DIV_CLK3] = &msm8992_div_clk3,
> -	[RPM_SMD_DIV_A_CLK3] = &msm8992_div_clk3_a,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_LN_BB_CLK] = &qcs404_ln_bb_clk,
> -	[RPM_SMD_LN_BB_A_CLK] = &qcs404_ln_bb_clk_a,
> -	[RPM_SMD_MMSSNOC_AHB_CLK] = &msm8974_bus_3_mmssnoc_ahb_clk,
> -	[RPM_SMD_MMSSNOC_AHB_A_CLK] = &msm8974_bus_3_mmssnoc_ahb_a_clk,
> -	[RPM_SMD_MSS_CFG_AHB_CLK] = &msm8992_branch_mss_cfg_ahb_clk,
> -	[RPM_SMD_MSS_CFG_AHB_A_CLK] = &msm8992_branch_mss_cfg_ahb_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_CE2_CLK] = &msm8992_ce2_clk,
> -	[RPM_SMD_CE2_A_CLK] = &msm8992_ce2_a_clk,
> -	[RPM_SMD_CE3_CLK] = &msm8994_ce3_clk,
> -	[RPM_SMD_CE3_A_CLK] = &msm8994_ce3_a_clk,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_PNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_OCMEMGX_CLK] = &clk_smd_rpm_ocmemgx_clk,
> +	[RPM_SMD_OCMEMGX_A_CLK] = &clk_smd_rpm_ocmemgx_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_GFX3D_CLK_SRC] = &clk_smd_rpm_gfx3d_clk_src,
> +	[RPM_SMD_GFX3D_A_CLK_SRC] = &clk_smd_rpm_gfx3d_a_clk_src,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BB_CLK1] = &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A] = &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK1_PIN] = &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN] = &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2] = &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A] = &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_BB_CLK2_PIN] = &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN] = &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_DIV_CLK1] = &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1] = &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_DIV_CLK2] = &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2] = &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_DIV_CLK3] = &clk_smd_rpm_div_clk3,
> +	[RPM_SMD_DIV_A_CLK3] = &clk_smd_rpm_div_clk3_a,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_LN_BB_CLK] = &clk_smd_rpm_ln_bb_clk,
> +	[RPM_SMD_LN_BB_A_CLK] = &clk_smd_rpm_ln_bb_clk_a,
> +	[RPM_SMD_MMSSNOC_AHB_CLK] = &clk_smd_rpm_bus_3_mmssnoc_ahb_clk,
> +	[RPM_SMD_MMSSNOC_AHB_A_CLK] = &clk_smd_rpm_bus_3_mmssnoc_ahb_a_clk,
> +	[RPM_SMD_MSS_CFG_AHB_CLK] = &clk_smd_rpm_branch_mss_cfg_ahb_clk,
> +	[RPM_SMD_MSS_CFG_AHB_A_CLK] = &clk_smd_rpm_branch_mss_cfg_ahb_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN] = &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN] = &clk_smd_rpm_rf_clk2_a_pin,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_CE2_CLK] = &clk_smd_rpm_ce2_clk,
> +	[RPM_SMD_CE2_A_CLK] = &clk_smd_rpm_ce2_a_clk,
> +	[RPM_SMD_CE3_CLK] = &clk_smd_rpm_ce3_clk,
> +	[RPM_SMD_CE3_A_CLK] = &clk_smd_rpm_ce3_a_clk,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8994 = {
> @@ -800,50 +798,50 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8994 = {
>   };
>   
>   static struct clk_smd_rpm *msm8996_clks[] = {
> -	[RPM_SMD_PCNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_MMAXI_CLK] = &msm8996_mmssnoc_axi_rpm_clk,
> -	[RPM_SMD_MMAXI_A_CLK] = &msm8996_mmssnoc_axi_rpm_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_AGGR1_NOC_CLK] = &msm8996_branch_aggre1_noc_clk,
> -	[RPM_SMD_AGGR1_NOC_A_CLK] = &msm8996_branch_aggre1_noc_a_clk,
> -	[RPM_SMD_AGGR2_NOC_CLK] = &msm8996_branch_aggre2_noc_clk,
> -	[RPM_SMD_AGGR2_NOC_A_CLK] = &msm8996_branch_aggre2_noc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1] = &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A] = &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2] = &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A] = &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_LN_BB_CLK] = &qcs404_ln_bb_clk,
> -	[RPM_SMD_LN_BB_A_CLK] = &qcs404_ln_bb_clk_a,
> -	[RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1] = &msm8974_div_clk1_a,
> -	[RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2] = &msm8974_div_clk2_a,
> -	[RPM_SMD_DIV_CLK3] = &msm8992_div_clk3,
> -	[RPM_SMD_DIV_A_CLK3] = &msm8992_div_clk3_a,
> -	[RPM_SMD_BB_CLK1_PIN] = &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN] = &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN] = &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN] = &msm8916_bb_clk2_a_pin,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
> +	[RPM_SMD_PCNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_MMAXI_CLK] = &clk_smd_rpm_mmssnoc_axi_rpm_clk,
> +	[RPM_SMD_MMAXI_A_CLK] = &clk_smd_rpm_mmssnoc_axi_rpm_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_AGGR1_NOC_CLK] = &clk_smd_rpm_branch_aggre1_noc_clk,
> +	[RPM_SMD_AGGR1_NOC_A_CLK] = &clk_smd_rpm_branch_aggre1_noc_a_clk,
> +	[RPM_SMD_AGGR2_NOC_CLK] = &clk_smd_rpm_branch_aggre2_noc_clk,
> +	[RPM_SMD_AGGR2_NOC_A_CLK] = &clk_smd_rpm_branch_aggre2_noc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1] = &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A] = &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2] = &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A] = &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_LN_BB_CLK] = &clk_smd_rpm_ln_bb_clk,
> +	[RPM_SMD_LN_BB_A_CLK] = &clk_smd_rpm_ln_bb_clk_a,
> +	[RPM_SMD_DIV_CLK1] = &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1] = &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_DIV_CLK2] = &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2] = &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_DIV_CLK3] = &clk_smd_rpm_div_clk3,
> +	[RPM_SMD_DIV_A_CLK3] = &clk_smd_rpm_div_clk3_a,
> +	[RPM_SMD_BB_CLK1_PIN] = &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN] = &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN] = &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN] = &clk_smd_rpm_bb_clk2_a_pin,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN] = &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN] = &clk_smd_rpm_rf_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8996 = {
> @@ -852,26 +850,26 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8996 = {
>   };
>   
>   static struct clk_smd_rpm *qcs404_clks[] = {
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_PNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_BIMC_GPU_CLK] = &qcs404_bimc_gpu_clk,
> -	[RPM_SMD_BIMC_GPU_A_CLK] = &qcs404_bimc_gpu_a_clk,
> -	[RPM_SMD_QPIC_CLK] = &qcs404_qpic_clk,
> -	[RPM_SMD_QPIC_CLK_A] = &qcs404_qpic_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_LN_BB_CLK] = &qcs404_ln_bb_clk,
> -	[RPM_SMD_LN_BB_A_CLK] = &qcs404_ln_bb_clk_a,
> -	[RPM_SMD_LN_BB_CLK_PIN] = &qcs404_ln_bb_clk_pin,
> -	[RPM_SMD_LN_BB_A_CLK_PIN] = &qcs404_ln_bb_clk_a_pin,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_PNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_BIMC_GPU_CLK] = &clk_smd_rpm_bimc_gpu_clk,
> +	[RPM_SMD_BIMC_GPU_A_CLK] = &clk_smd_rpm_bimc_gpu_a_clk,
> +	[RPM_SMD_QPIC_CLK] = &clk_smd_rpm_qpic_clk,
> +	[RPM_SMD_QPIC_CLK_A] = &clk_smd_rpm_qpic_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_LN_BB_CLK] = &clk_smd_rpm_ln_bb_clk,
> +	[RPM_SMD_LN_BB_A_CLK] = &clk_smd_rpm_ln_bb_clk_a,
> +	[RPM_SMD_LN_BB_CLK_PIN] = &clk_smd_rpm_ln_bb_clk_pin,
> +	[RPM_SMD_LN_BB_A_CLK_PIN] = &clk_smd_rpm_ln_bb_clk_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_qcs404 = {
> @@ -880,58 +878,58 @@ static const struct rpm_smd_clk_desc rpm_clk_qcs404 = {
>   };
>   
>   static struct clk_smd_rpm *msm8998_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_PCNOC_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1] = &msm8974_div_clk1_a,
> -	[RPM_SMD_DIV_CLK2] = &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2] = &msm8974_div_clk2_a,
> -	[RPM_SMD_DIV_CLK3] = &msm8992_div_clk3,
> -	[RPM_SMD_DIV_A_CLK3] = &msm8992_div_clk3_a,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_LN_BB_CLK1] = &msm8998_ln_bb_clk1,
> -	[RPM_SMD_LN_BB_CLK1_A] = &msm8998_ln_bb_clk1_a,
> -	[RPM_SMD_LN_BB_CLK2] = &msm8998_ln_bb_clk2,
> -	[RPM_SMD_LN_BB_CLK2_A] = &msm8998_ln_bb_clk2_a,
> -	[RPM_SMD_LN_BB_CLK3] = &msm8998_ln_bb_clk3,
> -	[RPM_SMD_LN_BB_CLK3_A] = &msm8998_ln_bb_clk3_a,
> -	[RPM_SMD_LN_BB_CLK1_PIN] = &msm8998_ln_bb_clk1_pin,
> -	[RPM_SMD_LN_BB_CLK1_A_PIN] = &msm8998_ln_bb_clk1_a_pin,
> -	[RPM_SMD_LN_BB_CLK2_PIN] = &msm8998_ln_bb_clk2_pin,
> -	[RPM_SMD_LN_BB_CLK2_A_PIN] = &msm8998_ln_bb_clk2_a_pin,
> -	[RPM_SMD_LN_BB_CLK3_PIN] = &msm8998_ln_bb_clk3_pin,
> -	[RPM_SMD_LN_BB_CLK3_A_PIN] = &msm8998_ln_bb_clk3_a_pin,
> -	[RPM_SMD_MMAXI_CLK] = &msm8996_mmssnoc_axi_rpm_clk,
> -	[RPM_SMD_MMAXI_A_CLK] = &msm8996_mmssnoc_axi_rpm_a_clk,
> -	[RPM_SMD_AGGR1_NOC_CLK] = &msm8998_aggre1_noc_clk,
> -	[RPM_SMD_AGGR1_NOC_A_CLK] = &msm8998_aggre1_noc_a_clk,
> -	[RPM_SMD_AGGR2_NOC_CLK] = &msm8998_aggre2_noc_clk,
> -	[RPM_SMD_AGGR2_NOC_A_CLK] = &msm8998_aggre2_noc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_RF_CLK3] = &msm8998_rf_clk3,
> -	[RPM_SMD_RF_CLK3_A] = &msm8998_rf_clk3_a,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
> -	[RPM_SMD_RF_CLK3_PIN] = &msm8998_rf_clk3_pin,
> -	[RPM_SMD_RF_CLK3_A_PIN] = &msm8998_rf_clk3_a_pin,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_PCNOC_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_DIV_CLK1] = &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1] = &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_DIV_CLK2] = &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2] = &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_DIV_CLK3] = &clk_smd_rpm_div_clk3,
> +	[RPM_SMD_DIV_A_CLK3] = &clk_smd_rpm_div_clk3_a,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_LN_BB_CLK1] = &clk_smd_rpm_ln_bb_clk1,
> +	[RPM_SMD_LN_BB_CLK1_A] = &clk_smd_rpm_ln_bb_clk1_a,
> +	[RPM_SMD_LN_BB_CLK2] = &clk_smd_rpm_ln_bb_clk2,
> +	[RPM_SMD_LN_BB_CLK2_A] = &clk_smd_rpm_ln_bb_clk2_a,
> +	[RPM_SMD_LN_BB_CLK3] = &clk_smd_rpm_ln_bb_clk3,
> +	[RPM_SMD_LN_BB_CLK3_A] = &clk_smd_rpm_ln_bb_clk3_a,
> +	[RPM_SMD_LN_BB_CLK1_PIN] = &clk_smd_rpm_ln_bb_clk1_pin,
> +	[RPM_SMD_LN_BB_CLK1_A_PIN] = &clk_smd_rpm_ln_bb_clk1_a_pin,
> +	[RPM_SMD_LN_BB_CLK2_PIN] = &clk_smd_rpm_ln_bb_clk2_pin,
> +	[RPM_SMD_LN_BB_CLK2_A_PIN] = &clk_smd_rpm_ln_bb_clk2_a_pin,
> +	[RPM_SMD_LN_BB_CLK3_PIN] = &clk_smd_rpm_ln_bb_clk3_pin,
> +	[RPM_SMD_LN_BB_CLK3_A_PIN] = &clk_smd_rpm_ln_bb_clk3_a_pin,
> +	[RPM_SMD_MMAXI_CLK] = &clk_smd_rpm_mmssnoc_axi_rpm_clk,
> +	[RPM_SMD_MMAXI_A_CLK] = &clk_smd_rpm_mmssnoc_axi_rpm_a_clk,
> +	[RPM_SMD_AGGR1_NOC_CLK] = &clk_smd_rpm_aggre1_noc_clk,
> +	[RPM_SMD_AGGR1_NOC_A_CLK] = &clk_smd_rpm_aggre1_noc_a_clk,
> +	[RPM_SMD_AGGR2_NOC_CLK] = &clk_smd_rpm_aggre2_noc_clk,
> +	[RPM_SMD_AGGR2_NOC_A_CLK] = &clk_smd_rpm_aggre2_noc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_RF_CLK3] = &clk_smd_rpm_rf_clk3,
> +	[RPM_SMD_RF_CLK3_A] = &clk_smd_rpm_rf_clk3_a,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN] = &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN] = &clk_smd_rpm_rf_clk2_a_pin,
> +	[RPM_SMD_RF_CLK3_PIN] = &clk_smd_rpm_rf_clk3_pin,
> +	[RPM_SMD_RF_CLK3_A_PIN] = &clk_smd_rpm_rf_clk3_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8998 = {
> @@ -940,44 +938,44 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8998 = {
>   };
>   
>   static struct clk_smd_rpm *sdm660_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_SNOC_CLK] = &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &msm8974_bus_2_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &msm8974_bus_2_cnoc_a_clk,
> -	[RPM_SMD_CNOC_PERIPH_CLK] = &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_CNOC_PERIPH_A_CLK] = &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_MMSSNOC_AXI_CLK] = &msm8996_mmssnoc_axi_rpm_clk,
> -	[RPM_SMD_MMSSNOC_AXI_CLK_A] = &msm8996_mmssnoc_axi_rpm_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_AGGR2_NOC_CLK] = &msm8998_aggre2_noc_clk,
> -	[RPM_SMD_AGGR2_NOC_A_CLK] = &msm8998_aggre2_noc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &msm8916_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_DIV_CLK1] = &msm8974_div_clk1,
> -	[RPM_SMD_DIV_A_CLK1] = &msm8974_div_clk1_a,
> -	[RPM_SMD_LN_BB_CLK] = &msm8998_ln_bb_clk1,
> -	[RPM_SMD_LN_BB_A_CLK] = &msm8998_ln_bb_clk1_a,
> -	[RPM_SMD_LN_BB_CLK2] = &msm8998_ln_bb_clk2,
> -	[RPM_SMD_LN_BB_CLK2_A] = &msm8998_ln_bb_clk2_a,
> -	[RPM_SMD_LN_BB_CLK3] = &msm8998_ln_bb_clk3,
> -	[RPM_SMD_LN_BB_CLK3_A] = &msm8998_ln_bb_clk3_a,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_LN_BB_CLK1_PIN] = &msm8998_ln_bb_clk1_pin,
> -	[RPM_SMD_LN_BB_CLK1_A_PIN] = &msm8998_ln_bb_clk1_a_pin,
> -	[RPM_SMD_LN_BB_CLK2_PIN] = &msm8998_ln_bb_clk2_pin,
> -	[RPM_SMD_LN_BB_CLK2_A_PIN] = &msm8998_ln_bb_clk2_a_pin,
> -	[RPM_SMD_LN_BB_CLK3_PIN] = &msm8998_ln_bb_clk3_pin,
> -	[RPM_SMD_LN_BB_CLK3_A_PIN] = &msm8998_ln_bb_clk3_a_pin,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_2_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_2_cnoc_a_clk,
> +	[RPM_SMD_CNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_CNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_MMSSNOC_AXI_CLK] = &clk_smd_rpm_mmssnoc_axi_rpm_clk,
> +	[RPM_SMD_MMSSNOC_AXI_CLK_A] = &clk_smd_rpm_mmssnoc_axi_rpm_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_AGGR2_NOC_CLK] = &clk_smd_rpm_aggre2_noc_clk,
> +	[RPM_SMD_AGGR2_NOC_A_CLK] = &clk_smd_rpm_aggre2_noc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_DIV_CLK1] = &clk_smd_rpm_div_clk1,
> +	[RPM_SMD_DIV_A_CLK1] = &clk_smd_rpm_div_clk1_a,
> +	[RPM_SMD_LN_BB_CLK] = &clk_smd_rpm_ln_bb_clk1,
> +	[RPM_SMD_LN_BB_A_CLK] = &clk_smd_rpm_ln_bb_clk1_a,
> +	[RPM_SMD_LN_BB_CLK2] = &clk_smd_rpm_ln_bb_clk2,
> +	[RPM_SMD_LN_BB_CLK2_A] = &clk_smd_rpm_ln_bb_clk2_a,
> +	[RPM_SMD_LN_BB_CLK3] = &clk_smd_rpm_ln_bb_clk3,
> +	[RPM_SMD_LN_BB_CLK3_A] = &clk_smd_rpm_ln_bb_clk3_a,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_LN_BB_CLK1_PIN] = &clk_smd_rpm_ln_bb_clk1_pin,
> +	[RPM_SMD_LN_BB_CLK1_A_PIN] = &clk_smd_rpm_ln_bb_clk1_a_pin,
> +	[RPM_SMD_LN_BB_CLK2_PIN] = &clk_smd_rpm_ln_bb_clk2_pin,
> +	[RPM_SMD_LN_BB_CLK2_A_PIN] = &clk_smd_rpm_ln_bb_clk2_a_pin,
> +	[RPM_SMD_LN_BB_CLK3_PIN] = &clk_smd_rpm_ln_bb_clk3_pin,
> +	[RPM_SMD_LN_BB_CLK3_A_PIN] = &clk_smd_rpm_ln_bb_clk3_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_sdm660 = {
> @@ -986,20 +984,20 @@ static const struct rpm_smd_clk_desc rpm_clk_sdm660 = {
>   };
>   
>   static struct clk_smd_rpm *mdm9607_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC]		= &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC]		= &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_PCNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_QPIC_CLK]		= &qcs404_qpic_clk,
> -	[RPM_SMD_QPIC_CLK_A]		= &qcs404_qpic_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1]		= &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A]		= &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK1_PIN]		= &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN]		= &msm8916_bb_clk1_a_pin,
> +	[RPM_SMD_XO_CLK_SRC]		= &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC]		= &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_PCNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QPIC_CLK]		= &clk_smd_rpm_qpic_clk,
> +	[RPM_SMD_QPIC_CLK_A]		= &clk_smd_rpm_qpic_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1]		= &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A]		= &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK1_PIN]		= &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN]		= &clk_smd_rpm_bb_clk1_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_mdm9607 = {
> @@ -1008,34 +1006,34 @@ static const struct rpm_smd_clk_desc rpm_clk_mdm9607 = {
>   };
>   
>   static struct clk_smd_rpm *msm8953_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC]		= &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC]		= &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_PCNOC_CLK]		= &msm8916_bus_0_pcnoc_clk,
> -	[RPM_SMD_PCNOC_A_CLK]		= &msm8916_bus_0_pcnoc_a_clk,
> -	[RPM_SMD_SNOC_CLK]		= &msm8916_bus_1_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK]		= &msm8916_bus_1_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK]		= &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK]		= &msm8916_bimc_a_clk,
> -	[RPM_SMD_IPA_CLK]		= &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK]		= &msm8976_ipa_a_clk,
> -	[RPM_SMD_SYSMMNOC_CLK]		= &msm8936_bus_2_sysmmnoc_clk,
> -	[RPM_SMD_SYSMMNOC_A_CLK]	= &msm8936_bus_2_sysmmnoc_a_clk,
> -	[RPM_SMD_QDSS_CLK]		= &msm8916_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK]		= &msm8916_qdss_a_clk,
> -	[RPM_SMD_BB_CLK1]		= &msm8916_bb_clk1,
> -	[RPM_SMD_BB_CLK1_A]		= &msm8916_bb_clk1_a,
> -	[RPM_SMD_BB_CLK2]		= &msm8916_bb_clk2,
> -	[RPM_SMD_BB_CLK2_A]		= &msm8916_bb_clk2_a,
> -	[RPM_SMD_RF_CLK2]		= &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A]		= &msm8916_rf_clk2_a,
> -	[RPM_SMD_RF_CLK3]		= &qcs404_ln_bb_clk,
> -	[RPM_SMD_RF_CLK3_A]		= &qcs404_ln_bb_clk_a,
> -	[RPM_SMD_DIV_CLK2]		= &msm8974_div_clk2,
> -	[RPM_SMD_DIV_A_CLK2]		= &msm8974_div_clk2_a,
> -	[RPM_SMD_BB_CLK1_PIN]		= &msm8916_bb_clk1_pin,
> -	[RPM_SMD_BB_CLK1_A_PIN]		= &msm8916_bb_clk1_a_pin,
> -	[RPM_SMD_BB_CLK2_PIN]		= &msm8916_bb_clk2_pin,
> -	[RPM_SMD_BB_CLK2_A_PIN]		= &msm8916_bb_clk2_a_pin,
> +	[RPM_SMD_XO_CLK_SRC]		= &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC]		= &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_PCNOC_CLK]		= &clk_smd_rpm_bus_0_pcnoc_clk,
> +	[RPM_SMD_PCNOC_A_CLK]		= &clk_smd_rpm_bus_0_pcnoc_a_clk,
> +	[RPM_SMD_SNOC_CLK]		= &clk_smd_rpm_bus_1_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK]		= &clk_smd_rpm_bus_1_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK]		= &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK]		= &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_IPA_CLK]		= &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK]		= &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_SYSMMNOC_CLK]		= &clk_smd_rpm_bus_2_sysmmnoc_clk,
> +	[RPM_SMD_SYSMMNOC_A_CLK]	= &clk_smd_rpm_bus_2_sysmmnoc_a_clk,
> +	[RPM_SMD_QDSS_CLK]		= &clk_smd_rpm_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK]		= &clk_smd_rpm_qdss_a_clk,
> +	[RPM_SMD_BB_CLK1]		= &clk_smd_rpm_bb_clk1,
> +	[RPM_SMD_BB_CLK1_A]		= &clk_smd_rpm_bb_clk1_a,
> +	[RPM_SMD_BB_CLK2]		= &clk_smd_rpm_bb_clk2,
> +	[RPM_SMD_BB_CLK2_A]		= &clk_smd_rpm_bb_clk2_a,
> +	[RPM_SMD_RF_CLK2]		= &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A]		= &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_RF_CLK3]		= &clk_smd_rpm_ln_bb_clk,
> +	[RPM_SMD_RF_CLK3_A]		= &clk_smd_rpm_ln_bb_clk_a,
> +	[RPM_SMD_DIV_CLK2]		= &clk_smd_rpm_div_clk2,
> +	[RPM_SMD_DIV_A_CLK2]		= &clk_smd_rpm_div_clk2_a,
> +	[RPM_SMD_BB_CLK1_PIN]		= &clk_smd_rpm_bb_clk1_pin,
> +	[RPM_SMD_BB_CLK1_A_PIN]		= &clk_smd_rpm_bb_clk1_a_pin,
> +	[RPM_SMD_BB_CLK2_PIN]		= &clk_smd_rpm_bb_clk2_pin,
> +	[RPM_SMD_BB_CLK2_A_PIN]		= &clk_smd_rpm_bb_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_msm8953 = {
> @@ -1044,40 +1042,40 @@ static const struct rpm_smd_clk_desc rpm_clk_msm8953 = {
>   };
>   
>   static struct clk_smd_rpm *sm6125_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_SNOC_CLK] = &sm6125_bus_2_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &sm6125_bus_2_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &sm6125_branch_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &sm6125_branch_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_CNOC_CLK] = &sm6125_bus_1_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &sm6125_bus_1_cnoc_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_LN_BB_CLK1] = &msm8998_ln_bb_clk1,
> -	[RPM_SMD_LN_BB_CLK1_A] = &msm8998_ln_bb_clk1_a,
> -	[RPM_SMD_LN_BB_CLK2] = &msm8998_ln_bb_clk2,
> -	[RPM_SMD_LN_BB_CLK2_A] = &msm8998_ln_bb_clk2_a,
> -	[RPM_SMD_LN_BB_CLK3] = &msm8998_ln_bb_clk3,
> -	[RPM_SMD_LN_BB_CLK3_A] = &msm8998_ln_bb_clk3_a,
> -	[RPM_SMD_QUP_CLK] = &sm6125_qup_clk,
> -	[RPM_SMD_QUP_A_CLK] = &sm6125_qup_a_clk,
> -	[RPM_SMD_MMRT_CLK] = &sm6125_mmrt_clk,
> -	[RPM_SMD_MMRT_A_CLK] = &sm6125_mmrt_a_clk,
> -	[RPM_SMD_MMNRT_CLK] = &sm6125_mmnrt_clk,
> -	[RPM_SMD_MMNRT_A_CLK] = &sm6125_mmnrt_a_clk,
> -	[RPM_SMD_SNOC_PERIPH_CLK] = &sm6125_bus_0_snoc_periph_clk,
> -	[RPM_SMD_SNOC_PERIPH_A_CLK] = &sm6125_bus_0_snoc_periph_a_clk,
> -	[RPM_SMD_SNOC_LPASS_CLK] = &sm6125_bus_5_snoc_lpass_clk,
> -	[RPM_SMD_SNOC_LPASS_A_CLK] = &sm6125_bus_5_snoc_lpass_a_clk,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_2_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_2_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_branch_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_branch_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_1_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_1_cnoc_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_LN_BB_CLK1] = &clk_smd_rpm_ln_bb_clk1,
> +	[RPM_SMD_LN_BB_CLK1_A] = &clk_smd_rpm_ln_bb_clk1_a,
> +	[RPM_SMD_LN_BB_CLK2] = &clk_smd_rpm_ln_bb_clk2,
> +	[RPM_SMD_LN_BB_CLK2_A] = &clk_smd_rpm_ln_bb_clk2_a,
> +	[RPM_SMD_LN_BB_CLK3] = &clk_smd_rpm_ln_bb_clk3,
> +	[RPM_SMD_LN_BB_CLK3_A] = &clk_smd_rpm_ln_bb_clk3_a,
> +	[RPM_SMD_QUP_CLK] = &clk_smd_rpm_qup_clk,
> +	[RPM_SMD_QUP_A_CLK] = &clk_smd_rpm_qup_a_clk,
> +	[RPM_SMD_MMRT_CLK] = &clk_smd_rpm_mmrt_clk,
> +	[RPM_SMD_MMRT_A_CLK] = &clk_smd_rpm_mmrt_a_clk,
> +	[RPM_SMD_MMNRT_CLK] = &clk_smd_rpm_mmnrt_clk,
> +	[RPM_SMD_MMNRT_A_CLK] = &clk_smd_rpm_mmnrt_a_clk,
> +	[RPM_SMD_SNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_snoc_periph_clk,
> +	[RPM_SMD_SNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_snoc_periph_a_clk,
> +	[RPM_SMD_SNOC_LPASS_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_clk,
> +	[RPM_SMD_SNOC_LPASS_A_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_a_clk,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_sm6125 = {
> @@ -1087,38 +1085,38 @@ static const struct rpm_smd_clk_desc rpm_clk_sm6125 = {
>   
>   /* SM6115 */
>   static struct clk_smd_rpm *sm6115_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_SNOC_CLK] = &sm6125_bus_2_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &sm6125_bus_2_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &sm6125_branch_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &sm6125_branch_qdss_a_clk,
> -	[RPM_SMD_RF_CLK1] = &msm8916_rf_clk1,
> -	[RPM_SMD_RF_CLK1_A] = &msm8916_rf_clk1_a,
> -	[RPM_SMD_RF_CLK2] = &msm8916_rf_clk2,
> -	[RPM_SMD_RF_CLK2_A] = &msm8916_rf_clk2_a,
> -	[RPM_SMD_CNOC_CLK] = &sm6125_bus_1_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &sm6125_bus_1_cnoc_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_QUP_CLK] = &sm6125_qup_clk,
> -	[RPM_SMD_QUP_A_CLK] = &sm6125_qup_a_clk,
> -	[RPM_SMD_MMRT_CLK] = &sm6125_mmrt_clk,
> -	[RPM_SMD_MMRT_A_CLK] = &sm6125_mmrt_a_clk,
> -	[RPM_SMD_MMNRT_CLK] = &sm6125_mmnrt_clk,
> -	[RPM_SMD_MMNRT_A_CLK] = &sm6125_mmnrt_a_clk,
> -	[RPM_SMD_SNOC_PERIPH_CLK] = &sm6125_bus_0_snoc_periph_clk,
> -	[RPM_SMD_SNOC_PERIPH_A_CLK] = &sm6125_bus_0_snoc_periph_a_clk,
> -	[RPM_SMD_SNOC_LPASS_CLK] = &sm6125_bus_5_snoc_lpass_clk,
> -	[RPM_SMD_SNOC_LPASS_A_CLK] = &sm6125_bus_5_snoc_lpass_a_clk,
> -	[RPM_SMD_RF_CLK1_PIN] = &msm8916_rf_clk1_pin,
> -	[RPM_SMD_RF_CLK1_A_PIN] = &msm8916_rf_clk1_a_pin,
> -	[RPM_SMD_RF_CLK2_PIN] = &msm8916_rf_clk2_pin,
> -	[RPM_SMD_RF_CLK2_A_PIN] = &msm8916_rf_clk2_a_pin,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_2_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_2_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_branch_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_branch_qdss_a_clk,
> +	[RPM_SMD_RF_CLK1] = &clk_smd_rpm_rf_clk1,
> +	[RPM_SMD_RF_CLK1_A] = &clk_smd_rpm_rf_clk1_a,
> +	[RPM_SMD_RF_CLK2] = &clk_smd_rpm_rf_clk2,
> +	[RPM_SMD_RF_CLK2_A] = &clk_smd_rpm_rf_clk2_a,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_1_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_1_cnoc_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_QUP_CLK] = &clk_smd_rpm_qup_clk,
> +	[RPM_SMD_QUP_A_CLK] = &clk_smd_rpm_qup_a_clk,
> +	[RPM_SMD_MMRT_CLK] = &clk_smd_rpm_mmrt_clk,
> +	[RPM_SMD_MMRT_A_CLK] = &clk_smd_rpm_mmrt_a_clk,
> +	[RPM_SMD_MMNRT_CLK] = &clk_smd_rpm_mmnrt_clk,
> +	[RPM_SMD_MMNRT_A_CLK] = &clk_smd_rpm_mmnrt_a_clk,
> +	[RPM_SMD_SNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_snoc_periph_clk,
> +	[RPM_SMD_SNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_snoc_periph_a_clk,
> +	[RPM_SMD_SNOC_LPASS_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_clk,
> +	[RPM_SMD_SNOC_LPASS_A_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_a_clk,
> +	[RPM_SMD_RF_CLK1_PIN] = &clk_smd_rpm_rf_clk1_pin,
> +	[RPM_SMD_RF_CLK1_A_PIN] = &clk_smd_rpm_rf_clk1_a_pin,
> +	[RPM_SMD_RF_CLK2_PIN] = &clk_smd_rpm_rf_clk2_pin,
> +	[RPM_SMD_RF_CLK2_A_PIN] = &clk_smd_rpm_rf_clk2_a_pin,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_sm6115 = {
> @@ -1127,35 +1125,35 @@ static const struct rpm_smd_clk_desc rpm_clk_sm6115 = {
>   };
>   
>   static struct clk_smd_rpm *sm6375_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_SNOC_CLK] = &sm6125_bus_2_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &sm6125_bus_2_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &sm6125_branch_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &sm6125_branch_qdss_a_clk,
> -	[RPM_SMD_CNOC_CLK] = &sm6125_bus_1_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &sm6125_bus_1_cnoc_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_QUP_CLK] = &sm6125_qup_clk,
> -	[RPM_SMD_QUP_A_CLK] = &sm6125_qup_a_clk,
> -	[RPM_SMD_MMRT_CLK] = &sm6125_mmrt_clk,
> -	[RPM_SMD_MMRT_A_CLK] = &sm6125_mmrt_a_clk,
> -	[RPM_SMD_MMNRT_CLK] = &sm6125_mmnrt_clk,
> -	[RPM_SMD_MMNRT_A_CLK] = &sm6125_mmnrt_a_clk,
> -	[RPM_SMD_SNOC_PERIPH_CLK] = &sm6125_bus_0_snoc_periph_clk,
> -	[RPM_SMD_SNOC_PERIPH_A_CLK] = &sm6125_bus_0_snoc_periph_a_clk,
> -	[RPM_SMD_SNOC_LPASS_CLK] = &sm6125_bus_5_snoc_lpass_clk,
> -	[RPM_SMD_SNOC_LPASS_A_CLK] = &sm6125_bus_5_snoc_lpass_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_HWKM_CLK] = &qcm2290_hwkm_clk,
> -	[RPM_SMD_HWKM_A_CLK] = &qcm2290_hwkm_a_clk,
> -	[RPM_SMD_PKA_CLK] = &qcm2290_pka_clk,
> -	[RPM_SMD_PKA_A_CLK] = &qcm2290_pka_a_clk,
> -	[RPM_SMD_BIMC_FREQ_LOG] = &sm6375_branch_bimc_freq_log,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_2_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_2_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_branch_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_branch_qdss_a_clk,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_1_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_1_cnoc_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_QUP_CLK] = &clk_smd_rpm_qup_clk,
> +	[RPM_SMD_QUP_A_CLK] = &clk_smd_rpm_qup_a_clk,
> +	[RPM_SMD_MMRT_CLK] = &clk_smd_rpm_mmrt_clk,
> +	[RPM_SMD_MMRT_A_CLK] = &clk_smd_rpm_mmrt_a_clk,
> +	[RPM_SMD_MMNRT_CLK] = &clk_smd_rpm_mmnrt_clk,
> +	[RPM_SMD_MMNRT_A_CLK] = &clk_smd_rpm_mmnrt_a_clk,
> +	[RPM_SMD_SNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_snoc_periph_clk,
> +	[RPM_SMD_SNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_snoc_periph_a_clk,
> +	[RPM_SMD_SNOC_LPASS_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_clk,
> +	[RPM_SMD_SNOC_LPASS_A_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_HWKM_CLK] = &clk_smd_rpm_hwkm_clk,
> +	[RPM_SMD_HWKM_A_CLK] = &clk_smd_rpm_hwkm_a_clk,
> +	[RPM_SMD_PKA_CLK] = &clk_smd_rpm_pka_clk,
> +	[RPM_SMD_PKA_A_CLK] = &clk_smd_rpm_pka_a_clk,
> +	[RPM_SMD_BIMC_FREQ_LOG] = &clk_smd_rpm_branch_bimc_freq_log,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_sm6375 = {
> @@ -1164,44 +1162,44 @@ static const struct rpm_smd_clk_desc rpm_clk_sm6375 = {
>   };
>   
>   static struct clk_smd_rpm *qcm2290_clks[] = {
> -	[RPM_SMD_XO_CLK_SRC] = &sdm660_branch_bi_tcxo,
> -	[RPM_SMD_XO_A_CLK_SRC] = &sdm660_branch_bi_tcxo_a,
> -	[RPM_SMD_SNOC_CLK] = &sm6125_bus_2_snoc_clk,
> -	[RPM_SMD_SNOC_A_CLK] = &sm6125_bus_2_snoc_a_clk,
> -	[RPM_SMD_BIMC_CLK] = &msm8916_bimc_clk,
> -	[RPM_SMD_BIMC_A_CLK] = &msm8916_bimc_a_clk,
> -	[RPM_SMD_QDSS_CLK] = &sm6125_branch_qdss_clk,
> -	[RPM_SMD_QDSS_A_CLK] = &sm6125_branch_qdss_a_clk,
> -	[RPM_SMD_LN_BB_CLK2] = &msm8998_ln_bb_clk2,
> -	[RPM_SMD_LN_BB_CLK2_A] = &msm8998_ln_bb_clk2_a,
> -	[RPM_SMD_RF_CLK3] = &qcm2290_38m4_rf_clk3,
> -	[RPM_SMD_RF_CLK3_A] = &qcm2290_38m4_rf_clk3_a,
> -	[RPM_SMD_CNOC_CLK] = &sm6125_bus_1_cnoc_clk,
> -	[RPM_SMD_CNOC_A_CLK] = &sm6125_bus_1_cnoc_a_clk,
> -	[RPM_SMD_IPA_CLK] = &msm8976_ipa_clk,
> -	[RPM_SMD_IPA_A_CLK] = &msm8976_ipa_a_clk,
> -	[RPM_SMD_QUP_CLK] = &sm6125_qup_clk,
> -	[RPM_SMD_QUP_A_CLK] = &sm6125_qup_a_clk,
> -	[RPM_SMD_MMRT_CLK] = &sm6125_mmrt_clk,
> -	[RPM_SMD_MMRT_A_CLK] = &sm6125_mmrt_a_clk,
> -	[RPM_SMD_MMNRT_CLK] = &sm6125_mmnrt_clk,
> -	[RPM_SMD_MMNRT_A_CLK] = &sm6125_mmnrt_a_clk,
> -	[RPM_SMD_SNOC_PERIPH_CLK] = &sm6125_bus_0_snoc_periph_clk,
> -	[RPM_SMD_SNOC_PERIPH_A_CLK] = &sm6125_bus_0_snoc_periph_a_clk,
> -	[RPM_SMD_SNOC_LPASS_CLK] = &sm6125_bus_5_snoc_lpass_clk,
> -	[RPM_SMD_SNOC_LPASS_A_CLK] = &sm6125_bus_5_snoc_lpass_a_clk,
> -	[RPM_SMD_CE1_CLK] = &msm8992_ce1_clk,
> -	[RPM_SMD_CE1_A_CLK] = &msm8992_ce1_a_clk,
> -	[RPM_SMD_QPIC_CLK] = &qcs404_qpic_clk,
> -	[RPM_SMD_QPIC_CLK_A] = &qcs404_qpic_a_clk,
> -	[RPM_SMD_HWKM_CLK] = &qcm2290_hwkm_clk,
> -	[RPM_SMD_HWKM_A_CLK] = &qcm2290_hwkm_a_clk,
> -	[RPM_SMD_PKA_CLK] = &qcm2290_pka_clk,
> -	[RPM_SMD_PKA_A_CLK] = &qcm2290_pka_a_clk,
> -	[RPM_SMD_BIMC_GPU_CLK] = &qcs404_bimc_gpu_clk,
> -	[RPM_SMD_BIMC_GPU_A_CLK] = &qcs404_bimc_gpu_a_clk,
> -	[RPM_SMD_CPUSS_GNOC_CLK] = &qcm2290_cpuss_gnoc_clk,
> -	[RPM_SMD_CPUSS_GNOC_A_CLK] = &qcm2290_cpuss_gnoc_a_clk,
> +	[RPM_SMD_XO_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo,
> +	[RPM_SMD_XO_A_CLK_SRC] = &clk_smd_rpm_branch_bi_tcxo_a,
> +	[RPM_SMD_SNOC_CLK] = &clk_smd_rpm_bus_2_snoc_clk,
> +	[RPM_SMD_SNOC_A_CLK] = &clk_smd_rpm_bus_2_snoc_a_clk,
> +	[RPM_SMD_BIMC_CLK] = &clk_smd_rpm_bimc_clk,
> +	[RPM_SMD_BIMC_A_CLK] = &clk_smd_rpm_bimc_a_clk,
> +	[RPM_SMD_QDSS_CLK] = &clk_smd_rpm_branch_qdss_clk,
> +	[RPM_SMD_QDSS_A_CLK] = &clk_smd_rpm_branch_qdss_a_clk,
> +	[RPM_SMD_LN_BB_CLK2] = &clk_smd_rpm_ln_bb_clk2,
> +	[RPM_SMD_LN_BB_CLK2_A] = &clk_smd_rpm_ln_bb_clk2_a,
> +	[RPM_SMD_RF_CLK3] = &clk_smd_rpm_38m4_rf_clk3,
> +	[RPM_SMD_RF_CLK3_A] = &clk_smd_rpm_38m4_rf_clk3_a,
> +	[RPM_SMD_CNOC_CLK] = &clk_smd_rpm_bus_1_cnoc_clk,
> +	[RPM_SMD_CNOC_A_CLK] = &clk_smd_rpm_bus_1_cnoc_a_clk,
> +	[RPM_SMD_IPA_CLK] = &clk_smd_rpm_ipa_clk,
> +	[RPM_SMD_IPA_A_CLK] = &clk_smd_rpm_ipa_a_clk,
> +	[RPM_SMD_QUP_CLK] = &clk_smd_rpm_qup_clk,
> +	[RPM_SMD_QUP_A_CLK] = &clk_smd_rpm_qup_a_clk,
> +	[RPM_SMD_MMRT_CLK] = &clk_smd_rpm_mmrt_clk,
> +	[RPM_SMD_MMRT_A_CLK] = &clk_smd_rpm_mmrt_a_clk,
> +	[RPM_SMD_MMNRT_CLK] = &clk_smd_rpm_mmnrt_clk,
> +	[RPM_SMD_MMNRT_A_CLK] = &clk_smd_rpm_mmnrt_a_clk,
> +	[RPM_SMD_SNOC_PERIPH_CLK] = &clk_smd_rpm_bus_0_snoc_periph_clk,
> +	[RPM_SMD_SNOC_PERIPH_A_CLK] = &clk_smd_rpm_bus_0_snoc_periph_a_clk,
> +	[RPM_SMD_SNOC_LPASS_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_clk,
> +	[RPM_SMD_SNOC_LPASS_A_CLK] = &clk_smd_rpm_bus_5_snoc_lpass_a_clk,
> +	[RPM_SMD_CE1_CLK] = &clk_smd_rpm_ce1_clk,
> +	[RPM_SMD_CE1_A_CLK] = &clk_smd_rpm_ce1_a_clk,
> +	[RPM_SMD_QPIC_CLK] = &clk_smd_rpm_qpic_clk,
> +	[RPM_SMD_QPIC_CLK_A] = &clk_smd_rpm_qpic_a_clk,
> +	[RPM_SMD_HWKM_CLK] = &clk_smd_rpm_hwkm_clk,
> +	[RPM_SMD_HWKM_A_CLK] = &clk_smd_rpm_hwkm_a_clk,
> +	[RPM_SMD_PKA_CLK] = &clk_smd_rpm_pka_clk,
> +	[RPM_SMD_PKA_A_CLK] = &clk_smd_rpm_pka_a_clk,
> +	[RPM_SMD_BIMC_GPU_CLK] = &clk_smd_rpm_bimc_gpu_clk,
> +	[RPM_SMD_BIMC_GPU_A_CLK] = &clk_smd_rpm_bimc_gpu_a_clk,
> +	[RPM_SMD_CPUSS_GNOC_CLK] = &clk_smd_rpm_cpuss_gnoc_clk,
> +	[RPM_SMD_CPUSS_GNOC_A_CLK] = &clk_smd_rpm_cpuss_gnoc_a_clk,
>   };
>   
>   static const struct rpm_smd_clk_desc rpm_clk_qcm2290 = {
