

================================================================
== Vitis HLS Report for 'Loop_1_proc1'
================================================================
* Date:           Mon Mar 28 17:41:08 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        block_mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |              Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_1_proc1_Pipeline_1_fu_269           |Loop_1_proc1_Pipeline_1           |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_Loop_1_proc1_Pipeline_partialsum_fu_275  |Loop_1_proc1_Pipeline_partialsum  |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
        +---------------------------------------------+----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    4005|   1732|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    430|    -|
|Register         |        -|    -|     535|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    4540|   2164|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       4|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |grp_Loop_1_proc1_Pipeline_1_fu_269           |Loop_1_proc1_Pipeline_1           |        0|   0|     7|    50|    0|
    |grp_Loop_1_proc1_Pipeline_partialsum_fu_275  |Loop_1_proc1_Pipeline_partialsum  |        0|  48|  3998|  1682|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+
    |Total                                        |                                  |        0|  48|  4005|  1732|    0|
    +---------------------------------------------+----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |AB_address0  |   87|         18|    4|         72|
    |AB_address1  |   81|         17|    4|         68|
    |AB_ce0       |   14|          3|    1|          3|
    |AB_d0        |   53|         10|   32|        320|
    |AB_d1        |   48|          9|   32|        288|
    |AB_we0       |   14|          3|    1|          3|
    |Arows_read   |    9|          2|    1|          2|
    |Bcols_read   |    9|          2|    1|          2|
    |ap_NS_fsm    |  106|         21|    1|         21|
    |ap_done      |    9|          2|    1|          2|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  430|         87|   78|        781|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |AB_load_10_reg_597                                        |  32|   0|   32|          0|
    |AB_load_11_reg_602                                        |  32|   0|   32|          0|
    |AB_load_12_reg_617                                        |  32|   0|   32|          0|
    |AB_load_13_reg_622                                        |  32|   0|   32|          0|
    |AB_load_14_reg_627                                        |  32|   0|   32|          0|
    |AB_load_15_reg_632                                        |  32|   0|   32|          0|
    |AB_load_1_reg_502                                         |  32|   0|   32|          0|
    |AB_load_2_reg_517                                         |  32|   0|   32|          0|
    |AB_load_3_reg_522                                         |  32|   0|   32|          0|
    |AB_load_4_reg_537                                         |  32|   0|   32|          0|
    |AB_load_5_reg_542                                         |  32|   0|   32|          0|
    |AB_load_6_reg_557                                         |  32|   0|   32|          0|
    |AB_load_7_reg_562                                         |  32|   0|   32|          0|
    |AB_load_8_reg_577                                         |  32|   0|   32|          0|
    |AB_load_9_reg_582                                         |  32|   0|   32|          0|
    |AB_load_reg_497                                           |  32|   0|   32|          0|
    |ap_CS_fsm                                                 |  20|   0|   20|          0|
    |ap_done_reg                                               |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_1_fu_269_ap_start_reg           |   1|   0|    1|          0|
    |grp_Loop_1_proc1_Pipeline_partialsum_fu_275_ap_start_reg  |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 535|   0|  535|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_continue    |   in|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  Loop_1_proc1|  return value|
|AB_address0    |  out|    4|   ap_memory|            AB|         array|
|AB_ce0         |  out|    1|   ap_memory|            AB|         array|
|AB_we0         |  out|    1|   ap_memory|            AB|         array|
|AB_d0          |  out|   32|   ap_memory|            AB|         array|
|AB_q0          |   in|   32|   ap_memory|            AB|         array|
|AB_address1    |  out|    4|   ap_memory|            AB|         array|
|AB_ce1         |  out|    1|   ap_memory|            AB|         array|
|AB_we1         |  out|    1|   ap_memory|            AB|         array|
|AB_d1          |  out|   32|   ap_memory|            AB|         array|
|AB_q1          |   in|   32|   ap_memory|            AB|         array|
|Arows_dout     |   in|  128|     ap_fifo|         Arows|       pointer|
|Arows_empty_n  |   in|    1|     ap_fifo|         Arows|       pointer|
|Arows_read     |  out|    1|     ap_fifo|         Arows|       pointer|
|Bcols_dout     |   in|  128|     ap_fifo|         Bcols|       pointer|
|Bcols_empty_n  |   in|    1|     ap_fifo|         Bcols|       pointer|
|Bcols_read     |  out|    1|     ap_fifo|         Bcols|       pointer|
+---------------+-----+-----+------------+--------------+--------------+

