`timescale 1ns / 1ps            // Sets timescale for simulation
module myModule (a, b, c, d);   // Defines a module with input and output ports
    input a, b;                 // Declares input ports
    output c, d;                // Declares output ports
    reg c, d;                   // Declares registers for output
    wire temp;                  // Creates wire to connect internal signals
    
    always @(a, b)               // Always block executes when input changes
        begin
            c = a & b;           // Performs AND operation on inputs and stores in output c
            d = a ^ b;           // Performs XOR operation on inputs and stores in output d
        end
        
    assign temp = a | b;         // Assigns OR operation to wire
    
endmodule                        // Ends the module