-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity face_classifier_c is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dense_input_input_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    dense_input_input_array_ce0 : OUT STD_LOGIC;
    dense_input_input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    dense_input_input_ndim : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_input_input_numel : IN STD_LOGIC_VECTOR (63 downto 0);
    dense_input_input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    dense_input_input_shape_ce0 : OUT STD_LOGIC;
    dense_input_input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
    activation_3_output_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    activation_3_output_array_ce0 : OUT STD_LOGIC;
    activation_3_output_array_we0 : OUT STD_LOGIC;
    activation_3_output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    activation_3_output_ndim : OUT STD_LOGIC_VECTOR (63 downto 0);
    activation_3_output_ndim_ap_vld : OUT STD_LOGIC;
    activation_3_output_numel : OUT STD_LOGIC_VECTOR (63 downto 0);
    activation_3_output_numel_ap_vld : OUT STD_LOGIC;
    activation_3_output_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    activation_3_output_shape_ce0 : OUT STD_LOGIC;
    activation_3_output_shape_we0 : OUT STD_LOGIC;
    activation_3_output_shape_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of face_classifier_c is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "face_classifier_c,hls_ip_2018_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xa7a12tcsg325-1q,HLS_INPUT_CLOCK=100.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=84.608600,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=24618,HLS_SYN_DSP=152,HLS_SYN_FF=36160,HLS_SYN_LUT=45329,HLS_VERSION=2018_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_pp6_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_pp7_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp9_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_pp10_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_pp12_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp13_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp14_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp15_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp17_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp18_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp19_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp20_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp21_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp22_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state92 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp23_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state95 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state96 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state97 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state98 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp24_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state107 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp25_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state110 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp26_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state113 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp27_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state116 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp28_stage0 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state119 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state120 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state121 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state122 : STD_LOGIC_VECTOR (98 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state123 : STD_LOGIC_VECTOR (98 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state124 : STD_LOGIC_VECTOR (98 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state125 : STD_LOGIC_VECTOR (98 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state126 : STD_LOGIC_VECTOR (98 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state127 : STD_LOGIC_VECTOR (98 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state128 : STD_LOGIC_VECTOR (98 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state129 : STD_LOGIC_VECTOR (98 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state130 : STD_LOGIC_VECTOR (98 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state131 : STD_LOGIC_VECTOR (98 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state132 : STD_LOGIC_VECTOR (98 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state133 : STD_LOGIC_VECTOR (98 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state134 : STD_LOGIC_VECTOR (98 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_5D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv32_4E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001110";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_5C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011100";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_5E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011110";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_64 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000001100100";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv64_3E8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001111101000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv64_3C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000111100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_A3E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000101000111110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv9_64 : STD_LOGIC_VECTOR (8 downto 0) := "001100100";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv6_A : STD_LOGIC_VECTOR (5 downto 0) := "001010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv7_64 : STD_LOGIC_VECTOR (6 downto 0) := "1100100";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv19_40038 : STD_LOGIC_VECTOR (18 downto 0) := "1000000000000111000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv19_40A75 : STD_LOGIC_VECTOR (18 downto 0) := "1000000101001110101";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv10_3E8 : STD_LOGIC_VECTOR (9 downto 0) := "1111101000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_44B : STD_LOGIC_VECTOR (10 downto 0) := "10001001011";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv6_3C : STD_LOGIC_VECTOR (5 downto 0) := "111100";
    constant ap_const_lv7_45 : STD_LOGIC_VECTOR (6 downto 0) := "1000101";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (98 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dense_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_output_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_output_array_ce0 : STD_LOGIC;
    signal dense_output_array_we0 : STD_LOGIC;
    signal dense_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_output_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_kernel_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_kernel_array_ce0 : STD_LOGIC;
    signal dense_kernel_array_we0 : STD_LOGIC;
    signal dense_kernel_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_bias_array_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_bias_array_ce0 : STD_LOGIC;
    signal dense_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_bias_array_0_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_bias_array_0_ce0 : STD_LOGIC;
    signal dense_bias_array_0_we0 : STD_LOGIC;
    signal dense_bias_array_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal batch_normalization_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal batch_normalization_25_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_25_ce0 : STD_LOGIC;
    signal batch_normalization_25_we0 : STD_LOGIC;
    signal batch_normalization_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_25_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_25_ce1 : STD_LOGIC;
    signal batch_normalization_25_we1 : STD_LOGIC;
    signal batch_normalization_25_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal batch_normalization_11_ce0 : STD_LOGIC;
    signal batch_normalization_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_24_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_24_ce0 : STD_LOGIC;
    signal batch_normalization_24_we0 : STD_LOGIC;
    signal batch_normalization_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_s_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal batch_normalization_s_ce0 : STD_LOGIC;
    signal batch_normalization_s_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_21_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_21_ce0 : STD_LOGIC;
    signal batch_normalization_21_we0 : STD_LOGIC;
    signal batch_normalization_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal batch_normalization_14_ce0 : STD_LOGIC;
    signal batch_normalization_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_23_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_23_ce0 : STD_LOGIC;
    signal batch_normalization_23_we0 : STD_LOGIC;
    signal batch_normalization_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal batch_normalization_17_ce0 : STD_LOGIC;
    signal batch_normalization_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_22_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_22_ce0 : STD_LOGIC;
    signal batch_normalization_22_we0 : STD_LOGIC;
    signal batch_normalization_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_output_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_1_output_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_1_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_1_output_array_ce0 : STD_LOGIC;
    signal dense_1_output_array_we0 : STD_LOGIC;
    signal dense_1_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_output_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_1_kernel_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_1_kernel_array_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal dense_1_kernel_array_ce0 : STD_LOGIC;
    signal dense_1_kernel_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_kernel_array_2_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_1_kernel_array_2_ce0 : STD_LOGIC;
    signal dense_1_kernel_array_2_we0 : STD_LOGIC;
    signal dense_1_kernel_array_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_1_bias_array1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal dense_1_bias_array1_ce0 : STD_LOGIC;
    signal dense_1_bias_array1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_bias_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_1_bias_array_ce0 : STD_LOGIC;
    signal dense_1_bias_array_we0 : STD_LOGIC;
    signal dense_1_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal batch_normalization_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal batch_normalization_8_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_8_ce0 : STD_LOGIC;
    signal batch_normalization_8_we0 : STD_LOGIC;
    signal batch_normalization_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_8_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_8_ce1 : STD_LOGIC;
    signal batch_normalization_8_we1 : STD_LOGIC;
    signal batch_normalization_8_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_31_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal batch_normalization_31_ce0 : STD_LOGIC;
    signal batch_normalization_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_7_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_7_ce0 : STD_LOGIC;
    signal batch_normalization_7_we0 : STD_LOGIC;
    signal batch_normalization_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_20_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal batch_normalization_20_ce0 : STD_LOGIC;
    signal batch_normalization_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_18_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_18_ce0 : STD_LOGIC;
    signal batch_normalization_18_we0 : STD_LOGIC;
    signal batch_normalization_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_34_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal batch_normalization_34_ce0 : STD_LOGIC;
    signal batch_normalization_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_6_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_6_ce0 : STD_LOGIC;
    signal batch_normalization_6_we0 : STD_LOGIC;
    signal batch_normalization_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_37_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal batch_normalization_37_ce0 : STD_LOGIC;
    signal batch_normalization_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal batch_normalization_5_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_5_ce0 : STD_LOGIC;
    signal batch_normalization_5_we0 : STD_LOGIC;
    signal batch_normalization_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_output_ndim : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal dense_2_output_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_2_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_2_output_array_ce0 : STD_LOGIC;
    signal dense_2_output_array_we0 : STD_LOGIC;
    signal dense_2_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_output_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_kernel_ndim : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_2_kernel_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_2_kernel_array_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_2_kernel_array_ce0 : STD_LOGIC;
    signal dense_2_kernel_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_kernel_array_1_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_2_kernel_array_1_ce0 : STD_LOGIC;
    signal dense_2_kernel_array_1_we0 : STD_LOGIC;
    signal dense_2_kernel_array_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_bias_numel : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal dense_2_bias_array6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_bias_array6_ce0 : STD_LOGIC;
    signal dense_2_bias_array6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_bias_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_2_bias_array_ce0 : STD_LOGIC;
    signal dense_2_bias_array_we0 : STD_LOGIC;
    signal dense_2_bias_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_kernel_shape_ce0 : STD_LOGIC;
    signal dense_kernel_shape_we0 : STD_LOGIC;
    signal dense_kernel_shape_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_kernel_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_kernel_shape_ce1 : STD_LOGIC;
    signal dense_kernel_shape_we1 : STD_LOGIC;
    signal dense_kernel_shape_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_output_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_output_shape_ce0 : STD_LOGIC;
    signal dense_output_shape_we0 : STD_LOGIC;
    signal dense_output_shape_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_output_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_output_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_output_shape_ce1 : STD_LOGIC;
    signal dense_output_shape_we1 : STD_LOGIC;
    signal batch_normalization_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal batch_normalization_4_ce0 : STD_LOGIC;
    signal batch_normalization_4_we0 : STD_LOGIC;
    signal batch_normalization_4_d0 : STD_LOGIC_VECTOR (8 downto 0);
    signal batch_normalization_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal batch_normalization_4_ce1 : STD_LOGIC;
    signal batch_normalization_4_we1 : STD_LOGIC;
    signal batch_normalization_4_q1 : STD_LOGIC_VECTOR (8 downto 0);
    signal activation_1_output_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal activation_1_output_s_ce0 : STD_LOGIC;
    signal activation_1_output_s_we0 : STD_LOGIC;
    signal activation_1_output_s_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal activation_1_output_1_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal activation_1_output_1_ce0 : STD_LOGIC;
    signal activation_1_output_1_we0 : STD_LOGIC;
    signal activation_1_output_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dropout_2_output_sha_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dropout_2_output_sha_ce0 : STD_LOGIC;
    signal dropout_2_output_sha_we0 : STD_LOGIC;
    signal dropout_2_output_sha_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dropout_2_output_sha_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dropout_2_output_arr_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dropout_2_output_arr_ce0 : STD_LOGIC;
    signal dropout_2_output_arr_we0 : STD_LOGIC;
    signal dropout_2_output_arr_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_1_kernel_shape_ce0 : STD_LOGIC;
    signal dense_1_kernel_shape_we0 : STD_LOGIC;
    signal dense_1_kernel_shape_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_1_kernel_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_1_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_1_kernel_shape_ce1 : STD_LOGIC;
    signal dense_1_kernel_shape_we1 : STD_LOGIC;
    signal dense_1_kernel_shape_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_1_output_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_1_output_shape_ce0 : STD_LOGIC;
    signal dense_1_output_shape_we0 : STD_LOGIC;
    signal dense_1_output_shape_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_1_output_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_1_output_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_1_output_shape_ce1 : STD_LOGIC;
    signal dense_1_output_shape_we1 : STD_LOGIC;
    signal batch_normalization_15_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal batch_normalization_15_ce0 : STD_LOGIC;
    signal batch_normalization_15_we0 : STD_LOGIC;
    signal batch_normalization_15_d0 : STD_LOGIC_VECTOR (5 downto 0);
    signal batch_normalization_15_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal batch_normalization_15_ce1 : STD_LOGIC;
    signal batch_normalization_15_we1 : STD_LOGIC;
    signal batch_normalization_15_q1 : STD_LOGIC_VECTOR (5 downto 0);
    signal activation_2_output_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal activation_2_output_s_ce0 : STD_LOGIC;
    signal activation_2_output_s_we0 : STD_LOGIC;
    signal activation_2_output_s_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal activation_2_output_1_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal activation_2_output_1_ce0 : STD_LOGIC;
    signal activation_2_output_1_we0 : STD_LOGIC;
    signal activation_2_output_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dropout_3_output_sha_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dropout_3_output_sha_ce0 : STD_LOGIC;
    signal dropout_3_output_sha_we0 : STD_LOGIC;
    signal dropout_3_output_sha_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dropout_3_output_sha_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dropout_3_output_arr_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dropout_3_output_arr_ce0 : STD_LOGIC;
    signal dropout_3_output_arr_we0 : STD_LOGIC;
    signal dropout_3_output_arr_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_kernel_shape_ce0 : STD_LOGIC;
    signal dense_2_kernel_shape_we0 : STD_LOGIC;
    signal dense_2_kernel_shape_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_2_kernel_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_2_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_kernel_shape_ce1 : STD_LOGIC;
    signal dense_2_kernel_shape_we1 : STD_LOGIC;
    signal dense_2_kernel_shape_q1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dense_2_output_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_output_shape_ce0 : STD_LOGIC;
    signal dense_2_output_shape_we0 : STD_LOGIC;
    signal dense_2_output_shape_d0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_2_output_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_output_shape_ce1 : STD_LOGIC;
    signal dense_2_output_shape_we1 : STD_LOGIC;
    signal dense_2_output_shape_q1 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_2_reg_1379 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_4_reg_1412 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_5_reg_1423 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_6_reg_1434 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_7_reg_1445 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_9_reg_1467 : STD_LOGIC_VECTOR (9 downto 0);
    signal j_s_reg_1478 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_11_reg_1511 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_12_reg_1522 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_13_reg_1533 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_14_reg_1544 : STD_LOGIC_VECTOR (3 downto 0);
    signal j_16_reg_1566 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_17_reg_1577 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_1599 : STD_LOGIC_VECTOR (18 downto 0);
    signal j_18_reg_1610 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_19_reg_1621 : STD_LOGIC_VECTOR (18 downto 0);
    signal j_20_reg_1632 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_21_reg_1643 : STD_LOGIC_VECTOR (18 downto 0);
    signal i_1_reg_1654 : STD_LOGIC_VECTOR (18 downto 0);
    signal j_22_reg_1665 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_23_reg_1676 : STD_LOGIC_VECTOR (18 downto 0);
    signal j_24_reg_1687 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_25_reg_1698 : STD_LOGIC_VECTOR (18 downto 0);
    signal reg_1937 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state95 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state95 : signal is "none";
    signal ap_CS_fsm_state97 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state97 : signal is "none";
    signal reg_1943 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state119 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state119 : signal is "none";
    signal ap_CS_fsm_state129 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state129 : signal is "none";
    signal tmp_78_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal j_28_fu_1966_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal j_29_fu_1983_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal exitcond22_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond22_reg_2870 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_block_state10_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal j_30_fu_2000_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal tmp_35_fu_2006_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_35_reg_2879 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvarinc_fu_2011_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal j_31_fu_2046_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal exitcond20_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond20_reg_2905 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state18_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state19_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal j_32_fu_2063_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal tmp_37_fu_2069_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_reg_2914 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond19_fu_2074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond19_reg_2924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state21_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state22_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal j_33_fu_2080_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal tmp_38_fu_2086_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_38_reg_2933 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond18_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond18_reg_2943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp6_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp6_stage0 : signal is "none";
    signal ap_block_state24_pp6_stage0_iter0 : BOOLEAN;
    signal ap_block_state25_pp6_stage0_iter1 : BOOLEAN;
    signal ap_block_pp6_stage0_11001 : BOOLEAN;
    signal j_34_fu_2097_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp6_iter0 : STD_LOGIC := '0';
    signal tmp_39_fu_2103_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_39_reg_2952 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond17_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond17_reg_2962 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp7_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp7_stage0 : signal is "none";
    signal ap_block_state27_pp7_stage0_iter0 : BOOLEAN;
    signal ap_block_state28_pp7_stage0_iter1 : BOOLEAN;
    signal ap_block_pp7_stage0_11001 : BOOLEAN;
    signal j_35_fu_2114_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp7_iter0 : STD_LOGIC := '0';
    signal tmp_40_fu_2120_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_40_reg_2971 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_36_fu_2143_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal exitcond15_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond15_reg_2989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp9_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp9_stage0 : signal is "none";
    signal ap_block_state36_pp9_stage0_iter0 : BOOLEAN;
    signal ap_block_state37_pp9_stage0_iter1 : BOOLEAN;
    signal ap_block_pp9_stage0_11001 : BOOLEAN;
    signal j_37_fu_2172_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp9_iter0 : STD_LOGIC := '0';
    signal tmp_42_fu_2178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_42_reg_2998 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond14_fu_2189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond14_reg_3008 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp10_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp10_stage0 : signal is "none";
    signal ap_block_state39_pp10_stage0_iter0 : BOOLEAN;
    signal ap_block_state40_pp10_stage0_iter1 : BOOLEAN;
    signal ap_block_pp10_stage0_11001 : BOOLEAN;
    signal j_38_fu_2195_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp10_iter0 : STD_LOGIC := '0';
    signal tmp_45_fu_2201_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_45_reg_3017 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvarinc1_fu_2206_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal j_39_fu_2241_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal exitcond12_fu_2252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond12_reg_3043 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp12_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp12_stage0 : signal is "none";
    signal ap_block_state47_pp12_stage0_iter0 : BOOLEAN;
    signal ap_block_state48_pp12_stage0_iter1 : BOOLEAN;
    signal ap_block_pp12_stage0_11001 : BOOLEAN;
    signal j_40_fu_2258_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp12_iter0 : STD_LOGIC := '0';
    signal tmp_47_fu_2264_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_47_reg_3052 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond11_fu_2269_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond11_reg_3062 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp13_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp13_stage0 : signal is "none";
    signal ap_block_state50_pp13_stage0_iter0 : BOOLEAN;
    signal ap_block_state51_pp13_stage0_iter1 : BOOLEAN;
    signal ap_block_pp13_stage0_11001 : BOOLEAN;
    signal j_41_fu_2275_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp13_iter0 : STD_LOGIC := '0';
    signal tmp_49_fu_2281_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_49_reg_3071 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond10_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond10_reg_3081 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp14_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp14_stage0 : signal is "none";
    signal ap_block_state53_pp14_stage0_iter0 : BOOLEAN;
    signal ap_block_state54_pp14_stage0_iter1 : BOOLEAN;
    signal ap_block_pp14_stage0_11001 : BOOLEAN;
    signal j_42_fu_2292_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp14_iter0 : STD_LOGIC := '0';
    signal tmp_51_fu_2298_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_51_reg_3090 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond9_fu_2303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond9_reg_3100 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp15_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp15_stage0 : signal is "none";
    signal ap_block_state56_pp15_stage0_iter0 : BOOLEAN;
    signal ap_block_state57_pp15_stage0_iter1 : BOOLEAN;
    signal ap_block_pp15_stage0_11001 : BOOLEAN;
    signal j_43_fu_2309_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_enable_reg_pp15_iter0 : STD_LOGIC := '0';
    signal tmp_52_fu_2315_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_52_reg_3109 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_44_fu_2338_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal exitcond7_fu_2361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond7_reg_3127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp17_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp17_stage0 : signal is "none";
    signal ap_block_state65_pp17_stage0_iter0 : BOOLEAN;
    signal ap_block_state66_pp17_stage0_iter1 : BOOLEAN;
    signal ap_block_pp17_stage0_11001 : BOOLEAN;
    signal j_45_fu_2367_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp17_iter0 : STD_LOGIC := '0';
    signal tmp_54_fu_2373_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_54_reg_3136 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond6_fu_2384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond6_reg_3146 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp18_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp18_stage0 : signal is "none";
    signal ap_block_state68_pp18_stage0_iter0 : BOOLEAN;
    signal ap_block_state69_pp18_stage0_iter1 : BOOLEAN;
    signal ap_block_pp18_stage0_11001 : BOOLEAN;
    signal j_46_fu_2390_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp18_iter0 : STD_LOGIC := '0';
    signal tmp_55_fu_2396_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_55_reg_3155 : STD_LOGIC_VECTOR (63 downto 0);
    signal indvarinc2_fu_2401_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal batch_normalization_55_reg_3183 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal grp_k2c_batch_norm_fu_1866_ap_idle : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_ap_ready : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_ap_done : STD_LOGIC;
    signal exitcond26_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp19_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp19_stage0 : signal is "none";
    signal ap_block_state75_pp19_stage0_iter0 : BOOLEAN;
    signal ap_block_state76_pp19_stage0_iter1 : BOOLEAN;
    signal ap_block_state77_pp19_stage0_iter2 : BOOLEAN;
    signal ap_block_state78_pp19_stage0_iter3 : BOOLEAN;
    signal ap_block_state79_pp19_stage0_iter4 : BOOLEAN;
    signal ap_block_state80_pp19_stage0_iter5 : BOOLEAN;
    signal ap_block_state81_pp19_stage0_iter6 : BOOLEAN;
    signal ap_block_state82_pp19_stage0_iter7 : BOOLEAN;
    signal ap_block_pp19_stage0_11001 : BOOLEAN;
    signal exitcond26_reg_3191_pp19_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191_pp19_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191_pp19_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191_pp19_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191_pp19_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond26_reg_3191_pp19_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_39_fu_2442_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp19_iter0 : STD_LOGIC := '0';
    signal batch_normalization_56_reg_3200 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter3_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter4_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter5_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_56_reg_3200_pp19_iter6_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_58_reg_3206 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal exitcond5_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond5_reg_3211 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp20_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp20_stage0 : signal is "none";
    signal ap_block_state84_pp20_stage0_iter0 : BOOLEAN;
    signal ap_block_state85_pp20_stage0_iter1 : BOOLEAN;
    signal ap_block_pp20_stage0_11001 : BOOLEAN;
    signal j_47_fu_2458_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp20_iter0 : STD_LOGIC := '0';
    signal tmp_60_fu_2464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_reg_3220 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_61_fu_2469_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_61_reg_3230 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp21_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp21_stage0 : signal is "none";
    signal ap_block_state87_pp21_stage0_iter0 : BOOLEAN;
    signal ap_block_state88_pp21_stage0_iter1 : BOOLEAN;
    signal ap_block_pp21_stage0_11001 : BOOLEAN;
    signal tmp_62_fu_2474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_3235 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_48_fu_2479_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp21_iter0 : STD_LOGIC := '0';
    signal exitcond4_fu_2485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond4_reg_3249 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp22_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp22_stage0 : signal is "none";
    signal ap_block_state90_pp22_stage0_iter0 : BOOLEAN;
    signal ap_block_state91_pp22_stage0_iter1 : BOOLEAN;
    signal ap_block_pp22_stage0_11001 : BOOLEAN;
    signal j_49_fu_2491_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp22_iter0 : STD_LOGIC := '0';
    signal tmp_63_fu_2497_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_63_reg_3258 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_64_fu_2507_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_64_reg_3268 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp23_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp23_stage0 : signal is "none";
    signal ap_block_state93_pp23_stage0_iter0 : BOOLEAN;
    signal ap_block_state94_pp23_stage0_iter1 : BOOLEAN;
    signal ap_block_pp23_stage0_11001 : BOOLEAN;
    signal tmp_65_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_65_reg_3273 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_50_fu_2517_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp23_iter0 : STD_LOGIC := '0';
    signal batch_normalization_63_reg_3307 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state98 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state98 : signal is "none";
    signal exitcond25_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp24_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp24_stage0 : signal is "none";
    signal ap_block_state99_pp24_stage0_iter0 : BOOLEAN;
    signal ap_block_state100_pp24_stage0_iter1 : BOOLEAN;
    signal ap_block_state101_pp24_stage0_iter2 : BOOLEAN;
    signal ap_block_state102_pp24_stage0_iter3 : BOOLEAN;
    signal ap_block_state103_pp24_stage0_iter4 : BOOLEAN;
    signal ap_block_state104_pp24_stage0_iter5 : BOOLEAN;
    signal ap_block_state105_pp24_stage0_iter6 : BOOLEAN;
    signal ap_block_state106_pp24_stage0_iter7 : BOOLEAN;
    signal ap_block_pp24_stage0_11001 : BOOLEAN;
    signal exitcond25_reg_3315_pp24_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315_pp24_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315_pp24_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315_pp24_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315_pp24_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond25_reg_3315_pp24_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_40_fu_2557_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp24_iter0 : STD_LOGIC := '0';
    signal batch_normalization_64_reg_3324 : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter2_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter3_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter4_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter5_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_64_reg_3324_pp24_iter6_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal batch_normalization_66_reg_3330 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state107 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state107 : signal is "none";
    signal exitcond3_fu_2567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond3_reg_3335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp25_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp25_stage0 : signal is "none";
    signal ap_block_state108_pp25_stage0_iter0 : BOOLEAN;
    signal ap_block_state109_pp25_stage0_iter1 : BOOLEAN;
    signal ap_block_pp25_stage0_11001 : BOOLEAN;
    signal j_51_fu_2573_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp25_iter0 : STD_LOGIC := '0';
    signal tmp_68_fu_2579_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_68_reg_3344 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_69_fu_2584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_69_reg_3354 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp26_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp26_stage0 : signal is "none";
    signal ap_block_state111_pp26_stage0_iter0 : BOOLEAN;
    signal ap_block_state112_pp26_stage0_iter1 : BOOLEAN;
    signal ap_block_pp26_stage0_11001 : BOOLEAN;
    signal tmp_70_fu_2589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_reg_3359 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_52_fu_2594_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp26_iter0 : STD_LOGIC := '0';
    signal exitcond2_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2_reg_3373 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp27_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp27_stage0 : signal is "none";
    signal ap_block_state114_pp27_stage0_iter0 : BOOLEAN;
    signal ap_block_state115_pp27_stage0_iter1 : BOOLEAN;
    signal ap_block_pp27_stage0_11001 : BOOLEAN;
    signal j_53_fu_2606_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_enable_reg_pp27_iter0 : STD_LOGIC := '0';
    signal tmp_71_fu_2612_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_71_reg_3382 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_fu_2622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_72_reg_3392 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp28_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp28_stage0 : signal is "none";
    signal ap_block_state117_pp28_stage0_iter0 : BOOLEAN;
    signal ap_block_state118_pp28_stage0_iter1 : BOOLEAN;
    signal ap_block_pp28_stage0_11001 : BOOLEAN;
    signal tmp_73_fu_2627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_73_reg_3397 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_54_fu_2632_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_enable_reg_pp28_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_state122 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state122 : signal is "none";
    signal ap_CS_fsm_state123 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state123 : signal is "none";
    signal exitcond1_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_41_fu_2664_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_41_reg_3439 : STD_LOGIC_VECTOR (2 downto 0);
    signal xmax_1_fu_2754_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state124 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state124 : signal is "none";
    signal i_42_fu_2773_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_42_reg_3452 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state125 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state125 : signal is "none";
    signal dense_2_output_array_3_reg_3457 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_75_fu_2767_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_77_fu_1918_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_77_reg_3462 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state126 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state126 : signal is "none";
    signal grp_fu_1893_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state127 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state127 : signal is "none";
    signal grp_fu_1906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_1_reg_3472 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state128 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state128 : signal is "none";
    signal i_43_fu_2790_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_43_reg_3480 : STD_LOGIC_VECTOR (2 downto 0);
    signal dense_2_output_array_5_reg_3485 : STD_LOGIC_VECTOR (18 downto 0);
    signal j_55_fu_2811_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal j_55_reg_3493 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state131 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state131 : signal is "none";
    signal tmp_80_fu_2817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_80_reg_3498 : STD_LOGIC_VECTOR (63 downto 0);
    signal exitcond_fu_2805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_81_fu_2827_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_81_reg_3508 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state133 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state133 : signal is "none";
    signal j_56_fu_2838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_56_reg_3516 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_82_fu_2832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state18 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state21 : STD_LOGIC;
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_block_pp6_stage0_subdone : BOOLEAN;
    signal ap_condition_pp6_exit_iter0_state24 : STD_LOGIC;
    signal ap_enable_reg_pp6_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_block_pp7_stage0_subdone : BOOLEAN;
    signal ap_condition_pp7_exit_iter0_state27 : STD_LOGIC;
    signal ap_enable_reg_pp7_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_block_pp9_stage0_subdone : BOOLEAN;
    signal ap_condition_pp9_exit_iter0_state36 : STD_LOGIC;
    signal ap_enable_reg_pp9_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal ap_block_pp10_stage0_subdone : BOOLEAN;
    signal ap_condition_pp10_exit_iter0_state39 : STD_LOGIC;
    signal ap_enable_reg_pp10_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal ap_block_pp12_stage0_subdone : BOOLEAN;
    signal ap_condition_pp12_exit_iter0_state47 : STD_LOGIC;
    signal ap_enable_reg_pp12_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal ap_block_pp13_stage0_subdone : BOOLEAN;
    signal ap_condition_pp13_exit_iter0_state50 : STD_LOGIC;
    signal ap_enable_reg_pp13_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal ap_block_pp14_stage0_subdone : BOOLEAN;
    signal ap_condition_pp14_exit_iter0_state53 : STD_LOGIC;
    signal ap_enable_reg_pp14_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal ap_block_pp15_stage0_subdone : BOOLEAN;
    signal ap_condition_pp15_exit_iter0_state56 : STD_LOGIC;
    signal ap_enable_reg_pp15_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state64 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state64 : signal is "none";
    signal ap_block_pp17_stage0_subdone : BOOLEAN;
    signal ap_condition_pp17_exit_iter0_state65 : STD_LOGIC;
    signal ap_enable_reg_pp17_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal ap_block_pp18_stage0_subdone : BOOLEAN;
    signal ap_condition_pp18_exit_iter0_state68 : STD_LOGIC;
    signal ap_enable_reg_pp18_iter1 : STD_LOGIC := '0';
    signal ap_block_pp19_stage0_subdone : BOOLEAN;
    signal ap_condition_pp19_exit_iter0_state75 : STD_LOGIC;
    signal ap_enable_reg_pp19_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp19_iter7 : STD_LOGIC := '0';
    signal ap_block_pp20_stage0_subdone : BOOLEAN;
    signal ap_condition_pp20_exit_iter0_state84 : STD_LOGIC;
    signal ap_enable_reg_pp20_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal ap_block_pp21_stage0_subdone : BOOLEAN;
    signal ap_condition_pp21_exit_iter0_state87 : STD_LOGIC;
    signal ap_enable_reg_pp21_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal ap_block_pp22_stage0_subdone : BOOLEAN;
    signal ap_condition_pp22_exit_iter0_state90 : STD_LOGIC;
    signal ap_enable_reg_pp22_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state92 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state92 : signal is "none";
    signal ap_block_pp23_stage0_subdone : BOOLEAN;
    signal ap_condition_pp23_exit_iter0_state93 : STD_LOGIC;
    signal ap_enable_reg_pp23_iter1 : STD_LOGIC := '0';
    signal ap_block_pp24_stage0_subdone : BOOLEAN;
    signal ap_condition_pp24_exit_iter0_state99 : STD_LOGIC;
    signal ap_enable_reg_pp24_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp24_iter7 : STD_LOGIC := '0';
    signal ap_block_pp25_stage0_subdone : BOOLEAN;
    signal ap_condition_pp25_exit_iter0_state108 : STD_LOGIC;
    signal ap_enable_reg_pp25_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state110 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state110 : signal is "none";
    signal ap_block_pp26_stage0_subdone : BOOLEAN;
    signal ap_condition_pp26_exit_iter0_state111 : STD_LOGIC;
    signal ap_enable_reg_pp26_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state113 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state113 : signal is "none";
    signal ap_block_pp27_stage0_subdone : BOOLEAN;
    signal ap_condition_pp27_exit_iter0_state114 : STD_LOGIC;
    signal ap_enable_reg_pp27_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state116 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state116 : signal is "none";
    signal ap_block_pp28_stage0_subdone : BOOLEAN;
    signal ap_condition_pp28_exit_iter0_state117 : STD_LOGIC;
    signal ap_enable_reg_pp28_iter1 : STD_LOGIC := '0';
    signal dense_fwork_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal dense_fwork_ce0 : STD_LOGIC;
    signal dense_fwork_we0 : STD_LOGIC;
    signal dense_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_fwork_ce1 : STD_LOGIC;
    signal dense_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_fwork_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense_1_fwork_ce0 : STD_LOGIC;
    signal dense_1_fwork_we0 : STD_LOGIC;
    signal dense_1_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_fwork_ce1 : STD_LOGIC;
    signal dense_1_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_fwork_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal dense_2_fwork_ce0 : STD_LOGIC;
    signal dense_2_fwork_we0 : STD_LOGIC;
    signal dense_2_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_fwork_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_fwork_ce1 : STD_LOGIC;
    signal dense_2_fwork_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_1786_ap_start : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_ap_done : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_1_fu_1786_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_1786_input_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_1_fu_1786_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_1786_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_kernel_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_1_fu_1786_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_1786_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_1_fu_1786_kernel_shape_ce1 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_bias_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_1_fu_1786_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_fwork_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_1_fu_1786_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_1_fu_1786_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_1_fu_1786_fwork_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_k2c_dense_1_fu_1786_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_ap_start : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_ap_done : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_2_fu_1809_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_1809_input_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_2_fu_1809_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_1809_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_kernel_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_2_fu_1809_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_1809_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_2_fu_1809_kernel_shape_ce1 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_bias_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_2_fu_1809_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_fwork_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_k2c_dense_2_fu_1809_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_2_fu_1809_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_2_fu_1809_fwork_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_k2c_dense_2_fu_1809_fwork_ce1 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_ap_start : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_ap_done : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_ap_idle : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_ap_ready : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_output_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_output_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_output_array_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_output_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_1832_input_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_input_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_input_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_1832_input_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_kernel_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_kernel_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_kernel_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_1832_kernel_shape_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_kernel_shape_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_dense_fu_1832_kernel_shape_ce1 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_bias_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_bias_array_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_fwork_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_fwork_ce0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_fwork_we0 : STD_LOGIC;
    signal grp_k2c_dense_fu_1832_fwork_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_dense_fu_1832_fwork_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_dense_fu_1832_fwork_ce1 : STD_LOGIC;
    signal grp_generic_tanh_float_s_fu_1851_ap_start : STD_LOGIC;
    signal grp_generic_tanh_float_s_fu_1851_ap_done : STD_LOGIC;
    signal grp_generic_tanh_float_s_fu_1851_ap_idle : STD_LOGIC;
    signal grp_generic_tanh_float_s_fu_1851_ap_ready : STD_LOGIC;
    signal grp_generic_tanh_float_s_fu_1851_t_in : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_tanh_float_s_fu_1851_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_ap_start : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_outputs_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_outputs_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_outputs_array_we0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_outputs_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_inputs_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_ndim_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_numel_read : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_shape_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_k2c_batch_norm_fu_1866_inputs_shape_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_inputs_shape_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_k2c_batch_norm_fu_1866_mean_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_mean_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_mean_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_stdev_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_stdev_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_stdev_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_gamma_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_gamma_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_gamma_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_k2c_batch_norm_fu_1866_beta_array_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_k2c_batch_norm_fu_1866_beta_array_ce0 : STD_LOGIC;
    signal grp_k2c_batch_norm_fu_1866_beta_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_reg_1357 : STD_LOGIC_VECTOR (6 downto 0);
    signal exitcond24_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_1_reg_1368 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond23_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal invdar_reg_1390 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_34_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal j_3_reg_1401 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal exitcond21_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_8_reg_1456 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal exitcond16_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal invdar1_reg_1489 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_44_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal j_10_reg_1500 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal exitcond13_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_15_reg_1555 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal exitcond8_fu_2332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal invdar2_reg_1588 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_57_fu_2412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal i_2_reg_1709 : STD_LOGIC_VECTOR (2 downto 0);
    signal xmax1_reg_1720 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_1730 : STD_LOGIC_VECTOR (2 downto 0);
    signal sum_reg_1741 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_4_reg_1753 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state130 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state130 : signal is "none";
    signal j_26_reg_1764 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state132 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state132 : signal is "none";
    signal j_27_reg_1775 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state134 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state134 : signal is "none";
    signal grp_k2c_dense_1_fu_1786_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state120 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state120 : signal is "none";
    signal grp_k2c_dense_2_fu_1809_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state96 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state96 : signal is "none";
    signal grp_k2c_dense_fu_1832_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal grp_generic_tanh_float_s_fu_1851_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_pp19_stage0 : BOOLEAN;
    signal ap_block_pp24_stage0 : BOOLEAN;
    signal grp_k2c_batch_norm_fu_1866_ap_start_reg : STD_LOGIC := '0';
    signal tmp_fu_1972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_1989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal tmp_33_fu_2017_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_36_fu_2052_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal ap_block_pp6_stage0 : BOOLEAN;
    signal ap_block_pp7_stage0 : BOOLEAN;
    signal tmp_41_fu_2149_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp9_stage0 : BOOLEAN;
    signal ap_block_pp10_stage0 : BOOLEAN;
    signal tmp_43_fu_2212_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_46_fu_2247_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp12_stage0 : BOOLEAN;
    signal ap_block_pp13_stage0 : BOOLEAN;
    signal ap_block_pp14_stage0 : BOOLEAN;
    signal ap_block_pp15_stage0 : BOOLEAN;
    signal tmp_53_fu_2344_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp17_stage0 : BOOLEAN;
    signal ap_block_pp18_stage0 : BOOLEAN;
    signal tmp_56_fu_2407_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_cast_fu_2432_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp20_stage0 : BOOLEAN;
    signal ap_block_pp21_stage0 : BOOLEAN;
    signal ap_block_pp22_stage0 : BOOLEAN;
    signal ap_block_pp23_stage0 : BOOLEAN;
    signal i_1_cast_fu_2547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp25_stage0 : BOOLEAN;
    signal ap_block_pp26_stage0 : BOOLEAN;
    signal ap_block_pp27_stage0 : BOOLEAN;
    signal ap_block_pp28_stage0 : BOOLEAN;
    signal i_2_cast_fu_2653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_3_cast_fu_2762_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_4_cast_fu_2779_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal ap_CS_fsm_state121 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state121 : signal is "none";
    signal tmp_79_fu_1900_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal grp_fu_1893_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_1893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmax_2_to_int_fu_2670_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xmax1_to_int_fu_2688_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_fu_2674_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_92_fu_2684_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_2712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_2706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_2692_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_93_fu_2702_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs1_fu_2730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_2724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_2718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_2736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_2748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1893_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (98 downto 0);
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;
    signal ap_idle_pp6 : STD_LOGIC;
    signal ap_enable_pp6 : STD_LOGIC;
    signal ap_idle_pp7 : STD_LOGIC;
    signal ap_enable_pp7 : STD_LOGIC;
    signal ap_idle_pp9 : STD_LOGIC;
    signal ap_enable_pp9 : STD_LOGIC;
    signal ap_idle_pp10 : STD_LOGIC;
    signal ap_enable_pp10 : STD_LOGIC;
    signal ap_idle_pp12 : STD_LOGIC;
    signal ap_enable_pp12 : STD_LOGIC;
    signal ap_idle_pp13 : STD_LOGIC;
    signal ap_enable_pp13 : STD_LOGIC;
    signal ap_idle_pp14 : STD_LOGIC;
    signal ap_enable_pp14 : STD_LOGIC;
    signal ap_idle_pp15 : STD_LOGIC;
    signal ap_enable_pp15 : STD_LOGIC;
    signal ap_idle_pp17 : STD_LOGIC;
    signal ap_enable_pp17 : STD_LOGIC;
    signal ap_idle_pp18 : STD_LOGIC;
    signal ap_enable_pp18 : STD_LOGIC;
    signal ap_idle_pp19 : STD_LOGIC;
    signal ap_enable_pp19 : STD_LOGIC;
    signal ap_idle_pp20 : STD_LOGIC;
    signal ap_enable_pp20 : STD_LOGIC;
    signal ap_idle_pp21 : STD_LOGIC;
    signal ap_enable_pp21 : STD_LOGIC;
    signal ap_idle_pp22 : STD_LOGIC;
    signal ap_enable_pp22 : STD_LOGIC;
    signal ap_idle_pp23 : STD_LOGIC;
    signal ap_enable_pp23 : STD_LOGIC;
    signal ap_idle_pp24 : STD_LOGIC;
    signal ap_enable_pp24 : STD_LOGIC;
    signal ap_idle_pp25 : STD_LOGIC;
    signal ap_enable_pp25 : STD_LOGIC;
    signal ap_idle_pp26 : STD_LOGIC;
    signal ap_enable_pp26 : STD_LOGIC;
    signal ap_idle_pp27 : STD_LOGIC;
    signal ap_enable_pp27 : STD_LOGIC;
    signal ap_idle_pp28 : STD_LOGIC;
    signal ap_enable_pp28 : STD_LOGIC;

    component k2c_dense_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce1 : OUT STD_LOGIC;
        kernel_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        output_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce1 : OUT STD_LOGIC;
        kernel_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_dense IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        output_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        output_array_ce0 : OUT STD_LOGIC;
        output_array_we0 : OUT STD_LOGIC;
        output_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        output_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        input_array_ce0 : OUT STD_LOGIC;
        input_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        input_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        input_shape_ce0 : OUT STD_LOGIC;
        input_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        kernel_array_ce0 : OUT STD_LOGIC;
        kernel_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        kernel_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce0 : OUT STD_LOGIC;
        kernel_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        kernel_shape_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        kernel_shape_ce1 : OUT STD_LOGIC;
        kernel_shape_q1 : IN STD_LOGIC_VECTOR (63 downto 0);
        bias_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        bias_array_ce0 : OUT STD_LOGIC;
        bias_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        fwork_ce0 : OUT STD_LOGIC;
        fwork_we0 : OUT STD_LOGIC;
        fwork_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        fwork_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        fwork_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        fwork_ce1 : OUT STD_LOGIC;
        fwork_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component generic_tanh_float_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component k2c_batch_norm IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        outputs_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        outputs_array_ce0 : OUT STD_LOGIC;
        outputs_array_we0 : OUT STD_LOGIC;
        outputs_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputs_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        inputs_array_ce0 : OUT STD_LOGIC;
        inputs_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inputs_ndim_read : IN STD_LOGIC_VECTOR (63 downto 0);
        inputs_numel_read : IN STD_LOGIC_VECTOR (63 downto 0);
        inputs_shape_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        inputs_shape_ce0 : OUT STD_LOGIC;
        inputs_shape_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        mean_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        mean_array_ce0 : OUT STD_LOGIC;
        mean_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        stdev_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        stdev_array_ce0 : OUT STD_LOGIC;
        stdev_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        gamma_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        gamma_array_ce0 : OUT STD_LOGIC;
        gamma_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        beta_array_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        beta_array_ce0 : OUT STD_LOGIC;
        beta_array_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cg8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_ccud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_chbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component face_classifier_cbll IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cKfY IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cMgi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cPgM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cRg6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cThq IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cVhK IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cYie IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_c0iy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_c2iS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component face_classifier_c3i2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component face_classifier_c4jc IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (8 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component face_classifier_c5jm IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (8 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component face_classifier_c7jG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component face_classifier_cbbk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (5 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component face_classifier_cbck IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (5 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component face_classifier_cbhl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (4 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (4 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component face_classifier_cbil IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cbjl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component face_classifier_cbkl IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    dense_output_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_output_array_address0,
        ce0 => dense_output_array_ce0,
        we0 => dense_output_array_we0,
        d0 => dense_output_array_d0,
        q0 => dense_output_array_q0);

    dense_kernel_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_kernel_array_address0,
        ce0 => dense_kernel_array_ce0,
        we0 => dense_kernel_array_we0,
        d0 => ap_const_lv32_0,
        q0 => dense_kernel_array_q0);

    dense_bias_array_U : component face_classifier_cyd2
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_bias_array_address0,
        ce0 => dense_bias_array_ce0,
        q0 => dense_bias_array_q0);

    dense_bias_array_0_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_bias_array_0_address0,
        ce0 => dense_bias_array_0_ce0,
        we0 => dense_bias_array_0_we0,
        d0 => dense_bias_array_q0,
        q0 => dense_bias_array_0_q0);

    batch_normalization_25_U : component face_classifier_cAem
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_25_address0,
        ce0 => batch_normalization_25_ce0,
        we0 => batch_normalization_25_we0,
        d0 => batch_normalization_25_d0,
        q0 => batch_normalization_25_q0,
        address1 => batch_normalization_25_address1,
        ce1 => batch_normalization_25_ce1,
        we1 => batch_normalization_25_we1,
        d1 => grp_generic_tanh_float_s_fu_1851_ap_return,
        q1 => batch_normalization_25_q1);

    batch_normalization_11_U : component face_classifier_cBew
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_11_address0,
        ce0 => batch_normalization_11_ce0,
        q0 => batch_normalization_11_q0);

    batch_normalization_24_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_24_address0,
        ce0 => batch_normalization_24_ce0,
        we0 => batch_normalization_24_we0,
        d0 => batch_normalization_11_q0,
        q0 => batch_normalization_24_q0);

    batch_normalization_s_U : component face_classifier_cDeQ
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_s_address0,
        ce0 => batch_normalization_s_ce0,
        q0 => batch_normalization_s_q0);

    batch_normalization_21_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_21_address0,
        ce0 => batch_normalization_21_ce0,
        we0 => batch_normalization_21_we0,
        d0 => batch_normalization_s_q0,
        q0 => batch_normalization_21_q0);

    batch_normalization_14_U : component face_classifier_cFfa
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_14_address0,
        ce0 => batch_normalization_14_ce0,
        q0 => batch_normalization_14_q0);

    batch_normalization_23_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_23_address0,
        ce0 => batch_normalization_23_ce0,
        we0 => batch_normalization_23_we0,
        d0 => batch_normalization_14_q0,
        q0 => batch_normalization_23_q0);

    batch_normalization_17_U : component face_classifier_cHfu
    generic map (
        DataWidth => 32,
        AddressRange => 100,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_17_address0,
        ce0 => batch_normalization_17_ce0,
        q0 => batch_normalization_17_q0);

    batch_normalization_22_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_22_address0,
        ce0 => batch_normalization_22_ce0,
        we0 => batch_normalization_22_we0,
        d0 => batch_normalization_17_q0,
        q0 => batch_normalization_22_q0);

    dense_1_output_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_output_array_address0,
        ce0 => dense_1_output_array_ce0,
        we0 => dense_1_output_array_we0,
        d0 => dense_1_output_array_d0,
        q0 => dense_1_output_array_q0);

    dense_1_kernel_array_U : component face_classifier_cKfY
    generic map (
        DataWidth => 32,
        AddressRange => 1000,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_kernel_array_address0,
        ce0 => dense_1_kernel_array_ce0,
        q0 => dense_1_kernel_array_q0);

    dense_1_kernel_array_2_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_kernel_array_2_address0,
        ce0 => dense_1_kernel_array_2_ce0,
        we0 => dense_1_kernel_array_2_we0,
        d0 => dense_1_kernel_array_q0,
        q0 => dense_1_kernel_array_2_q0);

    dense_1_bias_array1_U : component face_classifier_cMgi
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_bias_array1_address0,
        ce0 => dense_1_bias_array1_ce0,
        q0 => dense_1_bias_array1_q0);

    dense_1_bias_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_bias_array_address0,
        ce0 => dense_1_bias_array_ce0,
        we0 => dense_1_bias_array_we0,
        d0 => dense_1_bias_array1_q0,
        q0 => dense_1_bias_array_q0);

    batch_normalization_8_U : component face_classifier_cAem
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_8_address0,
        ce0 => batch_normalization_8_ce0,
        we0 => batch_normalization_8_we0,
        d0 => batch_normalization_8_d0,
        q0 => batch_normalization_8_q0,
        address1 => batch_normalization_8_address1,
        ce1 => batch_normalization_8_ce1,
        we1 => batch_normalization_8_we1,
        d1 => grp_generic_tanh_float_s_fu_1851_ap_return,
        q1 => batch_normalization_8_q1);

    batch_normalization_31_U : component face_classifier_cPgM
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_31_address0,
        ce0 => batch_normalization_31_ce0,
        q0 => batch_normalization_31_q0);

    batch_normalization_7_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_7_address0,
        ce0 => batch_normalization_7_ce0,
        we0 => batch_normalization_7_we0,
        d0 => batch_normalization_31_q0,
        q0 => batch_normalization_7_q0);

    batch_normalization_20_U : component face_classifier_cRg6
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_20_address0,
        ce0 => batch_normalization_20_ce0,
        q0 => batch_normalization_20_q0);

    batch_normalization_18_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_18_address0,
        ce0 => batch_normalization_18_ce0,
        we0 => batch_normalization_18_we0,
        d0 => batch_normalization_20_q0,
        q0 => batch_normalization_18_q0);

    batch_normalization_34_U : component face_classifier_cThq
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_34_address0,
        ce0 => batch_normalization_34_ce0,
        q0 => batch_normalization_34_q0);

    batch_normalization_6_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_6_address0,
        ce0 => batch_normalization_6_ce0,
        we0 => batch_normalization_6_we0,
        d0 => batch_normalization_34_q0,
        q0 => batch_normalization_6_q0);

    batch_normalization_37_U : component face_classifier_cVhK
    generic map (
        DataWidth => 32,
        AddressRange => 10,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_37_address0,
        ce0 => batch_normalization_37_ce0,
        q0 => batch_normalization_37_q0);

    batch_normalization_5_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_5_address0,
        ce0 => batch_normalization_5_ce0,
        we0 => batch_normalization_5_we0,
        d0 => batch_normalization_37_q0,
        q0 => batch_normalization_5_q0);

    dense_2_output_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_output_array_address0,
        ce0 => dense_2_output_array_ce0,
        we0 => dense_2_output_array_we0,
        d0 => dense_2_output_array_d0,
        q0 => dense_2_output_array_q0);

    dense_2_kernel_array_U : component face_classifier_cYie
    generic map (
        DataWidth => 32,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_kernel_array_address0,
        ce0 => dense_2_kernel_array_ce0,
        q0 => dense_2_kernel_array_q0);

    dense_2_kernel_array_1_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_kernel_array_1_address0,
        ce0 => dense_2_kernel_array_1_ce0,
        we0 => dense_2_kernel_array_1_we0,
        d0 => dense_2_kernel_array_q0,
        q0 => dense_2_kernel_array_1_q0);

    dense_2_bias_array6_U : component face_classifier_c0iy
    generic map (
        DataWidth => 32,
        AddressRange => 6,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_bias_array6_address0,
        ce0 => dense_2_bias_array6_ce0,
        q0 => dense_2_bias_array6_q0);

    dense_2_bias_array_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_bias_array_address0,
        ce0 => dense_2_bias_array_ce0,
        we0 => dense_2_bias_array_we0,
        d0 => dense_2_bias_array6_q0,
        q0 => dense_2_bias_array_q0);

    dense_kernel_shape_U : component face_classifier_c2iS
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_kernel_shape_address0,
        ce0 => dense_kernel_shape_ce0,
        we0 => dense_kernel_shape_we0,
        d0 => dense_kernel_shape_d0,
        q0 => dense_kernel_shape_q0,
        address1 => dense_kernel_shape_address1,
        ce1 => dense_kernel_shape_ce1,
        we1 => dense_kernel_shape_we1,
        d1 => ap_const_lv64_1,
        q1 => dense_kernel_shape_q1);

    dense_output_shape_U : component face_classifier_c3i2
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_output_shape_address0,
        ce0 => dense_output_shape_ce0,
        we0 => dense_output_shape_we0,
        d0 => dense_output_shape_d0,
        q0 => dense_output_shape_q0,
        address1 => dense_output_shape_address1,
        ce1 => dense_output_shape_ce1,
        we1 => dense_output_shape_we1,
        d1 => ap_const_lv64_1);

    batch_normalization_4_U : component face_classifier_c4jc
    generic map (
        DataWidth => 9,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_4_address0,
        ce0 => batch_normalization_4_ce0,
        we0 => batch_normalization_4_we0,
        d0 => batch_normalization_4_d0,
        address1 => batch_normalization_4_address1,
        ce1 => batch_normalization_4_ce1,
        we1 => batch_normalization_4_we1,
        d1 => ap_const_lv9_1,
        q1 => batch_normalization_4_q1);

    activation_1_output_s_U : component face_classifier_c5jm
    generic map (
        DataWidth => 9,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activation_1_output_s_address0,
        ce0 => activation_1_output_s_ce0,
        we0 => activation_1_output_s_we0,
        d0 => batch_normalization_4_q1,
        q0 => activation_1_output_s_q0);

    activation_1_output_1_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activation_1_output_1_address0,
        ce0 => activation_1_output_1_ce0,
        we0 => activation_1_output_1_we0,
        d0 => batch_normalization_25_q1,
        q0 => activation_1_output_1_q0);

    dropout_2_output_sha_U : component face_classifier_c7jG
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dropout_2_output_sha_address0,
        ce0 => dropout_2_output_sha_ce0,
        we0 => dropout_2_output_sha_we0,
        d0 => dropout_2_output_sha_d0,
        q0 => dropout_2_output_sha_q0);

    dropout_2_output_arr_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dropout_2_output_arr_address0,
        ce0 => dropout_2_output_arr_ce0,
        we0 => dropout_2_output_arr_we0,
        d0 => activation_1_output_1_q0,
        q0 => dropout_2_output_arr_q0);

    dense_1_kernel_shape_U : component face_classifier_c2iS
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_kernel_shape_address0,
        ce0 => dense_1_kernel_shape_ce0,
        we0 => dense_1_kernel_shape_we0,
        d0 => dense_1_kernel_shape_d0,
        q0 => dense_1_kernel_shape_q0,
        address1 => dense_1_kernel_shape_address1,
        ce1 => dense_1_kernel_shape_ce1,
        we1 => dense_1_kernel_shape_we1,
        d1 => ap_const_lv64_1,
        q1 => dense_1_kernel_shape_q1);

    dense_1_output_shape_U : component face_classifier_c3i2
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_output_shape_address0,
        ce0 => dense_1_output_shape_ce0,
        we0 => dense_1_output_shape_we0,
        d0 => dense_1_output_shape_d0,
        q0 => dense_1_output_shape_q0,
        address1 => dense_1_output_shape_address1,
        ce1 => dense_1_output_shape_ce1,
        we1 => dense_1_output_shape_we1,
        d1 => ap_const_lv64_1);

    batch_normalization_15_U : component face_classifier_cbbk
    generic map (
        DataWidth => 6,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => batch_normalization_15_address0,
        ce0 => batch_normalization_15_ce0,
        we0 => batch_normalization_15_we0,
        d0 => batch_normalization_15_d0,
        address1 => batch_normalization_15_address1,
        ce1 => batch_normalization_15_ce1,
        we1 => batch_normalization_15_we1,
        d1 => ap_const_lv6_1,
        q1 => batch_normalization_15_q1);

    activation_2_output_s_U : component face_classifier_cbck
    generic map (
        DataWidth => 6,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activation_2_output_s_address0,
        ce0 => activation_2_output_s_ce0,
        we0 => activation_2_output_s_we0,
        d0 => batch_normalization_15_q1,
        q0 => activation_2_output_s_q0);

    activation_2_output_1_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => activation_2_output_1_address0,
        ce0 => activation_2_output_1_ce0,
        we0 => activation_2_output_1_we0,
        d0 => batch_normalization_8_q1,
        q0 => activation_2_output_1_q0);

    dropout_3_output_sha_U : component face_classifier_c7jG
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dropout_3_output_sha_address0,
        ce0 => dropout_3_output_sha_ce0,
        we0 => dropout_3_output_sha_we0,
        d0 => dropout_3_output_sha_d0,
        q0 => dropout_3_output_sha_q0);

    dropout_3_output_arr_U : component face_classifier_cwdI
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dropout_3_output_arr_address0,
        ce0 => dropout_3_output_arr_ce0,
        we0 => dropout_3_output_arr_we0,
        d0 => activation_2_output_1_q0,
        q0 => dropout_3_output_arr_q0);

    dense_2_kernel_shape_U : component face_classifier_c2iS
    generic map (
        DataWidth => 64,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_kernel_shape_address0,
        ce0 => dense_2_kernel_shape_ce0,
        we0 => dense_2_kernel_shape_we0,
        d0 => dense_2_kernel_shape_d0,
        q0 => dense_2_kernel_shape_q0,
        address1 => dense_2_kernel_shape_address1,
        ce1 => dense_2_kernel_shape_ce1,
        we1 => dense_2_kernel_shape_we1,
        d1 => ap_const_lv64_1,
        q1 => dense_2_kernel_shape_q1);

    dense_2_output_shape_U : component face_classifier_cbhl
    generic map (
        DataWidth => 5,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_output_shape_address0,
        ce0 => dense_2_output_shape_ce0,
        we0 => dense_2_output_shape_we0,
        d0 => dense_2_output_shape_d0,
        address1 => dense_2_output_shape_address1,
        ce1 => dense_2_output_shape_ce1,
        we1 => dense_2_output_shape_we1,
        d1 => ap_const_lv5_1,
        q1 => dense_2_output_shape_q1);

    dense_fwork_U : component face_classifier_cbil
    generic map (
        DataWidth => 32,
        AddressRange => 264822,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_fwork_address0,
        ce0 => dense_fwork_ce0,
        we0 => dense_fwork_we0,
        d0 => dense_fwork_d0,
        q0 => dense_fwork_q0,
        address1 => grp_k2c_dense_fu_1832_fwork_address1,
        ce1 => dense_fwork_ce1,
        q1 => dense_fwork_q1);

    dense_1_fwork_U : component face_classifier_cbjl
    generic map (
        DataWidth => 32,
        AddressRange => 1100,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_1_fwork_address0,
        ce0 => dense_1_fwork_ce0,
        we0 => dense_1_fwork_we0,
        d0 => dense_1_fwork_d0,
        q0 => dense_1_fwork_q0,
        address1 => grp_k2c_dense_2_fu_1809_fwork_address1,
        ce1 => dense_1_fwork_ce1,
        q1 => dense_1_fwork_q1);

    dense_2_fwork_U : component face_classifier_cbkl
    generic map (
        DataWidth => 32,
        AddressRange => 70,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dense_2_fwork_address0,
        ce0 => dense_2_fwork_ce0,
        we0 => dense_2_fwork_we0,
        d0 => dense_2_fwork_d0,
        q0 => dense_2_fwork_q0,
        address1 => grp_k2c_dense_1_fu_1786_fwork_address1,
        ce1 => dense_2_fwork_ce1,
        q1 => dense_2_fwork_q1);

    grp_k2c_dense_1_fu_1786 : component k2c_dense_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_1_fu_1786_ap_start,
        ap_done => grp_k2c_dense_1_fu_1786_ap_done,
        ap_idle => grp_k2c_dense_1_fu_1786_ap_idle,
        ap_ready => grp_k2c_dense_1_fu_1786_ap_ready,
        output_array_address0 => grp_k2c_dense_1_fu_1786_output_array_address0,
        output_array_ce0 => grp_k2c_dense_1_fu_1786_output_array_ce0,
        output_array_we0 => grp_k2c_dense_1_fu_1786_output_array_we0,
        output_array_d0 => grp_k2c_dense_1_fu_1786_output_array_d0,
        output_array_q0 => dense_2_output_array_q0,
        output_numel_read => reg_1943,
        input_array_address0 => grp_k2c_dense_1_fu_1786_input_array_address0,
        input_array_ce0 => grp_k2c_dense_1_fu_1786_input_array_ce0,
        input_array_q0 => dropout_3_output_arr_q0,
        input_ndim_read => batch_normalization_66_reg_3330,
        input_numel_read => batch_normalization_63_reg_3307,
        input_shape_address0 => grp_k2c_dense_1_fu_1786_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_1_fu_1786_input_shape_ce0,
        input_shape_q0 => dropout_3_output_sha_q0,
        kernel_array_address0 => grp_k2c_dense_1_fu_1786_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_1_fu_1786_kernel_array_ce0,
        kernel_array_q0 => dense_2_kernel_array_1_q0,
        kernel_ndim_read => dense_2_kernel_ndim,
        kernel_numel_read => dense_2_kernel_numel,
        kernel_shape_address0 => grp_k2c_dense_1_fu_1786_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_1_fu_1786_kernel_shape_ce0,
        kernel_shape_q0 => dense_2_kernel_shape_q0,
        kernel_shape_address1 => grp_k2c_dense_1_fu_1786_kernel_shape_address1,
        kernel_shape_ce1 => grp_k2c_dense_1_fu_1786_kernel_shape_ce1,
        kernel_shape_q1 => dense_2_kernel_shape_q1,
        bias_array_address0 => grp_k2c_dense_1_fu_1786_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_1_fu_1786_bias_array_ce0,
        bias_array_q0 => dense_2_bias_array_q0,
        bias_numel_read => dense_2_bias_numel,
        fwork_address0 => grp_k2c_dense_1_fu_1786_fwork_address0,
        fwork_ce0 => grp_k2c_dense_1_fu_1786_fwork_ce0,
        fwork_we0 => grp_k2c_dense_1_fu_1786_fwork_we0,
        fwork_d0 => grp_k2c_dense_1_fu_1786_fwork_d0,
        fwork_q0 => dense_2_fwork_q0,
        fwork_address1 => grp_k2c_dense_1_fu_1786_fwork_address1,
        fwork_ce1 => grp_k2c_dense_1_fu_1786_fwork_ce1,
        fwork_q1 => dense_2_fwork_q1);

    grp_k2c_dense_2_fu_1809 : component k2c_dense_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_2_fu_1809_ap_start,
        ap_done => grp_k2c_dense_2_fu_1809_ap_done,
        ap_idle => grp_k2c_dense_2_fu_1809_ap_idle,
        ap_ready => grp_k2c_dense_2_fu_1809_ap_ready,
        output_array_address0 => grp_k2c_dense_2_fu_1809_output_array_address0,
        output_array_ce0 => grp_k2c_dense_2_fu_1809_output_array_ce0,
        output_array_we0 => grp_k2c_dense_2_fu_1809_output_array_we0,
        output_array_d0 => grp_k2c_dense_2_fu_1809_output_array_d0,
        output_array_q0 => dense_1_output_array_q0,
        output_numel_read => reg_1937,
        input_array_address0 => grp_k2c_dense_2_fu_1809_input_array_address0,
        input_array_ce0 => grp_k2c_dense_2_fu_1809_input_array_ce0,
        input_array_q0 => dropout_2_output_arr_q0,
        input_ndim_read => batch_normalization_58_reg_3206,
        input_numel_read => batch_normalization_55_reg_3183,
        input_shape_address0 => grp_k2c_dense_2_fu_1809_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_2_fu_1809_input_shape_ce0,
        input_shape_q0 => dropout_2_output_sha_q0,
        kernel_array_address0 => grp_k2c_dense_2_fu_1809_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_2_fu_1809_kernel_array_ce0,
        kernel_array_q0 => dense_1_kernel_array_2_q0,
        kernel_ndim_read => dense_1_kernel_ndim,
        kernel_numel_read => dense_1_kernel_numel,
        kernel_shape_address0 => grp_k2c_dense_2_fu_1809_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_2_fu_1809_kernel_shape_ce0,
        kernel_shape_q0 => dense_1_kernel_shape_q0,
        kernel_shape_address1 => grp_k2c_dense_2_fu_1809_kernel_shape_address1,
        kernel_shape_ce1 => grp_k2c_dense_2_fu_1809_kernel_shape_ce1,
        kernel_shape_q1 => dense_1_kernel_shape_q1,
        bias_array_address0 => grp_k2c_dense_2_fu_1809_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_2_fu_1809_bias_array_ce0,
        bias_array_q0 => dense_1_bias_array_q0,
        bias_numel_read => dense_1_bias_numel,
        fwork_address0 => grp_k2c_dense_2_fu_1809_fwork_address0,
        fwork_ce0 => grp_k2c_dense_2_fu_1809_fwork_ce0,
        fwork_we0 => grp_k2c_dense_2_fu_1809_fwork_we0,
        fwork_d0 => grp_k2c_dense_2_fu_1809_fwork_d0,
        fwork_q0 => dense_1_fwork_q0,
        fwork_address1 => grp_k2c_dense_2_fu_1809_fwork_address1,
        fwork_ce1 => grp_k2c_dense_2_fu_1809_fwork_ce1,
        fwork_q1 => dense_1_fwork_q1);

    grp_k2c_dense_fu_1832 : component k2c_dense
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_dense_fu_1832_ap_start,
        ap_done => grp_k2c_dense_fu_1832_ap_done,
        ap_idle => grp_k2c_dense_fu_1832_ap_idle,
        ap_ready => grp_k2c_dense_fu_1832_ap_ready,
        output_array_address0 => grp_k2c_dense_fu_1832_output_array_address0,
        output_array_ce0 => grp_k2c_dense_fu_1832_output_array_ce0,
        output_array_we0 => grp_k2c_dense_fu_1832_output_array_we0,
        output_array_d0 => grp_k2c_dense_fu_1832_output_array_d0,
        output_array_q0 => dense_output_array_q0,
        input_array_address0 => grp_k2c_dense_fu_1832_input_array_address0,
        input_array_ce0 => grp_k2c_dense_fu_1832_input_array_ce0,
        input_array_q0 => dense_input_input_array_q0,
        input_ndim_read => dense_input_input_ndim,
        input_numel_read => dense_input_input_numel,
        input_shape_address0 => grp_k2c_dense_fu_1832_input_shape_address0,
        input_shape_ce0 => grp_k2c_dense_fu_1832_input_shape_ce0,
        input_shape_q0 => dense_input_input_shape_q0,
        kernel_array_address0 => grp_k2c_dense_fu_1832_kernel_array_address0,
        kernel_array_ce0 => grp_k2c_dense_fu_1832_kernel_array_ce0,
        kernel_array_q0 => dense_kernel_array_q0,
        kernel_shape_address0 => grp_k2c_dense_fu_1832_kernel_shape_address0,
        kernel_shape_ce0 => grp_k2c_dense_fu_1832_kernel_shape_ce0,
        kernel_shape_q0 => dense_kernel_shape_q0,
        kernel_shape_address1 => grp_k2c_dense_fu_1832_kernel_shape_address1,
        kernel_shape_ce1 => grp_k2c_dense_fu_1832_kernel_shape_ce1,
        kernel_shape_q1 => dense_kernel_shape_q1,
        bias_array_address0 => grp_k2c_dense_fu_1832_bias_array_address0,
        bias_array_ce0 => grp_k2c_dense_fu_1832_bias_array_ce0,
        bias_array_q0 => dense_bias_array_0_q0,
        fwork_address0 => grp_k2c_dense_fu_1832_fwork_address0,
        fwork_ce0 => grp_k2c_dense_fu_1832_fwork_ce0,
        fwork_we0 => grp_k2c_dense_fu_1832_fwork_we0,
        fwork_d0 => grp_k2c_dense_fu_1832_fwork_d0,
        fwork_q0 => dense_fwork_q0,
        fwork_address1 => grp_k2c_dense_fu_1832_fwork_address1,
        fwork_ce1 => grp_k2c_dense_fu_1832_fwork_ce1,
        fwork_q1 => dense_fwork_q1);

    grp_generic_tanh_float_s_fu_1851 : component generic_tanh_float_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_generic_tanh_float_s_fu_1851_ap_start,
        ap_done => grp_generic_tanh_float_s_fu_1851_ap_done,
        ap_idle => grp_generic_tanh_float_s_fu_1851_ap_idle,
        ap_ready => grp_generic_tanh_float_s_fu_1851_ap_ready,
        ap_ce => ap_const_logic_1,
        t_in => grp_generic_tanh_float_s_fu_1851_t_in,
        ap_return => grp_generic_tanh_float_s_fu_1851_ap_return);

    grp_k2c_batch_norm_fu_1866 : component k2c_batch_norm
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_k2c_batch_norm_fu_1866_ap_start,
        ap_done => grp_k2c_batch_norm_fu_1866_ap_done,
        ap_idle => grp_k2c_batch_norm_fu_1866_ap_idle,
        ap_ready => grp_k2c_batch_norm_fu_1866_ap_ready,
        outputs_array_address0 => grp_k2c_batch_norm_fu_1866_outputs_array_address0,
        outputs_array_ce0 => grp_k2c_batch_norm_fu_1866_outputs_array_ce0,
        outputs_array_we0 => grp_k2c_batch_norm_fu_1866_outputs_array_we0,
        outputs_array_d0 => grp_k2c_batch_norm_fu_1866_outputs_array_d0,
        inputs_array_address0 => grp_k2c_batch_norm_fu_1866_inputs_array_address0,
        inputs_array_ce0 => grp_k2c_batch_norm_fu_1866_inputs_array_ce0,
        inputs_array_q0 => grp_k2c_batch_norm_fu_1866_inputs_array_q0,
        inputs_ndim_read => grp_k2c_batch_norm_fu_1866_inputs_ndim_read,
        inputs_numel_read => grp_k2c_batch_norm_fu_1866_inputs_numel_read,
        inputs_shape_address0 => grp_k2c_batch_norm_fu_1866_inputs_shape_address0,
        inputs_shape_ce0 => grp_k2c_batch_norm_fu_1866_inputs_shape_ce0,
        inputs_shape_q0 => grp_k2c_batch_norm_fu_1866_inputs_shape_q0,
        mean_array_address0 => grp_k2c_batch_norm_fu_1866_mean_array_address0,
        mean_array_ce0 => grp_k2c_batch_norm_fu_1866_mean_array_ce0,
        mean_array_q0 => grp_k2c_batch_norm_fu_1866_mean_array_q0,
        stdev_array_address0 => grp_k2c_batch_norm_fu_1866_stdev_array_address0,
        stdev_array_ce0 => grp_k2c_batch_norm_fu_1866_stdev_array_ce0,
        stdev_array_q0 => grp_k2c_batch_norm_fu_1866_stdev_array_q0,
        gamma_array_address0 => grp_k2c_batch_norm_fu_1866_gamma_array_address0,
        gamma_array_ce0 => grp_k2c_batch_norm_fu_1866_gamma_array_ce0,
        gamma_array_q0 => grp_k2c_batch_norm_fu_1866_gamma_array_q0,
        beta_array_address0 => grp_k2c_batch_norm_fu_1866_beta_array_address0,
        beta_array_ce0 => grp_k2c_batch_norm_fu_1866_beta_array_ce0,
        beta_array_q0 => grp_k2c_batch_norm_fu_1866_beta_array_q0);

    face_classifier_cg8j_U153 : component face_classifier_cg8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_1893_p0,
        din1 => grp_fu_1893_p1,
        opcode => grp_fu_1893_opcode,
        dout => grp_fu_1893_p2);

    face_classifier_ccud_U154 : component face_classifier_ccud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => dense_2_output_array_q0,
        din1 => sum_1_reg_3472,
        dout => tmp_79_fu_1900_p2);

    face_classifier_chbi_U155 : component face_classifier_chbi
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv32_3F800000,
        din1 => sum_reg_1741,
        ce => ap_const_logic_1,
        dout => grp_fu_1906_p2);

    face_classifier_cqcK_U156 : component face_classifier_cqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => dense_2_output_array_q0,
        din1 => xmax1_reg_1720,
        opcode => ap_const_lv5_2,
        dout => tmp_12_fu_1912_p2);

    face_classifier_cbll_U157 : component face_classifier_cbll
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_const_lv32_0,
        din1 => grp_fu_1893_p2,
        dout => tmp_77_fu_1918_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp10_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp10_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_const_logic_1 = ap_condition_pp10_exit_iter0_state39) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone))) then 
                    ap_enable_reg_pp10_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    ap_enable_reg_pp10_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp10_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp10_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp10_exit_iter0_state39) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone))) then 
                    ap_enable_reg_pp10_iter1 <= (ap_const_logic_1 xor ap_condition_pp10_exit_iter0_state39);
                elsif ((ap_const_boolean_0 = ap_block_pp10_stage0_subdone)) then 
                    ap_enable_reg_pp10_iter1 <= ap_enable_reg_pp10_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    ap_enable_reg_pp10_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp12_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp12_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_const_logic_1 = ap_condition_pp12_exit_iter0_state47) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone))) then 
                    ap_enable_reg_pp12_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    ap_enable_reg_pp12_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp12_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp12_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp12_exit_iter0_state47) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone))) then 
                    ap_enable_reg_pp12_iter1 <= (ap_const_logic_1 xor ap_condition_pp12_exit_iter0_state47);
                elsif ((ap_const_boolean_0 = ap_block_pp12_stage0_subdone)) then 
                    ap_enable_reg_pp12_iter1 <= ap_enable_reg_pp12_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                    ap_enable_reg_pp12_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp13_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp13_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_const_logic_1 = ap_condition_pp13_exit_iter0_state50) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone))) then 
                    ap_enable_reg_pp13_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    ap_enable_reg_pp13_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp13_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp13_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp13_exit_iter0_state50) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone))) then 
                    ap_enable_reg_pp13_iter1 <= (ap_const_logic_1 xor ap_condition_pp13_exit_iter0_state50);
                elsif ((ap_const_boolean_0 = ap_block_pp13_stage0_subdone)) then 
                    ap_enable_reg_pp13_iter1 <= ap_enable_reg_pp13_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                    ap_enable_reg_pp13_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp14_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp14_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_const_logic_1 = ap_condition_pp14_exit_iter0_state53) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone))) then 
                    ap_enable_reg_pp14_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                    ap_enable_reg_pp14_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp14_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp14_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp14_exit_iter0_state53) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone))) then 
                    ap_enable_reg_pp14_iter1 <= (ap_const_logic_1 xor ap_condition_pp14_exit_iter0_state53);
                elsif ((ap_const_boolean_0 = ap_block_pp14_stage0_subdone)) then 
                    ap_enable_reg_pp14_iter1 <= ap_enable_reg_pp14_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                    ap_enable_reg_pp14_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp15_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp15_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp15_exit_iter0_state56) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone))) then 
                    ap_enable_reg_pp15_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp15_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp15_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp15_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp15_exit_iter0_state56) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone))) then 
                    ap_enable_reg_pp15_iter1 <= (ap_const_logic_1 xor ap_condition_pp15_exit_iter0_state56);
                elsif ((ap_const_boolean_0 = ap_block_pp15_stage0_subdone)) then 
                    ap_enable_reg_pp15_iter1 <= ap_enable_reg_pp15_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                    ap_enable_reg_pp15_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp17_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp17_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp17_exit_iter0_state65) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone))) then 
                    ap_enable_reg_pp17_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    ap_enable_reg_pp17_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp17_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp17_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp17_exit_iter0_state65) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone))) then 
                    ap_enable_reg_pp17_iter1 <= (ap_const_logic_1 xor ap_condition_pp17_exit_iter0_state65);
                elsif ((ap_const_boolean_0 = ap_block_pp17_stage0_subdone)) then 
                    ap_enable_reg_pp17_iter1 <= ap_enable_reg_pp17_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                    ap_enable_reg_pp17_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp18_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp18_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp18_exit_iter0_state68) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_subdone))) then 
                    ap_enable_reg_pp18_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                    ap_enable_reg_pp18_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp18_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp18_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp18_exit_iter0_state68) and (ap_const_boolean_0 = ap_block_pp18_stage0_subdone))) then 
                    ap_enable_reg_pp18_iter1 <= (ap_const_logic_1 xor ap_condition_pp18_exit_iter0_state68);
                elsif ((ap_const_boolean_0 = ap_block_pp18_stage0_subdone)) then 
                    ap_enable_reg_pp18_iter1 <= ap_enable_reg_pp18_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                    ap_enable_reg_pp18_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp19_exit_iter0_state75) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_subdone))) then 
                    ap_enable_reg_pp19_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp19_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp19_exit_iter0_state75)) then 
                        ap_enable_reg_pp19_iter1 <= (ap_const_logic_1 xor ap_condition_pp19_exit_iter0_state75);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp19_iter1 <= ap_enable_reg_pp19_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter2 <= ap_enable_reg_pp19_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter3 <= ap_enable_reg_pp19_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter4 <= ap_enable_reg_pp19_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter5 <= ap_enable_reg_pp19_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter6 <= ap_enable_reg_pp19_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp19_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp19_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) then 
                    ap_enable_reg_pp19_iter7 <= ap_enable_reg_pp19_iter6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp19_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp20_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp20_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp20_exit_iter0_state84) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_subdone))) then 
                    ap_enable_reg_pp20_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                    ap_enable_reg_pp20_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp20_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp20_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp20_exit_iter0_state84) and (ap_const_boolean_0 = ap_block_pp20_stage0_subdone))) then 
                    ap_enable_reg_pp20_iter1 <= (ap_const_logic_1 xor ap_condition_pp20_exit_iter0_state84);
                elsif ((ap_const_boolean_0 = ap_block_pp20_stage0_subdone)) then 
                    ap_enable_reg_pp20_iter1 <= ap_enable_reg_pp20_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                    ap_enable_reg_pp20_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp21_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp21_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp21_exit_iter0_state87) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_subdone))) then 
                    ap_enable_reg_pp21_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                    ap_enable_reg_pp21_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp21_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp21_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp21_exit_iter0_state87) and (ap_const_boolean_0 = ap_block_pp21_stage0_subdone))) then 
                    ap_enable_reg_pp21_iter1 <= (ap_const_logic_1 xor ap_condition_pp21_exit_iter0_state87);
                elsif ((ap_const_boolean_0 = ap_block_pp21_stage0_subdone)) then 
                    ap_enable_reg_pp21_iter1 <= ap_enable_reg_pp21_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                    ap_enable_reg_pp21_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp22_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp22_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp22_exit_iter0_state90) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_subdone))) then 
                    ap_enable_reg_pp22_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
                    ap_enable_reg_pp22_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp22_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp22_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp22_exit_iter0_state90) and (ap_const_boolean_0 = ap_block_pp22_stage0_subdone))) then 
                    ap_enable_reg_pp22_iter1 <= (ap_const_logic_1 xor ap_condition_pp22_exit_iter0_state90);
                elsif ((ap_const_boolean_0 = ap_block_pp22_stage0_subdone)) then 
                    ap_enable_reg_pp22_iter1 <= ap_enable_reg_pp22_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
                    ap_enable_reg_pp22_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp23_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp23_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp23_exit_iter0_state93) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_subdone))) then 
                    ap_enable_reg_pp23_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                    ap_enable_reg_pp23_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp23_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp23_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp23_exit_iter0_state93) and (ap_const_boolean_0 = ap_block_pp23_stage0_subdone))) then 
                    ap_enable_reg_pp23_iter1 <= (ap_const_logic_1 xor ap_condition_pp23_exit_iter0_state93);
                elsif ((ap_const_boolean_0 = ap_block_pp23_stage0_subdone)) then 
                    ap_enable_reg_pp23_iter1 <= ap_enable_reg_pp23_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                    ap_enable_reg_pp23_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp24_exit_iter0_state99) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_subdone))) then 
                    ap_enable_reg_pp24_iter0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp24_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp24_exit_iter0_state99)) then 
                        ap_enable_reg_pp24_iter1 <= (ap_const_logic_1 xor ap_condition_pp24_exit_iter0_state99);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp24_iter1 <= ap_enable_reg_pp24_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter2 <= ap_enable_reg_pp24_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter3 <= ap_enable_reg_pp24_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter4 <= ap_enable_reg_pp24_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter5 <= ap_enable_reg_pp24_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter6 <= ap_enable_reg_pp24_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp24_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp24_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) then 
                    ap_enable_reg_pp24_iter7 <= ap_enable_reg_pp24_iter6;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                    ap_enable_reg_pp24_iter7 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp25_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp25_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp25_exit_iter0_state108) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_subdone))) then 
                    ap_enable_reg_pp25_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
                    ap_enable_reg_pp25_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp25_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp25_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp25_exit_iter0_state108) and (ap_const_boolean_0 = ap_block_pp25_stage0_subdone))) then 
                    ap_enable_reg_pp25_iter1 <= (ap_const_logic_1 xor ap_condition_pp25_exit_iter0_state108);
                elsif ((ap_const_boolean_0 = ap_block_pp25_stage0_subdone)) then 
                    ap_enable_reg_pp25_iter1 <= ap_enable_reg_pp25_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
                    ap_enable_reg_pp25_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp26_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp26_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp26_exit_iter0_state111) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_subdone))) then 
                    ap_enable_reg_pp26_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
                    ap_enable_reg_pp26_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp26_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp26_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp26_exit_iter0_state111) and (ap_const_boolean_0 = ap_block_pp26_stage0_subdone))) then 
                    ap_enable_reg_pp26_iter1 <= (ap_const_logic_1 xor ap_condition_pp26_exit_iter0_state111);
                elsif ((ap_const_boolean_0 = ap_block_pp26_stage0_subdone)) then 
                    ap_enable_reg_pp26_iter1 <= ap_enable_reg_pp26_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
                    ap_enable_reg_pp26_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp27_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp27_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp27_exit_iter0_state114) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_subdone))) then 
                    ap_enable_reg_pp27_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                    ap_enable_reg_pp27_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp27_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp27_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp27_exit_iter0_state114) and (ap_const_boolean_0 = ap_block_pp27_stage0_subdone))) then 
                    ap_enable_reg_pp27_iter1 <= (ap_const_logic_1 xor ap_condition_pp27_exit_iter0_state114);
                elsif ((ap_const_boolean_0 = ap_block_pp27_stage0_subdone)) then 
                    ap_enable_reg_pp27_iter1 <= ap_enable_reg_pp27_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                    ap_enable_reg_pp27_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp28_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp28_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp28_exit_iter0_state117) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_subdone))) then 
                    ap_enable_reg_pp28_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
                    ap_enable_reg_pp28_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp28_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp28_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp28_exit_iter0_state117) and (ap_const_boolean_0 = ap_block_pp28_stage0_subdone))) then 
                    ap_enable_reg_pp28_iter1 <= (ap_const_logic_1 xor ap_condition_pp28_exit_iter0_state117);
                elsif ((ap_const_boolean_0 = ap_block_pp28_stage0_subdone)) then 
                    ap_enable_reg_pp28_iter1 <= ap_enable_reg_pp28_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
                    ap_enable_reg_pp28_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state10) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state10);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state18) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state18);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state21) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state21) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then 
                    ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state21);
                elsif ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_const_logic_1 = ap_condition_pp6_exit_iter0_state24) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_enable_reg_pp6_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp6_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp6_exit_iter0_state24) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then 
                    ap_enable_reg_pp6_iter1 <= (ap_const_logic_1 xor ap_condition_pp6_exit_iter0_state24);
                elsif ((ap_const_boolean_0 = ap_block_pp6_stage0_subdone)) then 
                    ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                    ap_enable_reg_pp6_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp7_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp7_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_const_logic_1 = ap_condition_pp7_exit_iter0_state27) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone))) then 
                    ap_enable_reg_pp7_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp7_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp7_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp7_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp7_exit_iter0_state27) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone))) then 
                    ap_enable_reg_pp7_iter1 <= (ap_const_logic_1 xor ap_condition_pp7_exit_iter0_state27);
                elsif ((ap_const_boolean_0 = ap_block_pp7_stage0_subdone)) then 
                    ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp7_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp9_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp9_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_const_logic_1 = ap_condition_pp9_exit_iter0_state36) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone))) then 
                    ap_enable_reg_pp9_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_enable_reg_pp9_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp9_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp9_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp9_exit_iter0_state36) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone))) then 
                    ap_enable_reg_pp9_iter1 <= (ap_const_logic_1 xor ap_condition_pp9_exit_iter0_state36);
                elsif ((ap_const_boolean_0 = ap_block_pp9_stage0_subdone)) then 
                    ap_enable_reg_pp9_iter1 <= ap_enable_reg_pp9_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    ap_enable_reg_pp9_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_tanh_float_s_fu_1851_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_tanh_float_s_fu_1851_ap_start_reg <= ap_const_logic_0;
            else
                if ((((exitcond25_fu_2552_p2 = ap_const_lv1_0) and (ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001)) or ((exitcond26_fu_2437_p2 = ap_const_lv1_0) and (ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001)))) then 
                    grp_generic_tanh_float_s_fu_1851_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_tanh_float_s_fu_1851_ap_ready = ap_const_logic_1)) then 
                    grp_generic_tanh_float_s_fu_1851_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_batch_norm_fu_1866_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_batch_norm_fu_1866_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state73))) then 
                    grp_k2c_batch_norm_fu_1866_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_batch_norm_fu_1866_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_batch_norm_fu_1866_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_1_fu_1786_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_1_fu_1786_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state119)) then 
                    grp_k2c_dense_1_fu_1786_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_1_fu_1786_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_1_fu_1786_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_2_fu_1809_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_2_fu_1809_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state95)) then 
                    grp_k2c_dense_2_fu_1809_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_2_fu_1809_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_2_fu_1809_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_k2c_dense_fu_1832_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_k2c_dense_fu_1832_ap_start_reg <= ap_const_logic_0;
            else
                if (((tmp_57_fu_2412_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
                    grp_k2c_dense_fu_1832_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_k2c_dense_fu_1832_ap_ready = ap_const_logic_1)) then 
                    grp_k2c_dense_fu_1832_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_1_reg_1654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond25_fu_2552_p2 = ap_const_lv1_0) and (ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001))) then 
                i_1_reg_1654 <= i_40_fu_2557_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                i_1_reg_1654 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    i_2_reg_1709_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
                i_2_reg_1709 <= i_41_reg_3439;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
                i_2_reg_1709 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    i_3_reg_1730_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_2658_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state123))) then 
                i_3_reg_1730 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
                i_3_reg_1730 <= i_42_reg_3452;
            end if; 
        end if;
    end process;

    i_4_reg_1753_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
                i_4_reg_1753 <= i_43_reg_3480;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state128)) then 
                i_4_reg_1753 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    i_reg_1599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond26_fu_2437_p2 = ap_const_lv1_0) and (ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001))) then 
                i_reg_1599 <= i_39_fu_2442_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then 
                i_reg_1599 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    invdar1_reg_1489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                invdar1_reg_1489 <= ap_const_lv11_0;
            elsif (((tmp_44_fu_2217_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                invdar1_reg_1489 <= indvarinc1_fu_2206_p2;
            end if; 
        end if;
    end process;

    invdar2_reg_1588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
                invdar2_reg_1588 <= ap_const_lv7_0;
            elsif (((tmp_57_fu_2412_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state71))) then 
                invdar2_reg_1588 <= indvarinc2_fu_2401_p2;
            end if; 
        end if;
    end process;

    invdar_reg_1390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                invdar_reg_1390 <= ap_const_lv19_0;
            elsif (((tmp_34_fu_2022_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                invdar_reg_1390 <= indvarinc_fu_2011_p2;
            end if; 
        end if;
    end process;

    j_10_reg_1500_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond13_fu_2235_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
                j_10_reg_1500 <= j_39_fu_2241_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
                j_10_reg_1500 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j_11_reg_1511_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then 
                j_11_reg_1511 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (exitcond12_fu_2252_p2 = ap_const_lv1_0) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0))) then 
                j_11_reg_1511 <= j_40_fu_2258_p2;
            end if; 
        end if;
    end process;

    j_12_reg_1522_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then 
                j_12_reg_1522 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (exitcond11_fu_2269_p2 = ap_const_lv1_0) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0))) then 
                j_12_reg_1522 <= j_41_fu_2275_p2;
            end if; 
        end if;
    end process;

    j_13_reg_1533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
                j_13_reg_1533 <= ap_const_lv4_0;
            elsif (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (exitcond10_fu_2286_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1))) then 
                j_13_reg_1533 <= j_42_fu_2292_p2;
            end if; 
        end if;
    end process;

    j_14_reg_1544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
                j_14_reg_1544 <= ap_const_lv4_0;
            elsif (((exitcond9_fu_2303_p2 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then 
                j_14_reg_1544 <= j_43_fu_2309_p2;
            end if; 
        end if;
    end process;

    j_15_reg_1555_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond8_fu_2332_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
                j_15_reg_1555 <= j_44_fu_2338_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                j_15_reg_1555 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_16_reg_1566_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond7_fu_2361_p2 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then 
                j_16_reg_1566 <= j_45_fu_2367_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
                j_16_reg_1566 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    j_17_reg_1577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond6_fu_2384_p2 = ap_const_lv1_0) and (ap_enable_reg_pp18_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then 
                j_17_reg_1577 <= j_46_fu_2390_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
                j_17_reg_1577 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_18_reg_1610_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_2452_p2 = ap_const_lv1_0) and (ap_enable_reg_pp20_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001))) then 
                j_18_reg_1610 <= j_47_fu_2458_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state83)) then 
                j_18_reg_1610 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_19_reg_1621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state86)) then 
                j_19_reg_1621 <= ap_const_lv19_0;
            elsif (((tmp_62_fu_2474_p2 = ap_const_lv1_1) and (ap_enable_reg_pp21_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_11001))) then 
                j_19_reg_1621 <= j_48_fu_2479_p2;
            end if; 
        end if;
    end process;

    j_1_reg_1368_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond23_fu_1977_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                j_1_reg_1368 <= j_29_fu_1983_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                j_1_reg_1368 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    j_20_reg_1632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
                j_20_reg_1632 <= ap_const_lv3_0;
            elsif (((exitcond4_fu_2485_p2 = ap_const_lv1_0) and (ap_enable_reg_pp22_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001))) then 
                j_20_reg_1632 <= j_49_fu_2491_p2;
            end if; 
        end if;
    end process;

    j_21_reg_1643_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state92)) then 
                j_21_reg_1643 <= ap_const_lv19_0;
            elsif (((tmp_65_fu_2512_p2 = ap_const_lv1_1) and (ap_enable_reg_pp23_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_11001))) then 
                j_21_reg_1643 <= j_50_fu_2517_p2;
            end if; 
        end if;
    end process;

    j_22_reg_1665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_2567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp25_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001))) then 
                j_22_reg_1665 <= j_51_fu_2573_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state107)) then 
                j_22_reg_1665 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_23_reg_1676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state110)) then 
                j_23_reg_1676 <= ap_const_lv19_0;
            elsif (((tmp_70_fu_2589_p2 = ap_const_lv1_1) and (ap_enable_reg_pp26_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_11001))) then 
                j_23_reg_1676 <= j_52_fu_2594_p2;
            end if; 
        end if;
    end process;

    j_24_reg_1687_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state113)) then 
                j_24_reg_1687 <= ap_const_lv3_0;
            elsif (((exitcond2_fu_2600_p2 = ap_const_lv1_0) and (ap_enable_reg_pp27_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001))) then 
                j_24_reg_1687 <= j_53_fu_2606_p2;
            end if; 
        end if;
    end process;

    j_25_reg_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state116)) then 
                j_25_reg_1698 <= ap_const_lv19_0;
            elsif (((tmp_73_fu_2627_p2 = ap_const_lv1_1) and (ap_enable_reg_pp28_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_11001))) then 
                j_25_reg_1698 <= j_54_fu_2632_p2;
            end if; 
        end if;
    end process;

    j_26_reg_1764_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
                j_26_reg_1764 <= j_55_reg_3493;
            elsif (((tmp_78_fu_2784_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state129))) then 
                j_26_reg_1764 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    j_27_reg_1775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_2805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state131))) then 
                j_27_reg_1775 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
                j_27_reg_1775 <= j_56_reg_3516;
            end if; 
        end if;
    end process;

    j_2_reg_1379_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                j_2_reg_1379 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond22_fu_1994_p2 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                j_2_reg_1379 <= j_30_fu_2000_p2;
            end if; 
        end if;
    end process;

    j_3_reg_1401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond21_fu_2040_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                j_3_reg_1401 <= j_31_fu_2046_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                j_3_reg_1401 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_4_reg_1412_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                j_4_reg_1412 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (exitcond20_fu_2057_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                j_4_reg_1412 <= j_32_fu_2063_p2;
            end if; 
        end if;
    end process;

    j_5_reg_1423_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                j_5_reg_1423 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (exitcond19_fu_2074_p2 = ap_const_lv1_0) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                j_5_reg_1423 <= j_33_fu_2080_p2;
            end if; 
        end if;
    end process;

    j_6_reg_1434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
                j_6_reg_1434 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (exitcond18_fu_2091_p2 = ap_const_lv1_0) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
                j_6_reg_1434 <= j_34_fu_2097_p2;
            end if; 
        end if;
    end process;

    j_7_reg_1445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                j_7_reg_1445 <= ap_const_lv7_0;
            elsif (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (exitcond17_fu_2108_p2 = ap_const_lv1_0) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0))) then 
                j_7_reg_1445 <= j_35_fu_2114_p2;
            end if; 
        end if;
    end process;

    j_8_reg_1456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond16_fu_2137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
                j_8_reg_1456 <= j_36_fu_2143_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                j_8_reg_1456 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    j_9_reg_1467_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (exitcond15_fu_2166_p2 = ap_const_lv1_0) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0))) then 
                j_9_reg_1467 <= j_37_fu_2172_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                j_9_reg_1467 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    j_reg_1357_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond24_fu_1960_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                j_reg_1357 <= j_28_fu_1966_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                j_reg_1357 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_s_reg_1478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (exitcond14_fu_2189_p2 = ap_const_lv1_0) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0))) then 
                j_s_reg_1478 <= j_38_fu_2195_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                j_s_reg_1478 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    sum_reg_1741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_2658_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state123))) then 
                sum_reg_1741 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
                sum_reg_1741 <= grp_fu_1893_p2;
            end if; 
        end if;
    end process;

    xmax1_reg_1720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state124)) then 
                xmax1_reg_1720 <= xmax_1_fu_2754_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state122)) then 
                xmax1_reg_1720 <= dense_2_output_array_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_34_fu_2022_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                batch_normalization_1(0) <= '1';
                batch_normalization_3(2) <= '1';
    batch_normalization_3(5) <= '1';
    batch_normalization_3(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_44_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                batch_normalization_12(1) <= '1';
    batch_normalization_12(3) <= '1';
                batch_normalization_9(0) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then
                    batch_normalization_55_reg_3183(2) <= batch_normalization_3(2);    batch_normalization_55_reg_3183(6 downto 5) <= batch_normalization_3(6 downto 5);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond26_fu_2437_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001))) then
                batch_normalization_56_reg_3200 <= i_cast_fu_2432_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001))) then
                batch_normalization_56_reg_3200_pp19_iter1_reg <= batch_normalization_56_reg_3200;
                exitcond26_reg_3191 <= exitcond26_fu_2437_p2;
                exitcond26_reg_3191_pp19_iter1_reg <= exitcond26_reg_3191;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp19_stage0_11001)) then
                batch_normalization_56_reg_3200_pp19_iter2_reg <= batch_normalization_56_reg_3200_pp19_iter1_reg;
                batch_normalization_56_reg_3200_pp19_iter3_reg <= batch_normalization_56_reg_3200_pp19_iter2_reg;
                batch_normalization_56_reg_3200_pp19_iter4_reg <= batch_normalization_56_reg_3200_pp19_iter3_reg;
                batch_normalization_56_reg_3200_pp19_iter5_reg <= batch_normalization_56_reg_3200_pp19_iter4_reg;
                batch_normalization_56_reg_3200_pp19_iter6_reg <= batch_normalization_56_reg_3200_pp19_iter5_reg;
                exitcond26_reg_3191_pp19_iter2_reg <= exitcond26_reg_3191_pp19_iter1_reg;
                exitcond26_reg_3191_pp19_iter3_reg <= exitcond26_reg_3191_pp19_iter2_reg;
                exitcond26_reg_3191_pp19_iter4_reg <= exitcond26_reg_3191_pp19_iter3_reg;
                exitcond26_reg_3191_pp19_iter5_reg <= exitcond26_reg_3191_pp19_iter4_reg;
                exitcond26_reg_3191_pp19_iter6_reg <= exitcond26_reg_3191_pp19_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state83)) then
                    batch_normalization_58_reg_3206(0) <= batch_normalization_1(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then
                    batch_normalization_63_reg_3307(1) <= batch_normalization_12(1);    batch_normalization_63_reg_3307(3) <= batch_normalization_12(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond25_fu_2552_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001))) then
                batch_normalization_64_reg_3324 <= i_1_cast_fu_2547_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001))) then
                batch_normalization_64_reg_3324_pp24_iter1_reg <= batch_normalization_64_reg_3324;
                exitcond25_reg_3315 <= exitcond25_fu_2552_p2;
                exitcond25_reg_3315_pp24_iter1_reg <= exitcond25_reg_3315;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp24_stage0_11001)) then
                batch_normalization_64_reg_3324_pp24_iter2_reg <= batch_normalization_64_reg_3324_pp24_iter1_reg;
                batch_normalization_64_reg_3324_pp24_iter3_reg <= batch_normalization_64_reg_3324_pp24_iter2_reg;
                batch_normalization_64_reg_3324_pp24_iter4_reg <= batch_normalization_64_reg_3324_pp24_iter3_reg;
                batch_normalization_64_reg_3324_pp24_iter5_reg <= batch_normalization_64_reg_3324_pp24_iter4_reg;
                batch_normalization_64_reg_3324_pp24_iter6_reg <= batch_normalization_64_reg_3324_pp24_iter5_reg;
                exitcond25_reg_3315_pp24_iter2_reg <= exitcond25_reg_3315_pp24_iter1_reg;
                exitcond25_reg_3315_pp24_iter3_reg <= exitcond25_reg_3315_pp24_iter2_reg;
                exitcond25_reg_3315_pp24_iter4_reg <= exitcond25_reg_3315_pp24_iter3_reg;
                exitcond25_reg_3315_pp24_iter5_reg <= exitcond25_reg_3315_pp24_iter4_reg;
                exitcond25_reg_3315_pp24_iter6_reg <= exitcond25_reg_3315_pp24_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state107)) then
                    batch_normalization_66_reg_3330(0) <= batch_normalization_9(0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                dense_1_bias_numel(1) <= '1';
    dense_1_bias_numel(3) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state33)) then
                dense_1_kernel_ndim(1) <= '1';
                dense_1_kernel_numel(3) <= '1';
    dense_1_kernel_numel(5) <= '1';
    dense_1_kernel_numel(6) <= '1';
    dense_1_kernel_numel(7) <= '1';
    dense_1_kernel_numel(8) <= '1';
    dense_1_kernel_numel(9) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                dense_1_output_ndim(0) <= '1';
                dense_1_output_numel(1) <= '1';
    dense_1_output_numel(3) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                dense_2_bias_numel(1) <= '1';
    dense_2_bias_numel(2) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                dense_2_kernel_ndim(1) <= '1';
                dense_2_kernel_numel(2) <= '1';
    dense_2_kernel_numel(3) <= '1';
    dense_2_kernel_numel(4) <= '1';
    dense_2_kernel_numel(5) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_75_fu_2767_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state125))) then
                    dense_2_output_array_3_reg_3457(2 downto 0) <= i_3_cast_fu_2762_p1(19 - 1 downto 0)(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_78_fu_2784_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state129))) then
                    dense_2_output_array_5_reg_3485(2 downto 0) <= i_4_cast_fu_2779_p1(19 - 1 downto 0)(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state58)) then
                dense_2_output_ndim <= ap_const_lv1_1;
                dense_2_output_numel(1) <= '1';
    dense_2_output_numel(2) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                dense_output_ndim(0) <= '1';
                dense_output_numel(2) <= '1';
    dense_output_numel(5) <= '1';
    dense_output_numel(6) <= '1';
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0))) then
                exitcond10_reg_3081 <= exitcond10_fu_2286_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0))) then
                exitcond11_reg_3062 <= exitcond11_fu_2269_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0))) then
                exitcond12_reg_3043 <= exitcond12_fu_2252_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0))) then
                exitcond14_reg_3008 <= exitcond14_fu_2189_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0))) then
                exitcond15_reg_2989 <= exitcond15_fu_2166_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0))) then
                exitcond17_reg_2962 <= exitcond17_fu_2108_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then
                exitcond18_reg_2943 <= exitcond18_fu_2091_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                exitcond19_reg_2924 <= exitcond19_fu_2074_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                exitcond20_reg_2905 <= exitcond20_fu_2057_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond22_reg_2870 <= exitcond22_fu_1994_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001))) then
                exitcond2_reg_3373 <= exitcond2_fu_2600_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001))) then
                exitcond3_reg_3335 <= exitcond3_fu_2567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001))) then
                exitcond4_reg_3249 <= exitcond4_fu_2485_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001))) then
                exitcond5_reg_3211 <= exitcond5_fu_2452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then
                exitcond6_reg_3146 <= exitcond6_fu_2384_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then
                exitcond7_reg_3127 <= exitcond7_fu_2361_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then
                exitcond9_reg_3100 <= exitcond9_fu_2303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_2658_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state123))) then
                i_41_reg_3439 <= i_41_fu_2664_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state125)) then
                i_42_reg_3452 <= i_42_fu_2773_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state129)) then
                i_43_reg_3480 <= i_43_fu_2790_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state131)) then
                j_55_reg_3493 <= j_55_fu_2811_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state133)) then
                j_56_reg_3516 <= j_56_fu_2838_p2;
                tmp_81_reg_3508 <= tmp_81_fu_2827_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state97) or (ap_const_logic_1 = ap_CS_fsm_state95))) then
                    reg_1937(1) <= dense_1_output_numel(1);    reg_1937(3) <= dense_1_output_numel(3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state119) or ((tmp_78_fu_2784_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state129)))) then
                    reg_1943(2 downto 1) <= dense_2_output_numel(2 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state128)) then
                sum_1_reg_3472 <= grp_fu_1906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond22_fu_1994_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                    tmp_35_reg_2879(6 downto 0) <= tmp_35_fu_2006_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (exitcond20_fu_2057_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                    tmp_37_reg_2914(6 downto 0) <= tmp_37_fu_2069_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (exitcond19_fu_2074_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                    tmp_38_reg_2933(6 downto 0) <= tmp_38_fu_2086_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (exitcond18_fu_2091_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then
                    tmp_39_reg_2952(6 downto 0) <= tmp_39_fu_2103_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (exitcond17_fu_2108_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0))) then
                    tmp_40_reg_2971(6 downto 0) <= tmp_40_fu_2120_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (exitcond15_fu_2166_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0))) then
                    tmp_42_reg_2998(9 downto 0) <= tmp_42_fu_2178_p1(9 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (exitcond14_fu_2189_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0))) then
                    tmp_45_reg_3017(3 downto 0) <= tmp_45_fu_2201_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (exitcond12_fu_2252_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0))) then
                    tmp_47_reg_3052(3 downto 0) <= tmp_47_fu_2264_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (exitcond11_fu_2269_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0))) then
                    tmp_49_reg_3071(3 downto 0) <= tmp_49_fu_2281_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (exitcond10_fu_2286_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0))) then
                    tmp_51_reg_3090(3 downto 0) <= tmp_51_fu_2298_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond9_fu_2303_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then
                    tmp_52_reg_3109(3 downto 0) <= tmp_52_fu_2315_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond7_fu_2361_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then
                    tmp_54_reg_3136(5 downto 0) <= tmp_54_fu_2373_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond6_fu_2384_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then
                    tmp_55_reg_3155(2 downto 0) <= tmp_55_fu_2396_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond5_fu_2452_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001))) then
                    tmp_60_reg_3220(2 downto 0) <= tmp_60_fu_2464_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_11001))) then
                    tmp_61_reg_3230(18 downto 0) <= tmp_61_fu_2469_p1(18 downto 0);
                tmp_62_reg_3235 <= tmp_62_fu_2474_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond4_fu_2485_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001))) then
                    tmp_63_reg_3258(2 downto 0) <= tmp_63_fu_2497_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_11001))) then
                    tmp_64_reg_3268(18 downto 0) <= tmp_64_fu_2507_p1(18 downto 0);
                tmp_65_reg_3273 <= tmp_65_fu_2512_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond3_fu_2567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001))) then
                    tmp_68_reg_3344(2 downto 0) <= tmp_68_fu_2579_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_11001))) then
                    tmp_69_reg_3354(18 downto 0) <= tmp_69_fu_2584_p1(18 downto 0);
                tmp_70_reg_3359 <= tmp_70_fu_2589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2_fu_2600_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001))) then
                    tmp_71_reg_3382(2 downto 0) <= tmp_71_fu_2612_p1(2 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_11001))) then
                    tmp_72_reg_3392(18 downto 0) <= tmp_72_fu_2622_p1(18 downto 0);
                tmp_73_reg_3397 <= tmp_73_fu_2627_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state126)) then
                tmp_77_reg_3462 <= tmp_77_fu_1918_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_2805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state131))) then
                    tmp_80_reg_3498(2 downto 0) <= tmp_80_fu_2817_p1(2 downto 0);
            end if;
        end if;
    end process;
    dense_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_output_numel(1 downto 0) <= "00";
    dense_output_numel(4 downto 3) <= "00";
    dense_output_numel(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    batch_normalization_1(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    batch_normalization_3(1 downto 0) <= "00";
    batch_normalization_3(4 downto 3) <= "00";
    batch_normalization_3(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    dense_1_output_ndim(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    dense_1_output_numel(0) <= '0';
    dense_1_output_numel(2 downto 2) <= "0";
    dense_1_output_numel(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    dense_1_kernel_ndim(0) <= '0';
    dense_1_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_1_kernel_numel(2 downto 0) <= "000";
    dense_1_kernel_numel(4 downto 4) <= "0";
    dense_1_kernel_numel(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    dense_1_bias_numel(0) <= '0';
    dense_1_bias_numel(2 downto 2) <= "0";
    dense_1_bias_numel(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    batch_normalization_9(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    batch_normalization_12(0) <= '0';
    batch_normalization_12(2 downto 2) <= "0";
    batch_normalization_12(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    dense_2_output_numel(0) <= '0';
    dense_2_output_numel(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    dense_2_kernel_ndim(0) <= '0';
    dense_2_kernel_ndim(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    dense_2_kernel_numel(1 downto 0) <= "00";
    dense_2_kernel_numel(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    dense_2_bias_numel(0) <= '0';
    dense_2_bias_numel(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    reg_1937(0) <= '0';
    reg_1937(2 downto 2) <= "0";
    reg_1937(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    reg_1943(0) <= '0';
    reg_1943(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_35_reg_2879(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_37_reg_2914(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_38_reg_2933(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_39_reg_2952(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_40_reg_2971(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    tmp_42_reg_2998(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    tmp_45_reg_3017(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_47_reg_3052(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_49_reg_3071(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_51_reg_3090(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_52_reg_3109(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    tmp_54_reg_3136(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_55_reg_3155(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    batch_normalization_55_reg_3183(1 downto 0) <= "00";
    batch_normalization_55_reg_3183(4 downto 3) <= "00";
    batch_normalization_55_reg_3183(63 downto 7) <= "000000000000000000000000000000000000000000000000000000000";
    batch_normalization_58_reg_3206(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    tmp_60_reg_3220(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_61_reg_3230(63 downto 19) <= "000000000000000000000000000000000000000000000";
    tmp_63_reg_3258(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_64_reg_3268(63 downto 19) <= "000000000000000000000000000000000000000000000";
    batch_normalization_63_reg_3307(0) <= '0';
    batch_normalization_63_reg_3307(2 downto 2) <= "0";
    batch_normalization_63_reg_3307(63 downto 4) <= "000000000000000000000000000000000000000000000000000000000000";
    batch_normalization_66_reg_3330(63 downto 1) <= "000000000000000000000000000000000000000000000000000000000000000";
    tmp_68_reg_3344(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_69_reg_3354(63 downto 19) <= "000000000000000000000000000000000000000000000";
    tmp_71_reg_3382(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";
    tmp_72_reg_3392(63 downto 19) <= "000000000000000000000000000000000000000000000";
    dense_2_output_array_3_reg_3457(18 downto 3) <= "0000000000000000";
    dense_2_output_array_5_reg_3485(18 downto 3) <= "0000000000000000";
    tmp_80_reg_3498(63 downto 3) <= "0000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state129, tmp_78_fu_2784_p2, ap_CS_fsm_state4, ap_CS_fsm_state8, exitcond22_fu_1994_p2, ap_enable_reg_pp2_iter0, ap_CS_fsm_state13, ap_CS_fsm_state16, exitcond20_fu_2057_p2, ap_enable_reg_pp4_iter0, exitcond19_fu_2074_p2, ap_enable_reg_pp5_iter0, exitcond18_fu_2091_p2, ap_enable_reg_pp6_iter0, exitcond17_fu_2108_p2, ap_enable_reg_pp7_iter0, ap_CS_fsm_state32, exitcond15_fu_2166_p2, ap_enable_reg_pp9_iter0, exitcond14_fu_2189_p2, ap_enable_reg_pp10_iter0, ap_CS_fsm_state42, ap_CS_fsm_state45, exitcond12_fu_2252_p2, ap_enable_reg_pp12_iter0, exitcond11_fu_2269_p2, ap_enable_reg_pp13_iter0, exitcond10_fu_2286_p2, ap_enable_reg_pp14_iter0, exitcond9_fu_2303_p2, ap_enable_reg_pp15_iter0, ap_CS_fsm_state61, exitcond7_fu_2361_p2, ap_enable_reg_pp17_iter0, exitcond6_fu_2384_p2, ap_enable_reg_pp18_iter0, ap_CS_fsm_state71, ap_CS_fsm_state74, grp_k2c_batch_norm_fu_1866_ap_done, exitcond26_fu_2437_p2, ap_enable_reg_pp19_iter0, exitcond5_fu_2452_p2, ap_enable_reg_pp20_iter0, tmp_62_fu_2474_p2, ap_enable_reg_pp21_iter0, exitcond4_fu_2485_p2, ap_enable_reg_pp22_iter0, tmp_65_fu_2512_p2, ap_enable_reg_pp23_iter0, ap_CS_fsm_state98, exitcond25_fu_2552_p2, ap_enable_reg_pp24_iter0, exitcond3_fu_2567_p2, ap_enable_reg_pp25_iter0, tmp_70_fu_2589_p2, ap_enable_reg_pp26_iter0, exitcond2_fu_2600_p2, ap_enable_reg_pp27_iter0, tmp_73_fu_2627_p2, ap_enable_reg_pp28_iter0, ap_CS_fsm_state123, exitcond1_fu_2658_p2, ap_CS_fsm_state125, tmp_75_fu_2767_p2, ap_CS_fsm_state131, exitcond_fu_2805_p2, ap_CS_fsm_state133, tmp_82_fu_2832_p2, ap_block_pp2_stage0_subdone, ap_block_pp4_stage0_subdone, ap_block_pp5_stage0_subdone, ap_block_pp6_stage0_subdone, ap_block_pp7_stage0_subdone, ap_block_pp9_stage0_subdone, ap_block_pp10_stage0_subdone, ap_block_pp12_stage0_subdone, ap_block_pp13_stage0_subdone, ap_block_pp14_stage0_subdone, ap_block_pp15_stage0_subdone, ap_block_pp17_stage0_subdone, ap_block_pp18_stage0_subdone, ap_block_pp19_stage0_subdone, ap_enable_reg_pp19_iter1, ap_enable_reg_pp19_iter6, ap_enable_reg_pp19_iter7, ap_block_pp20_stage0_subdone, ap_block_pp21_stage0_subdone, ap_block_pp22_stage0_subdone, ap_block_pp23_stage0_subdone, ap_block_pp24_stage0_subdone, ap_enable_reg_pp24_iter1, ap_enable_reg_pp24_iter6, ap_enable_reg_pp24_iter7, ap_block_pp25_stage0_subdone, ap_block_pp26_stage0_subdone, ap_block_pp27_stage0_subdone, ap_block_pp28_stage0_subdone, grp_k2c_dense_1_fu_1786_ap_done, grp_k2c_dense_2_fu_1809_ap_done, grp_k2c_dense_fu_1832_ap_done, exitcond24_fu_1960_p2, exitcond23_fu_1977_p2, tmp_34_fu_2022_p2, exitcond21_fu_2040_p2, exitcond16_fu_2137_p2, tmp_44_fu_2217_p2, exitcond13_fu_2235_p2, exitcond8_fu_2332_p2, tmp_57_fu_2412_p2, ap_CS_fsm_state120, ap_CS_fsm_state96, ap_CS_fsm_state72)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((exitcond24_fu_1960_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((exitcond23_fu_1977_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((exitcond22_fu_1994_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((exitcond22_fu_1994_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((tmp_34_fu_2022_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((exitcond21_fu_2040_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((exitcond20_fu_2057_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((exitcond20_fu_2057_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
            when ap_ST_fsm_pp5_stage0 => 
                if (not(((exitcond19_fu_2074_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif (((exitcond19_fu_2074_p2 = ap_const_lv1_1) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
            when ap_ST_fsm_pp6_stage0 => 
                if (not(((exitcond18_fu_2091_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                elsif (((exitcond18_fu_2091_p2 = ap_const_lv1_1) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp6_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp6_stage0;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
            when ap_ST_fsm_pp7_stage0 => 
                if (not(((exitcond17_fu_2108_p2 = ap_const_lv1_1) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
                elsif (((exitcond17_fu_2108_p2 = ap_const_lv1_1) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp7_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp7_stage0;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                if (((exitcond16_fu_2137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then
                    ap_NS_fsm <= ap_ST_fsm_state32;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
            when ap_ST_fsm_pp9_stage0 => 
                if (not(((exitcond15_fu_2166_p2 = ap_const_lv1_1) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
                elsif (((exitcond15_fu_2166_p2 = ap_const_lv1_1) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp9_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state38;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp9_stage0;
                end if;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
            when ap_ST_fsm_pp10_stage0 => 
                if (not(((exitcond14_fu_2189_p2 = ap_const_lv1_1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
                elsif (((exitcond14_fu_2189_p2 = ap_const_lv1_1) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp10_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp10_stage0;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                if (((tmp_44_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((exitcond13_fu_2235_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state45;
                else
                    ap_NS_fsm <= ap_ST_fsm_state46;
                end if;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
            when ap_ST_fsm_pp12_stage0 => 
                if (not(((exitcond12_fu_2252_p2 = ap_const_lv1_1) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
                elsif (((exitcond12_fu_2252_p2 = ap_const_lv1_1) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp12_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state49;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp12_stage0;
                end if;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
            when ap_ST_fsm_pp13_stage0 => 
                if (not(((exitcond11_fu_2269_p2 = ap_const_lv1_1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
                elsif (((exitcond11_fu_2269_p2 = ap_const_lv1_1) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp13_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp13_stage0;
                end if;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
            when ap_ST_fsm_pp14_stage0 => 
                if (not(((exitcond10_fu_2286_p2 = ap_const_lv1_1) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
                elsif (((exitcond10_fu_2286_p2 = ap_const_lv1_1) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp14_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp14_stage0;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
            when ap_ST_fsm_pp15_stage0 => 
                if (not(((exitcond9_fu_2303_p2 = ap_const_lv1_1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
                elsif (((exitcond9_fu_2303_p2 = ap_const_lv1_1) and (ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp15_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp15_stage0;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((exitcond8_fu_2332_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state61;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
            when ap_ST_fsm_pp17_stage0 => 
                if (not(((exitcond7_fu_2361_p2 = ap_const_lv1_1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
                elsif (((exitcond7_fu_2361_p2 = ap_const_lv1_1) and (ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp17_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp17_stage0;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_pp18_stage0;
            when ap_ST_fsm_pp18_stage0 => 
                if (not(((exitcond6_fu_2384_p2 = ap_const_lv1_1) and (ap_enable_reg_pp18_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp18_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp18_stage0;
                elsif (((exitcond6_fu_2384_p2 = ap_const_lv1_1) and (ap_enable_reg_pp18_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp18_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state70;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp18_stage0;
                end if;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if (((tmp_57_fu_2412_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((grp_k2c_dense_fu_1832_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state74) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp19_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state74;
                end if;
            when ap_ST_fsm_pp19_stage0 => 
                if ((not(((exitcond26_fu_2437_p2 = ap_const_lv1_1) and (ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_enable_reg_pp19_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp19_stage0_subdone))) and not(((ap_enable_reg_pp19_iter7 = ap_const_logic_1) and (ap_enable_reg_pp19_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp19_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp19_stage0;
                elsif ((((ap_enable_reg_pp19_iter7 = ap_const_logic_1) and (ap_enable_reg_pp19_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp19_stage0_subdone)) or ((exitcond26_fu_2437_p2 = ap_const_lv1_1) and (ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_enable_reg_pp19_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp19_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state83;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp19_stage0;
                end if;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_pp20_stage0;
            when ap_ST_fsm_pp20_stage0 => 
                if (not(((exitcond5_fu_2452_p2 = ap_const_lv1_1) and (ap_enable_reg_pp20_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp20_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp20_stage0;
                elsif (((exitcond5_fu_2452_p2 = ap_const_lv1_1) and (ap_enable_reg_pp20_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp20_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state86;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp20_stage0;
                end if;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_pp21_stage0;
            when ap_ST_fsm_pp21_stage0 => 
                if (not(((tmp_62_fu_2474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp21_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp21_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp21_stage0;
                elsif (((tmp_62_fu_2474_p2 = ap_const_lv1_0) and (ap_enable_reg_pp21_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp21_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state89;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp21_stage0;
                end if;
            when ap_ST_fsm_state89 => 
                ap_NS_fsm <= ap_ST_fsm_pp22_stage0;
            when ap_ST_fsm_pp22_stage0 => 
                if (not(((exitcond4_fu_2485_p2 = ap_const_lv1_1) and (ap_enable_reg_pp22_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp22_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp22_stage0;
                elsif (((exitcond4_fu_2485_p2 = ap_const_lv1_1) and (ap_enable_reg_pp22_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp22_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state92;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp22_stage0;
                end if;
            when ap_ST_fsm_state92 => 
                ap_NS_fsm <= ap_ST_fsm_pp23_stage0;
            when ap_ST_fsm_pp23_stage0 => 
                if (not(((tmp_65_fu_2512_p2 = ap_const_lv1_0) and (ap_enable_reg_pp23_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp23_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp23_stage0;
                elsif (((tmp_65_fu_2512_p2 = ap_const_lv1_0) and (ap_enable_reg_pp23_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp23_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state95;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp23_stage0;
                end if;
            when ap_ST_fsm_state95 => 
                ap_NS_fsm <= ap_ST_fsm_state96;
            when ap_ST_fsm_state96 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state96) and (grp_k2c_dense_2_fu_1809_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state97;
                else
                    ap_NS_fsm <= ap_ST_fsm_state96;
                end if;
            when ap_ST_fsm_state97 => 
                ap_NS_fsm <= ap_ST_fsm_state98;
            when ap_ST_fsm_state98 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state98) and (grp_k2c_batch_norm_fu_1866_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp24_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state98;
                end if;
            when ap_ST_fsm_pp24_stage0 => 
                if ((not(((exitcond25_fu_2552_p2 = ap_const_lv1_1) and (ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_enable_reg_pp24_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp24_stage0_subdone))) and not(((ap_enable_reg_pp24_iter7 = ap_const_logic_1) and (ap_enable_reg_pp24_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp24_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp24_stage0;
                elsif ((((ap_enable_reg_pp24_iter7 = ap_const_logic_1) and (ap_enable_reg_pp24_iter6 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp24_stage0_subdone)) or ((exitcond25_fu_2552_p2 = ap_const_lv1_1) and (ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_enable_reg_pp24_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp24_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state107;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp24_stage0;
                end if;
            when ap_ST_fsm_state107 => 
                ap_NS_fsm <= ap_ST_fsm_pp25_stage0;
            when ap_ST_fsm_pp25_stage0 => 
                if (not(((exitcond3_fu_2567_p2 = ap_const_lv1_1) and (ap_enable_reg_pp25_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp25_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp25_stage0;
                elsif (((exitcond3_fu_2567_p2 = ap_const_lv1_1) and (ap_enable_reg_pp25_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp25_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state110;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp25_stage0;
                end if;
            when ap_ST_fsm_state110 => 
                ap_NS_fsm <= ap_ST_fsm_pp26_stage0;
            when ap_ST_fsm_pp26_stage0 => 
                if (not(((tmp_70_fu_2589_p2 = ap_const_lv1_0) and (ap_enable_reg_pp26_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp26_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp26_stage0;
                elsif (((tmp_70_fu_2589_p2 = ap_const_lv1_0) and (ap_enable_reg_pp26_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp26_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state113;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp26_stage0;
                end if;
            when ap_ST_fsm_state113 => 
                ap_NS_fsm <= ap_ST_fsm_pp27_stage0;
            when ap_ST_fsm_pp27_stage0 => 
                if (not(((exitcond2_fu_2600_p2 = ap_const_lv1_1) and (ap_enable_reg_pp27_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp27_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp27_stage0;
                elsif (((exitcond2_fu_2600_p2 = ap_const_lv1_1) and (ap_enable_reg_pp27_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp27_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state116;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp27_stage0;
                end if;
            when ap_ST_fsm_state116 => 
                ap_NS_fsm <= ap_ST_fsm_pp28_stage0;
            when ap_ST_fsm_pp28_stage0 => 
                if (not(((tmp_73_fu_2627_p2 = ap_const_lv1_0) and (ap_enable_reg_pp28_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp28_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp28_stage0;
                elsif (((tmp_73_fu_2627_p2 = ap_const_lv1_0) and (ap_enable_reg_pp28_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp28_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state119;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp28_stage0;
                end if;
            when ap_ST_fsm_state119 => 
                ap_NS_fsm <= ap_ST_fsm_state120;
            when ap_ST_fsm_state120 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state120) and (grp_k2c_dense_1_fu_1786_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state121;
                else
                    ap_NS_fsm <= ap_ST_fsm_state120;
                end if;
            when ap_ST_fsm_state121 => 
                ap_NS_fsm <= ap_ST_fsm_state122;
            when ap_ST_fsm_state122 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state123 => 
                if (((exitcond1_fu_2658_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state123))) then
                    ap_NS_fsm <= ap_ST_fsm_state125;
                else
                    ap_NS_fsm <= ap_ST_fsm_state124;
                end if;
            when ap_ST_fsm_state124 => 
                ap_NS_fsm <= ap_ST_fsm_state123;
            when ap_ST_fsm_state125 => 
                if (((tmp_75_fu_2767_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state125))) then
                    ap_NS_fsm <= ap_ST_fsm_state128;
                else
                    ap_NS_fsm <= ap_ST_fsm_state126;
                end if;
            when ap_ST_fsm_state126 => 
                ap_NS_fsm <= ap_ST_fsm_state127;
            when ap_ST_fsm_state127 => 
                ap_NS_fsm <= ap_ST_fsm_state125;
            when ap_ST_fsm_state128 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state129 => 
                if (((tmp_78_fu_2784_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state129))) then
                    ap_NS_fsm <= ap_ST_fsm_state131;
                else
                    ap_NS_fsm <= ap_ST_fsm_state130;
                end if;
            when ap_ST_fsm_state130 => 
                ap_NS_fsm <= ap_ST_fsm_state129;
            when ap_ST_fsm_state131 => 
                if (((exitcond_fu_2805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state131))) then
                    ap_NS_fsm <= ap_ST_fsm_state133;
                else
                    ap_NS_fsm <= ap_ST_fsm_state132;
                end if;
            when ap_ST_fsm_state132 => 
                ap_NS_fsm <= ap_ST_fsm_state131;
            when ap_ST_fsm_state133 => 
                if (((tmp_82_fu_2832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state133))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state134;
                end if;
            when ap_ST_fsm_state134 => 
                ap_NS_fsm <= ap_ST_fsm_state133;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    activation_1_output_1_address0_assign_proc : process(tmp_61_reg_3230, ap_CS_fsm_pp21_stage0, tmp_64_fu_2507_p1, ap_CS_fsm_pp23_stage0, ap_enable_reg_pp23_iter0, ap_enable_reg_pp21_iter1, ap_block_pp21_stage0, ap_block_pp23_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp23_stage0) and (ap_enable_reg_pp23_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0))) then 
            activation_1_output_1_address0 <= tmp_64_fu_2507_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp21_stage0) and (ap_enable_reg_pp21_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0))) then 
            activation_1_output_1_address0 <= tmp_61_reg_3230(19 - 1 downto 0);
        else 
            activation_1_output_1_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    activation_1_output_1_ce0_assign_proc : process(ap_CS_fsm_pp21_stage0, ap_block_pp21_stage0_11001, ap_CS_fsm_pp23_stage0, ap_block_pp23_stage0_11001, ap_enable_reg_pp23_iter0, ap_enable_reg_pp21_iter1)
    begin
        if ((((ap_enable_reg_pp23_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_11001)) or ((ap_enable_reg_pp21_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_11001)))) then 
            activation_1_output_1_ce0 <= ap_const_logic_1;
        else 
            activation_1_output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_1_output_1_we0_assign_proc : process(ap_CS_fsm_pp21_stage0, ap_block_pp21_stage0_11001, tmp_62_reg_3235, ap_enable_reg_pp21_iter1)
    begin
        if (((tmp_62_reg_3235 = ap_const_lv1_1) and (ap_enable_reg_pp21_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_11001))) then 
            activation_1_output_1_we0 <= ap_const_logic_1;
        else 
            activation_1_output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_1_output_s_address0_assign_proc : process(ap_CS_fsm_pp20_stage0, tmp_60_reg_3220, ap_CS_fsm_pp22_stage0, ap_enable_reg_pp22_iter0, tmp_63_fu_2497_p1, ap_enable_reg_pp20_iter1, ap_block_pp20_stage0, ap_block_pp22_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp22_stage0) and (ap_enable_reg_pp22_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0))) then 
            activation_1_output_s_address0 <= tmp_63_fu_2497_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp20_stage0) and (ap_enable_reg_pp20_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0))) then 
            activation_1_output_s_address0 <= tmp_60_reg_3220(3 - 1 downto 0);
        else 
            activation_1_output_s_address0 <= "XXX";
        end if; 
    end process;


    activation_1_output_s_ce0_assign_proc : process(ap_CS_fsm_pp20_stage0, ap_block_pp20_stage0_11001, ap_CS_fsm_pp22_stage0, ap_block_pp22_stage0_11001, ap_enable_reg_pp22_iter0, ap_enable_reg_pp20_iter1)
    begin
        if ((((ap_enable_reg_pp22_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001)) or ((ap_enable_reg_pp20_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001)))) then 
            activation_1_output_s_ce0 <= ap_const_logic_1;
        else 
            activation_1_output_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_1_output_s_we0_assign_proc : process(exitcond5_reg_3211, ap_CS_fsm_pp20_stage0, ap_block_pp20_stage0_11001, ap_enable_reg_pp20_iter1)
    begin
        if (((exitcond5_reg_3211 = ap_const_lv1_0) and (ap_enable_reg_pp20_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001))) then 
            activation_1_output_s_we0 <= ap_const_logic_1;
        else 
            activation_1_output_s_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_2_output_1_address0_assign_proc : process(tmp_69_reg_3354, ap_CS_fsm_pp26_stage0, tmp_72_fu_2622_p1, ap_CS_fsm_pp28_stage0, ap_enable_reg_pp28_iter0, ap_enable_reg_pp26_iter1, ap_block_pp26_stage0, ap_block_pp28_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp28_stage0) and (ap_enable_reg_pp28_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0))) then 
            activation_2_output_1_address0 <= tmp_72_fu_2622_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp26_stage0) and (ap_enable_reg_pp26_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0))) then 
            activation_2_output_1_address0 <= tmp_69_reg_3354(19 - 1 downto 0);
        else 
            activation_2_output_1_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    activation_2_output_1_ce0_assign_proc : process(ap_CS_fsm_pp26_stage0, ap_block_pp26_stage0_11001, ap_CS_fsm_pp28_stage0, ap_block_pp28_stage0_11001, ap_enable_reg_pp28_iter0, ap_enable_reg_pp26_iter1)
    begin
        if ((((ap_enable_reg_pp28_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_11001)) or ((ap_enable_reg_pp26_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_11001)))) then 
            activation_2_output_1_ce0 <= ap_const_logic_1;
        else 
            activation_2_output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_2_output_1_we0_assign_proc : process(ap_CS_fsm_pp26_stage0, ap_block_pp26_stage0_11001, tmp_70_reg_3359, ap_enable_reg_pp26_iter1)
    begin
        if (((tmp_70_reg_3359 = ap_const_lv1_1) and (ap_enable_reg_pp26_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_11001))) then 
            activation_2_output_1_we0 <= ap_const_logic_1;
        else 
            activation_2_output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_2_output_s_address0_assign_proc : process(ap_CS_fsm_pp25_stage0, tmp_68_reg_3344, ap_CS_fsm_pp27_stage0, ap_enable_reg_pp27_iter0, tmp_71_fu_2612_p1, ap_enable_reg_pp25_iter1, ap_block_pp25_stage0, ap_block_pp27_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp27_stage0) and (ap_enable_reg_pp27_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0))) then 
            activation_2_output_s_address0 <= tmp_71_fu_2612_p1(3 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp25_stage0) and (ap_enable_reg_pp25_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0))) then 
            activation_2_output_s_address0 <= tmp_68_reg_3344(3 - 1 downto 0);
        else 
            activation_2_output_s_address0 <= "XXX";
        end if; 
    end process;


    activation_2_output_s_ce0_assign_proc : process(ap_CS_fsm_pp25_stage0, ap_block_pp25_stage0_11001, ap_CS_fsm_pp27_stage0, ap_block_pp27_stage0_11001, ap_enable_reg_pp27_iter0, ap_enable_reg_pp25_iter1)
    begin
        if ((((ap_enable_reg_pp27_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001)) or ((ap_enable_reg_pp25_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001)))) then 
            activation_2_output_s_ce0 <= ap_const_logic_1;
        else 
            activation_2_output_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    activation_2_output_s_we0_assign_proc : process(exitcond3_reg_3335, ap_CS_fsm_pp25_stage0, ap_block_pp25_stage0_11001, ap_enable_reg_pp25_iter1)
    begin
        if (((exitcond3_reg_3335 = ap_const_lv1_0) and (ap_enable_reg_pp25_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001))) then 
            activation_2_output_s_we0 <= ap_const_logic_1;
        else 
            activation_2_output_s_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_3_output_array_address0 <= tmp_81_reg_3508(19 - 1 downto 0);

    activation_3_output_array_ce0_assign_proc : process(ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            activation_3_output_array_ce0 <= ap_const_logic_1;
        else 
            activation_3_output_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_3_output_array_d0 <= dense_2_output_array_q0;

    activation_3_output_array_we0_assign_proc : process(ap_CS_fsm_state134)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state134)) then 
            activation_3_output_array_we0 <= ap_const_logic_1;
        else 
            activation_3_output_array_we0 <= ap_const_logic_0;
        end if; 
    end process;

    activation_3_output_ndim <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dense_2_output_ndim),64));

    activation_3_output_ndim_ap_vld_assign_proc : process(ap_CS_fsm_state129, tmp_78_fu_2784_p2)
    begin
        if (((tmp_78_fu_2784_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state129))) then 
            activation_3_output_ndim_ap_vld <= ap_const_logic_1;
        else 
            activation_3_output_ndim_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    activation_3_output_numel <= dense_2_output_numel;

    activation_3_output_numel_ap_vld_assign_proc : process(ap_CS_fsm_state129, tmp_78_fu_2784_p2)
    begin
        if (((tmp_78_fu_2784_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state129))) then 
            activation_3_output_numel_ap_vld <= ap_const_logic_1;
        else 
            activation_3_output_numel_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    activation_3_output_shape_address0 <= tmp_80_reg_3498(3 - 1 downto 0);

    activation_3_output_shape_ce0_assign_proc : process(ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            activation_3_output_shape_ce0 <= ap_const_logic_1;
        else 
            activation_3_output_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        activation_3_output_shape_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(dense_2_output_shape_q1),64));


    activation_3_output_shape_we0_assign_proc : process(ap_CS_fsm_state132)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state132)) then 
            activation_3_output_shape_we0 <= ap_const_logic_1;
        else 
            activation_3_output_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp10_stage0 <= ap_CS_fsm(32);
    ap_CS_fsm_pp12_stage0 <= ap_CS_fsm(39);
    ap_CS_fsm_pp13_stage0 <= ap_CS_fsm(41);
    ap_CS_fsm_pp14_stage0 <= ap_CS_fsm(43);
    ap_CS_fsm_pp15_stage0 <= ap_CS_fsm(45);
    ap_CS_fsm_pp17_stage0 <= ap_CS_fsm(53);
    ap_CS_fsm_pp18_stage0 <= ap_CS_fsm(55);
    ap_CS_fsm_pp19_stage0 <= ap_CS_fsm(61);
    ap_CS_fsm_pp20_stage0 <= ap_CS_fsm(63);
    ap_CS_fsm_pp21_stage0 <= ap_CS_fsm(65);
    ap_CS_fsm_pp22_stage0 <= ap_CS_fsm(67);
    ap_CS_fsm_pp23_stage0 <= ap_CS_fsm(69);
    ap_CS_fsm_pp24_stage0 <= ap_CS_fsm(74);
    ap_CS_fsm_pp25_stage0 <= ap_CS_fsm(76);
    ap_CS_fsm_pp26_stage0 <= ap_CS_fsm(78);
    ap_CS_fsm_pp27_stage0 <= ap_CS_fsm(80);
    ap_CS_fsm_pp28_stage0 <= ap_CS_fsm(82);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_pp6_stage0 <= ap_CS_fsm(20);
    ap_CS_fsm_pp7_stage0 <= ap_CS_fsm(22);
    ap_CS_fsm_pp9_stage0 <= ap_CS_fsm(30);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state107 <= ap_CS_fsm(75);
    ap_CS_fsm_state110 <= ap_CS_fsm(77);
    ap_CS_fsm_state113 <= ap_CS_fsm(79);
    ap_CS_fsm_state116 <= ap_CS_fsm(81);
    ap_CS_fsm_state119 <= ap_CS_fsm(83);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state120 <= ap_CS_fsm(84);
    ap_CS_fsm_state121 <= ap_CS_fsm(85);
    ap_CS_fsm_state122 <= ap_CS_fsm(86);
    ap_CS_fsm_state123 <= ap_CS_fsm(87);
    ap_CS_fsm_state124 <= ap_CS_fsm(88);
    ap_CS_fsm_state125 <= ap_CS_fsm(89);
    ap_CS_fsm_state126 <= ap_CS_fsm(90);
    ap_CS_fsm_state127 <= ap_CS_fsm(91);
    ap_CS_fsm_state128 <= ap_CS_fsm(92);
    ap_CS_fsm_state129 <= ap_CS_fsm(93);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state130 <= ap_CS_fsm(94);
    ap_CS_fsm_state131 <= ap_CS_fsm(95);
    ap_CS_fsm_state132 <= ap_CS_fsm(96);
    ap_CS_fsm_state133 <= ap_CS_fsm(97);
    ap_CS_fsm_state134 <= ap_CS_fsm(98);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(17);
    ap_CS_fsm_state23 <= ap_CS_fsm(19);
    ap_CS_fsm_state26 <= ap_CS_fsm(21);
    ap_CS_fsm_state29 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(24);
    ap_CS_fsm_state31 <= ap_CS_fsm(25);
    ap_CS_fsm_state32 <= ap_CS_fsm(26);
    ap_CS_fsm_state33 <= ap_CS_fsm(27);
    ap_CS_fsm_state34 <= ap_CS_fsm(28);
    ap_CS_fsm_state35 <= ap_CS_fsm(29);
    ap_CS_fsm_state38 <= ap_CS_fsm(31);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state41 <= ap_CS_fsm(33);
    ap_CS_fsm_state42 <= ap_CS_fsm(34);
    ap_CS_fsm_state43 <= ap_CS_fsm(35);
    ap_CS_fsm_state44 <= ap_CS_fsm(36);
    ap_CS_fsm_state45 <= ap_CS_fsm(37);
    ap_CS_fsm_state46 <= ap_CS_fsm(38);
    ap_CS_fsm_state49 <= ap_CS_fsm(40);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state52 <= ap_CS_fsm(42);
    ap_CS_fsm_state55 <= ap_CS_fsm(44);
    ap_CS_fsm_state58 <= ap_CS_fsm(46);
    ap_CS_fsm_state59 <= ap_CS_fsm(47);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state60 <= ap_CS_fsm(48);
    ap_CS_fsm_state61 <= ap_CS_fsm(49);
    ap_CS_fsm_state62 <= ap_CS_fsm(50);
    ap_CS_fsm_state63 <= ap_CS_fsm(51);
    ap_CS_fsm_state64 <= ap_CS_fsm(52);
    ap_CS_fsm_state67 <= ap_CS_fsm(54);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(56);
    ap_CS_fsm_state71 <= ap_CS_fsm(57);
    ap_CS_fsm_state72 <= ap_CS_fsm(58);
    ap_CS_fsm_state73 <= ap_CS_fsm(59);
    ap_CS_fsm_state74 <= ap_CS_fsm(60);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state83 <= ap_CS_fsm(62);
    ap_CS_fsm_state86 <= ap_CS_fsm(64);
    ap_CS_fsm_state89 <= ap_CS_fsm(66);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state92 <= ap_CS_fsm(68);
    ap_CS_fsm_state95 <= ap_CS_fsm(70);
    ap_CS_fsm_state96 <= ap_CS_fsm(71);
    ap_CS_fsm_state97 <= ap_CS_fsm(72);
    ap_CS_fsm_state98 <= ap_CS_fsm(73);
        ap_block_pp10_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp10_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp10_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp12_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp13_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp14_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp15_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp17_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp18_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp18_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp18_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp19_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp19_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp19_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp20_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp20_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp20_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp21_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp21_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp21_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp22_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp22_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp22_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp23_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp23_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp23_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp24_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp24_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp24_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp25_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp25_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp25_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp26_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp26_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp26_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp27_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp27_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp27_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp28_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp28_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp28_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp6_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp7_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp9_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state100_pp24_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state101_pp24_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state102_pp24_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state103_pp24_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state104_pp24_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state105_pp24_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state106_pp24_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state108_pp25_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state109_pp25_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state111_pp26_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state112_pp26_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state114_pp27_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state115_pp27_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state117_pp28_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state118_pp28_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp6_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp6_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp7_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp7_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp9_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp9_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp10_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp10_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp12_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp12_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp13_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp13_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp14_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp14_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp15_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp15_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp17_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp17_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp18_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp18_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp19_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp19_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp19_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp19_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp19_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp19_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp19_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp19_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp20_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp20_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp21_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp21_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp22_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp22_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp23_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp23_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp24_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp10_exit_iter0_state39_assign_proc : process(exitcond14_fu_2189_p2)
    begin
        if ((exitcond14_fu_2189_p2 = ap_const_lv1_1)) then 
            ap_condition_pp10_exit_iter0_state39 <= ap_const_logic_1;
        else 
            ap_condition_pp10_exit_iter0_state39 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp12_exit_iter0_state47_assign_proc : process(exitcond12_fu_2252_p2)
    begin
        if ((exitcond12_fu_2252_p2 = ap_const_lv1_1)) then 
            ap_condition_pp12_exit_iter0_state47 <= ap_const_logic_1;
        else 
            ap_condition_pp12_exit_iter0_state47 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp13_exit_iter0_state50_assign_proc : process(exitcond11_fu_2269_p2)
    begin
        if ((exitcond11_fu_2269_p2 = ap_const_lv1_1)) then 
            ap_condition_pp13_exit_iter0_state50 <= ap_const_logic_1;
        else 
            ap_condition_pp13_exit_iter0_state50 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp14_exit_iter0_state53_assign_proc : process(exitcond10_fu_2286_p2)
    begin
        if ((exitcond10_fu_2286_p2 = ap_const_lv1_1)) then 
            ap_condition_pp14_exit_iter0_state53 <= ap_const_logic_1;
        else 
            ap_condition_pp14_exit_iter0_state53 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp15_exit_iter0_state56_assign_proc : process(exitcond9_fu_2303_p2)
    begin
        if ((exitcond9_fu_2303_p2 = ap_const_lv1_1)) then 
            ap_condition_pp15_exit_iter0_state56 <= ap_const_logic_1;
        else 
            ap_condition_pp15_exit_iter0_state56 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp17_exit_iter0_state65_assign_proc : process(exitcond7_fu_2361_p2)
    begin
        if ((exitcond7_fu_2361_p2 = ap_const_lv1_1)) then 
            ap_condition_pp17_exit_iter0_state65 <= ap_const_logic_1;
        else 
            ap_condition_pp17_exit_iter0_state65 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp18_exit_iter0_state68_assign_proc : process(exitcond6_fu_2384_p2)
    begin
        if ((exitcond6_fu_2384_p2 = ap_const_lv1_1)) then 
            ap_condition_pp18_exit_iter0_state68 <= ap_const_logic_1;
        else 
            ap_condition_pp18_exit_iter0_state68 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp19_exit_iter0_state75_assign_proc : process(exitcond26_fu_2437_p2)
    begin
        if ((exitcond26_fu_2437_p2 = ap_const_lv1_1)) then 
            ap_condition_pp19_exit_iter0_state75 <= ap_const_logic_1;
        else 
            ap_condition_pp19_exit_iter0_state75 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp20_exit_iter0_state84_assign_proc : process(exitcond5_fu_2452_p2)
    begin
        if ((exitcond5_fu_2452_p2 = ap_const_lv1_1)) then 
            ap_condition_pp20_exit_iter0_state84 <= ap_const_logic_1;
        else 
            ap_condition_pp20_exit_iter0_state84 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp21_exit_iter0_state87_assign_proc : process(tmp_62_fu_2474_p2)
    begin
        if ((tmp_62_fu_2474_p2 = ap_const_lv1_0)) then 
            ap_condition_pp21_exit_iter0_state87 <= ap_const_logic_1;
        else 
            ap_condition_pp21_exit_iter0_state87 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp22_exit_iter0_state90_assign_proc : process(exitcond4_fu_2485_p2)
    begin
        if ((exitcond4_fu_2485_p2 = ap_const_lv1_1)) then 
            ap_condition_pp22_exit_iter0_state90 <= ap_const_logic_1;
        else 
            ap_condition_pp22_exit_iter0_state90 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp23_exit_iter0_state93_assign_proc : process(tmp_65_fu_2512_p2)
    begin
        if ((tmp_65_fu_2512_p2 = ap_const_lv1_0)) then 
            ap_condition_pp23_exit_iter0_state93 <= ap_const_logic_1;
        else 
            ap_condition_pp23_exit_iter0_state93 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp24_exit_iter0_state99_assign_proc : process(exitcond25_fu_2552_p2)
    begin
        if ((exitcond25_fu_2552_p2 = ap_const_lv1_1)) then 
            ap_condition_pp24_exit_iter0_state99 <= ap_const_logic_1;
        else 
            ap_condition_pp24_exit_iter0_state99 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp25_exit_iter0_state108_assign_proc : process(exitcond3_fu_2567_p2)
    begin
        if ((exitcond3_fu_2567_p2 = ap_const_lv1_1)) then 
            ap_condition_pp25_exit_iter0_state108 <= ap_const_logic_1;
        else 
            ap_condition_pp25_exit_iter0_state108 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp26_exit_iter0_state111_assign_proc : process(tmp_70_fu_2589_p2)
    begin
        if ((tmp_70_fu_2589_p2 = ap_const_lv1_0)) then 
            ap_condition_pp26_exit_iter0_state111 <= ap_const_logic_1;
        else 
            ap_condition_pp26_exit_iter0_state111 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp27_exit_iter0_state114_assign_proc : process(exitcond2_fu_2600_p2)
    begin
        if ((exitcond2_fu_2600_p2 = ap_const_lv1_1)) then 
            ap_condition_pp27_exit_iter0_state114 <= ap_const_logic_1;
        else 
            ap_condition_pp27_exit_iter0_state114 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp28_exit_iter0_state117_assign_proc : process(tmp_73_fu_2627_p2)
    begin
        if ((tmp_73_fu_2627_p2 = ap_const_lv1_0)) then 
            ap_condition_pp28_exit_iter0_state117 <= ap_const_logic_1;
        else 
            ap_condition_pp28_exit_iter0_state117 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state10_assign_proc : process(exitcond22_fu_1994_p2)
    begin
        if ((exitcond22_fu_1994_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state18_assign_proc : process(exitcond20_fu_2057_p2)
    begin
        if ((exitcond20_fu_2057_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state21_assign_proc : process(exitcond19_fu_2074_p2)
    begin
        if ((exitcond19_fu_2074_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state21 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp6_exit_iter0_state24_assign_proc : process(exitcond18_fu_2091_p2)
    begin
        if ((exitcond18_fu_2091_p2 = ap_const_lv1_1)) then 
            ap_condition_pp6_exit_iter0_state24 <= ap_const_logic_1;
        else 
            ap_condition_pp6_exit_iter0_state24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp7_exit_iter0_state27_assign_proc : process(exitcond17_fu_2108_p2)
    begin
        if ((exitcond17_fu_2108_p2 = ap_const_lv1_1)) then 
            ap_condition_pp7_exit_iter0_state27 <= ap_const_logic_1;
        else 
            ap_condition_pp7_exit_iter0_state27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp9_exit_iter0_state36_assign_proc : process(exitcond15_fu_2166_p2)
    begin
        if ((exitcond15_fu_2166_p2 = ap_const_lv1_1)) then 
            ap_condition_pp9_exit_iter0_state36 <= ap_const_logic_1;
        else 
            ap_condition_pp9_exit_iter0_state36 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state133, tmp_82_fu_2832_p2)
    begin
        if (((tmp_82_fu_2832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state133))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp10 <= (ap_idle_pp10 xor ap_const_logic_1);
    ap_enable_pp12 <= (ap_idle_pp12 xor ap_const_logic_1);
    ap_enable_pp13 <= (ap_idle_pp13 xor ap_const_logic_1);
    ap_enable_pp14 <= (ap_idle_pp14 xor ap_const_logic_1);
    ap_enable_pp15 <= (ap_idle_pp15 xor ap_const_logic_1);
    ap_enable_pp17 <= (ap_idle_pp17 xor ap_const_logic_1);
    ap_enable_pp18 <= (ap_idle_pp18 xor ap_const_logic_1);
    ap_enable_pp19 <= (ap_idle_pp19 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp20 <= (ap_idle_pp20 xor ap_const_logic_1);
    ap_enable_pp21 <= (ap_idle_pp21 xor ap_const_logic_1);
    ap_enable_pp22 <= (ap_idle_pp22 xor ap_const_logic_1);
    ap_enable_pp23 <= (ap_idle_pp23 xor ap_const_logic_1);
    ap_enable_pp24 <= (ap_idle_pp24 xor ap_const_logic_1);
    ap_enable_pp25 <= (ap_idle_pp25 xor ap_const_logic_1);
    ap_enable_pp26 <= (ap_idle_pp26 xor ap_const_logic_1);
    ap_enable_pp27 <= (ap_idle_pp27 xor ap_const_logic_1);
    ap_enable_pp28 <= (ap_idle_pp28 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);
    ap_enable_pp6 <= (ap_idle_pp6 xor ap_const_logic_1);
    ap_enable_pp7 <= (ap_idle_pp7 xor ap_const_logic_1);
    ap_enable_pp9 <= (ap_idle_pp9 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp10_assign_proc : process(ap_enable_reg_pp10_iter0, ap_enable_reg_pp10_iter1)
    begin
        if (((ap_enable_reg_pp10_iter0 = ap_const_logic_0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_0))) then 
            ap_idle_pp10 <= ap_const_logic_1;
        else 
            ap_idle_pp10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp12_assign_proc : process(ap_enable_reg_pp12_iter0, ap_enable_reg_pp12_iter1)
    begin
        if (((ap_enable_reg_pp12_iter0 = ap_const_logic_0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_0))) then 
            ap_idle_pp12 <= ap_const_logic_1;
        else 
            ap_idle_pp12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp13_assign_proc : process(ap_enable_reg_pp13_iter0, ap_enable_reg_pp13_iter1)
    begin
        if (((ap_enable_reg_pp13_iter0 = ap_const_logic_0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_0))) then 
            ap_idle_pp13 <= ap_const_logic_1;
        else 
            ap_idle_pp13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp14_assign_proc : process(ap_enable_reg_pp14_iter0, ap_enable_reg_pp14_iter1)
    begin
        if (((ap_enable_reg_pp14_iter1 = ap_const_logic_0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_0))) then 
            ap_idle_pp14 <= ap_const_logic_1;
        else 
            ap_idle_pp14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp15_assign_proc : process(ap_enable_reg_pp15_iter0, ap_enable_reg_pp15_iter1)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_0) and (ap_enable_reg_pp15_iter0 = ap_const_logic_0))) then 
            ap_idle_pp15 <= ap_const_logic_1;
        else 
            ap_idle_pp15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp17_assign_proc : process(ap_enable_reg_pp17_iter0, ap_enable_reg_pp17_iter1)
    begin
        if (((ap_enable_reg_pp17_iter1 = ap_const_logic_0) and (ap_enable_reg_pp17_iter0 = ap_const_logic_0))) then 
            ap_idle_pp17 <= ap_const_logic_1;
        else 
            ap_idle_pp17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp18_assign_proc : process(ap_enable_reg_pp18_iter0, ap_enable_reg_pp18_iter1)
    begin
        if (((ap_enable_reg_pp18_iter1 = ap_const_logic_0) and (ap_enable_reg_pp18_iter0 = ap_const_logic_0))) then 
            ap_idle_pp18 <= ap_const_logic_1;
        else 
            ap_idle_pp18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp19_assign_proc : process(ap_enable_reg_pp19_iter0, ap_enable_reg_pp19_iter1, ap_enable_reg_pp19_iter2, ap_enable_reg_pp19_iter3, ap_enable_reg_pp19_iter4, ap_enable_reg_pp19_iter5, ap_enable_reg_pp19_iter6, ap_enable_reg_pp19_iter7)
    begin
        if (((ap_enable_reg_pp19_iter7 = ap_const_logic_0) and (ap_enable_reg_pp19_iter6 = ap_const_logic_0) and (ap_enable_reg_pp19_iter5 = ap_const_logic_0) and (ap_enable_reg_pp19_iter4 = ap_const_logic_0) and (ap_enable_reg_pp19_iter3 = ap_const_logic_0) and (ap_enable_reg_pp19_iter2 = ap_const_logic_0) and (ap_enable_reg_pp19_iter1 = ap_const_logic_0) and (ap_enable_reg_pp19_iter0 = ap_const_logic_0))) then 
            ap_idle_pp19 <= ap_const_logic_1;
        else 
            ap_idle_pp19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp20_assign_proc : process(ap_enable_reg_pp20_iter0, ap_enable_reg_pp20_iter1)
    begin
        if (((ap_enable_reg_pp20_iter1 = ap_const_logic_0) and (ap_enable_reg_pp20_iter0 = ap_const_logic_0))) then 
            ap_idle_pp20 <= ap_const_logic_1;
        else 
            ap_idle_pp20 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp21_assign_proc : process(ap_enable_reg_pp21_iter0, ap_enable_reg_pp21_iter1)
    begin
        if (((ap_enable_reg_pp21_iter1 = ap_const_logic_0) and (ap_enable_reg_pp21_iter0 = ap_const_logic_0))) then 
            ap_idle_pp21 <= ap_const_logic_1;
        else 
            ap_idle_pp21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp22_assign_proc : process(ap_enable_reg_pp22_iter0, ap_enable_reg_pp22_iter1)
    begin
        if (((ap_enable_reg_pp22_iter1 = ap_const_logic_0) and (ap_enable_reg_pp22_iter0 = ap_const_logic_0))) then 
            ap_idle_pp22 <= ap_const_logic_1;
        else 
            ap_idle_pp22 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp23_assign_proc : process(ap_enable_reg_pp23_iter0, ap_enable_reg_pp23_iter1)
    begin
        if (((ap_enable_reg_pp23_iter1 = ap_const_logic_0) and (ap_enable_reg_pp23_iter0 = ap_const_logic_0))) then 
            ap_idle_pp23 <= ap_const_logic_1;
        else 
            ap_idle_pp23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp24_assign_proc : process(ap_enable_reg_pp24_iter0, ap_enable_reg_pp24_iter1, ap_enable_reg_pp24_iter2, ap_enable_reg_pp24_iter3, ap_enable_reg_pp24_iter4, ap_enable_reg_pp24_iter5, ap_enable_reg_pp24_iter6, ap_enable_reg_pp24_iter7)
    begin
        if (((ap_enable_reg_pp24_iter7 = ap_const_logic_0) and (ap_enable_reg_pp24_iter6 = ap_const_logic_0) and (ap_enable_reg_pp24_iter5 = ap_const_logic_0) and (ap_enable_reg_pp24_iter4 = ap_const_logic_0) and (ap_enable_reg_pp24_iter3 = ap_const_logic_0) and (ap_enable_reg_pp24_iter2 = ap_const_logic_0) and (ap_enable_reg_pp24_iter1 = ap_const_logic_0) and (ap_enable_reg_pp24_iter0 = ap_const_logic_0))) then 
            ap_idle_pp24 <= ap_const_logic_1;
        else 
            ap_idle_pp24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp25_assign_proc : process(ap_enable_reg_pp25_iter0, ap_enable_reg_pp25_iter1)
    begin
        if (((ap_enable_reg_pp25_iter1 = ap_const_logic_0) and (ap_enable_reg_pp25_iter0 = ap_const_logic_0))) then 
            ap_idle_pp25 <= ap_const_logic_1;
        else 
            ap_idle_pp25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp26_assign_proc : process(ap_enable_reg_pp26_iter0, ap_enable_reg_pp26_iter1)
    begin
        if (((ap_enable_reg_pp26_iter1 = ap_const_logic_0) and (ap_enable_reg_pp26_iter0 = ap_const_logic_0))) then 
            ap_idle_pp26 <= ap_const_logic_1;
        else 
            ap_idle_pp26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp27_assign_proc : process(ap_enable_reg_pp27_iter0, ap_enable_reg_pp27_iter1)
    begin
        if (((ap_enable_reg_pp27_iter1 = ap_const_logic_0) and (ap_enable_reg_pp27_iter0 = ap_const_logic_0))) then 
            ap_idle_pp27 <= ap_const_logic_1;
        else 
            ap_idle_pp27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp28_assign_proc : process(ap_enable_reg_pp28_iter0, ap_enable_reg_pp28_iter1)
    begin
        if (((ap_enable_reg_pp28_iter1 = ap_const_logic_0) and (ap_enable_reg_pp28_iter0 = ap_const_logic_0))) then 
            ap_idle_pp28 <= ap_const_logic_1;
        else 
            ap_idle_pp28 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp6_assign_proc : process(ap_enable_reg_pp6_iter0, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_enable_reg_pp6_iter0 = ap_const_logic_0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_0))) then 
            ap_idle_pp6 <= ap_const_logic_1;
        else 
            ap_idle_pp6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp7_assign_proc : process(ap_enable_reg_pp7_iter0, ap_enable_reg_pp7_iter1)
    begin
        if (((ap_enable_reg_pp7_iter0 = ap_const_logic_0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_0))) then 
            ap_idle_pp7 <= ap_const_logic_1;
        else 
            ap_idle_pp7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp9_assign_proc : process(ap_enable_reg_pp9_iter0, ap_enable_reg_pp9_iter1)
    begin
        if (((ap_enable_reg_pp9_iter0 = ap_const_logic_0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_0))) then 
            ap_idle_pp9 <= ap_const_logic_1;
        else 
            ap_idle_pp9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state133, tmp_82_fu_2832_p2)
    begin
        if (((tmp_82_fu_2832_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state133))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_11_address0 <= tmp_37_fu_2069_p1(7 - 1 downto 0);

    batch_normalization_11_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            batch_normalization_11_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_14_address0 <= tmp_39_fu_2103_p1(7 - 1 downto 0);

    batch_normalization_14_ce0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_enable_reg_pp6_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0))) then 
            batch_normalization_14_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_15_address0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            batch_normalization_15_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            batch_normalization_15_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            batch_normalization_15_address0 <= ap_const_lv3_0;
        else 
            batch_normalization_15_address0 <= "XXX";
        end if; 
    end process;


    batch_normalization_15_address1_assign_proc : process(ap_CS_fsm_pp25_stage0, ap_enable_reg_pp25_iter0, tmp_68_fu_2579_p1, ap_CS_fsm_state44, ap_block_pp25_stage0, ap_CS_fsm_state43)
    begin
        if (((ap_const_boolean_0 = ap_block_pp25_stage0) and (ap_enable_reg_pp25_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0))) then 
            batch_normalization_15_address1 <= tmp_68_fu_2579_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state44)) then 
            batch_normalization_15_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state43)) then 
            batch_normalization_15_address1 <= ap_const_lv3_2;
        else 
            batch_normalization_15_address1 <= "XXX";
        end if; 
    end process;


    batch_normalization_15_ce0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state42) or (ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            batch_normalization_15_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_15_ce1_assign_proc : process(ap_CS_fsm_pp25_stage0, ap_block_pp25_stage0_11001, ap_enable_reg_pp25_iter0, ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state44) or ((ap_enable_reg_pp25_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp25_stage0) and (ap_const_boolean_0 = ap_block_pp25_stage0_11001)))) then 
            batch_normalization_15_ce1 <= ap_const_logic_1;
        else 
            batch_normalization_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_15_d0_assign_proc : process(ap_CS_fsm_state42, ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            batch_normalization_15_d0 <= ap_const_lv6_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            batch_normalization_15_d0 <= ap_const_lv6_A;
        else 
            batch_normalization_15_d0 <= "XXXXXX";
        end if; 
    end process;


    batch_normalization_15_we0_assign_proc : process(ap_CS_fsm_state42, tmp_44_fu_2217_p2, ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state44) or ((tmp_44_fu_2217_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state42)))) then 
            batch_normalization_15_we0 <= ap_const_logic_1;
        else 
            batch_normalization_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_15_we1_assign_proc : process(ap_CS_fsm_state44, ap_CS_fsm_state43)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
            batch_normalization_15_we1 <= ap_const_logic_1;
        else 
            batch_normalization_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_17_address0 <= tmp_40_fu_2120_p1(7 - 1 downto 0);

    batch_normalization_17_ce0_assign_proc : process(ap_CS_fsm_pp7_stage0, ap_block_pp7_stage0_11001, ap_enable_reg_pp7_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (ap_enable_reg_pp7_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0))) then 
            batch_normalization_17_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_18_address0_assign_proc : process(ap_CS_fsm_pp13_stage0, tmp_49_reg_3071, ap_CS_fsm_state98, ap_enable_reg_pp13_iter1, grp_k2c_batch_norm_fu_1866_stdev_array_address0, ap_block_pp13_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp13_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1))) then 
            batch_normalization_18_address0 <= tmp_49_reg_3071(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_18_address0 <= grp_k2c_batch_norm_fu_1866_stdev_array_address0;
        else 
            batch_normalization_18_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_18_ce0_assign_proc : process(ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_CS_fsm_state98, ap_enable_reg_pp13_iter1, grp_k2c_batch_norm_fu_1866_stdev_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1))) then 
            batch_normalization_18_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_18_ce0 <= grp_k2c_batch_norm_fu_1866_stdev_array_ce0;
        else 
            batch_normalization_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_18_we0_assign_proc : process(exitcond11_reg_3062, ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (exitcond11_reg_3062 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0) and (ap_enable_reg_pp13_iter1 = ap_const_logic_1))) then 
            batch_normalization_18_we0 <= ap_const_logic_1;
        else 
            batch_normalization_18_we0 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_20_address0 <= tmp_49_fu_2281_p1(4 - 1 downto 0);

    batch_normalization_20_ce0_assign_proc : process(ap_CS_fsm_pp13_stage0, ap_block_pp13_stage0_11001, ap_enable_reg_pp13_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp13_stage0_11001) and (ap_enable_reg_pp13_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp13_stage0))) then 
            batch_normalization_20_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_21_address0_assign_proc : process(ap_CS_fsm_pp5_stage0, tmp_38_reg_2933, ap_CS_fsm_state74, ap_enable_reg_pp5_iter1, grp_k2c_batch_norm_fu_1866_stdev_array_address0, ap_block_pp5_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
            batch_normalization_21_address0 <= tmp_38_reg_2933(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_21_address0 <= grp_k2c_batch_norm_fu_1866_stdev_array_address0;
        else 
            batch_normalization_21_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_21_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_CS_fsm_state74, ap_enable_reg_pp5_iter1, grp_k2c_batch_norm_fu_1866_stdev_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
            batch_normalization_21_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_21_ce0 <= grp_k2c_batch_norm_fu_1866_stdev_array_ce0;
        else 
            batch_normalization_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_21_we0_assign_proc : process(exitcond19_reg_2924, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (exitcond19_reg_2924 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_1))) then 
            batch_normalization_21_we0 <= ap_const_logic_1;
        else 
            batch_normalization_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_22_address0_assign_proc : process(ap_CS_fsm_pp7_stage0, tmp_40_reg_2971, ap_CS_fsm_state74, ap_enable_reg_pp7_iter1, grp_k2c_batch_norm_fu_1866_beta_array_address0, ap_block_pp7_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp7_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1))) then 
            batch_normalization_22_address0 <= tmp_40_reg_2971(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_22_address0 <= grp_k2c_batch_norm_fu_1866_beta_array_address0;
        else 
            batch_normalization_22_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_22_ce0_assign_proc : process(ap_CS_fsm_pp7_stage0, ap_block_pp7_stage0_11001, ap_CS_fsm_state74, ap_enable_reg_pp7_iter1, grp_k2c_batch_norm_fu_1866_beta_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1))) then 
            batch_normalization_22_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_22_ce0 <= grp_k2c_batch_norm_fu_1866_beta_array_ce0;
        else 
            batch_normalization_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_22_we0_assign_proc : process(exitcond17_reg_2962, ap_CS_fsm_pp7_stage0, ap_block_pp7_stage0_11001, ap_enable_reg_pp7_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp7_stage0_11001) and (exitcond17_reg_2962 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp7_stage0) and (ap_enable_reg_pp7_iter1 = ap_const_logic_1))) then 
            batch_normalization_22_we0 <= ap_const_logic_1;
        else 
            batch_normalization_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_23_address0_assign_proc : process(ap_CS_fsm_pp6_stage0, tmp_39_reg_2952, ap_CS_fsm_state74, ap_enable_reg_pp6_iter1, grp_k2c_batch_norm_fu_1866_gamma_array_address0, ap_block_pp6_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1))) then 
            batch_normalization_23_address0 <= tmp_39_reg_2952(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_23_address0 <= grp_k2c_batch_norm_fu_1866_gamma_array_address0;
        else 
            batch_normalization_23_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_23_ce0_assign_proc : process(ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_CS_fsm_state74, ap_enable_reg_pp6_iter1, grp_k2c_batch_norm_fu_1866_gamma_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1))) then 
            batch_normalization_23_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_23_ce0 <= grp_k2c_batch_norm_fu_1866_gamma_array_ce0;
        else 
            batch_normalization_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_23_we0_assign_proc : process(exitcond18_reg_2943, ap_CS_fsm_pp6_stage0, ap_block_pp6_stage0_11001, ap_enable_reg_pp6_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp6_stage0_11001) and (exitcond18_reg_2943 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp6_stage0) and (ap_enable_reg_pp6_iter1 = ap_const_logic_1))) then 
            batch_normalization_23_we0 <= ap_const_logic_1;
        else 
            batch_normalization_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_24_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, tmp_37_reg_2914, ap_CS_fsm_state74, ap_enable_reg_pp4_iter1, grp_k2c_batch_norm_fu_1866_mean_array_address0, ap_block_pp4_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
            batch_normalization_24_address0 <= tmp_37_reg_2914(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_24_address0 <= grp_k2c_batch_norm_fu_1866_mean_array_address0;
        else 
            batch_normalization_24_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_24_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_CS_fsm_state74, ap_enable_reg_pp4_iter1, grp_k2c_batch_norm_fu_1866_mean_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
            batch_normalization_24_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_24_ce0 <= grp_k2c_batch_norm_fu_1866_mean_array_ce0;
        else 
            batch_normalization_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_24_we0_assign_proc : process(exitcond20_reg_2905, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (exitcond20_reg_2905 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter1 = ap_const_logic_1))) then 
            batch_normalization_24_we0 <= ap_const_logic_1;
        else 
            batch_normalization_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_25_address0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state74, ap_CS_fsm_pp19_stage0, ap_enable_reg_pp19_iter0, grp_k2c_batch_norm_fu_1866_outputs_array_address0, ap_block_pp19_stage0, tmp_36_fu_2052_p1, i_cast_fu_2432_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp19_stage0) and (ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0))) then 
            batch_normalization_25_address0 <= i_cast_fu_2432_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            batch_normalization_25_address0 <= tmp_36_fu_2052_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_25_address0 <= grp_k2c_batch_norm_fu_1866_outputs_array_address0;
        else 
            batch_normalization_25_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_25_address1_assign_proc : process(batch_normalization_56_reg_3200_pp19_iter6_reg, tmp_61_fu_2469_p1, ap_CS_fsm_pp21_stage0, ap_enable_reg_pp21_iter0, ap_enable_reg_pp19_iter7, ap_block_pp19_stage0, ap_block_pp21_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp21_stage0) and (ap_enable_reg_pp21_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0))) then 
            batch_normalization_25_address1 <= tmp_61_fu_2469_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp19_stage0) and (ap_enable_reg_pp19_iter7 = ap_const_logic_1))) then 
            batch_normalization_25_address1 <= batch_normalization_56_reg_3200_pp19_iter6_reg;
        else 
            batch_normalization_25_address1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_25_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state74, ap_CS_fsm_pp19_stage0, ap_block_pp19_stage0_11001, ap_enable_reg_pp19_iter0, grp_k2c_batch_norm_fu_1866_outputs_array_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state16) or ((ap_enable_reg_pp19_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001)))) then 
            batch_normalization_25_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_25_ce0 <= grp_k2c_batch_norm_fu_1866_outputs_array_ce0;
        else 
            batch_normalization_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_25_ce1_assign_proc : process(ap_block_pp19_stage0_11001, ap_CS_fsm_pp21_stage0, ap_block_pp21_stage0_11001, ap_enable_reg_pp21_iter0, ap_enable_reg_pp19_iter7)
    begin
        if ((((ap_enable_reg_pp21_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp21_stage0) and (ap_const_boolean_0 = ap_block_pp21_stage0_11001)) or ((ap_enable_reg_pp19_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001)))) then 
            batch_normalization_25_ce1 <= ap_const_logic_1;
        else 
            batch_normalization_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_25_d0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state74, grp_k2c_batch_norm_fu_1866_outputs_array_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            batch_normalization_25_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_25_d0 <= grp_k2c_batch_norm_fu_1866_outputs_array_d0;
        else 
            batch_normalization_25_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_25_we0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state74, grp_k2c_batch_norm_fu_1866_outputs_array_we0, exitcond21_fu_2040_p2)
    begin
        if (((exitcond21_fu_2040_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
            batch_normalization_25_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            batch_normalization_25_we0 <= grp_k2c_batch_norm_fu_1866_outputs_array_we0;
        else 
            batch_normalization_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_25_we1_assign_proc : process(ap_block_pp19_stage0_11001, exitcond26_reg_3191_pp19_iter6_reg, ap_enable_reg_pp19_iter7)
    begin
        if (((exitcond26_reg_3191_pp19_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp19_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp19_stage0_11001))) then 
            batch_normalization_25_we1 <= ap_const_logic_1;
        else 
            batch_normalization_25_we1 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_31_address0 <= tmp_47_fu_2264_p1(4 - 1 downto 0);

    batch_normalization_31_ce0_assign_proc : process(ap_CS_fsm_pp12_stage0, ap_block_pp12_stage0_11001, ap_enable_reg_pp12_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (ap_enable_reg_pp12_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0))) then 
            batch_normalization_31_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_34_address0 <= tmp_51_fu_2298_p1(4 - 1 downto 0);

    batch_normalization_34_ce0_assign_proc : process(ap_CS_fsm_pp14_stage0, ap_block_pp14_stage0_11001, ap_enable_reg_pp14_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_enable_reg_pp14_iter0 = ap_const_logic_1))) then 
            batch_normalization_34_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_37_address0 <= tmp_52_fu_2315_p1(4 - 1 downto 0);

    batch_normalization_37_ce0_assign_proc : process(ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter0)
    begin
        if (((ap_enable_reg_pp15_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then 
            batch_normalization_37_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_4_address0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            batch_normalization_4_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            batch_normalization_4_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            batch_normalization_4_address0 <= ap_const_lv3_0;
        else 
            batch_normalization_4_address0 <= "XXX";
        end if; 
    end process;


    batch_normalization_4_address1_assign_proc : process(ap_CS_fsm_pp20_stage0, ap_enable_reg_pp20_iter0, tmp_60_fu_2464_p1, ap_CS_fsm_state15, ap_block_pp20_stage0, ap_CS_fsm_state14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp20_stage0) and (ap_enable_reg_pp20_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0))) then 
            batch_normalization_4_address1 <= tmp_60_fu_2464_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            batch_normalization_4_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            batch_normalization_4_address1 <= ap_const_lv3_2;
        else 
            batch_normalization_4_address1 <= "XXX";
        end if; 
    end process;


    batch_normalization_4_ce0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            batch_normalization_4_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_4_ce1_assign_proc : process(ap_CS_fsm_pp20_stage0, ap_block_pp20_stage0_11001, ap_enable_reg_pp20_iter0, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((ap_enable_reg_pp20_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp20_stage0) and (ap_const_boolean_0 = ap_block_pp20_stage0_11001)))) then 
            batch_normalization_4_ce1 <= ap_const_logic_1;
        else 
            batch_normalization_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_4_d0_assign_proc : process(ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            batch_normalization_4_d0 <= ap_const_lv9_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            batch_normalization_4_d0 <= ap_const_lv9_64;
        else 
            batch_normalization_4_d0 <= "XXXXXXXXX";
        end if; 
    end process;


    batch_normalization_4_we0_assign_proc : process(ap_CS_fsm_state13, tmp_34_fu_2022_p2, ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15) or ((tmp_34_fu_2022_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13)))) then 
            batch_normalization_4_we0 <= ap_const_logic_1;
        else 
            batch_normalization_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_4_we1_assign_proc : process(ap_CS_fsm_state15, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            batch_normalization_4_we1 <= ap_const_logic_1;
        else 
            batch_normalization_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_5_address0_assign_proc : process(ap_CS_fsm_pp15_stage0, tmp_52_reg_3109, ap_CS_fsm_state98, ap_enable_reg_pp15_iter1, grp_k2c_batch_norm_fu_1866_beta_array_address0, ap_block_pp15_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp15_stage0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0))) then 
            batch_normalization_5_address0 <= tmp_52_reg_3109(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_5_address0 <= grp_k2c_batch_norm_fu_1866_beta_array_address0;
        else 
            batch_normalization_5_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_5_ce0_assign_proc : process(ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_CS_fsm_state98, ap_enable_reg_pp15_iter1, grp_k2c_batch_norm_fu_1866_beta_array_ce0)
    begin
        if (((ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then 
            batch_normalization_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_5_ce0 <= grp_k2c_batch_norm_fu_1866_beta_array_ce0;
        else 
            batch_normalization_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_5_we0_assign_proc : process(exitcond9_reg_3100, ap_CS_fsm_pp15_stage0, ap_block_pp15_stage0_11001, ap_enable_reg_pp15_iter1)
    begin
        if (((exitcond9_reg_3100 = ap_const_lv1_0) and (ap_enable_reg_pp15_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp15_stage0) and (ap_const_boolean_0 = ap_block_pp15_stage0_11001))) then 
            batch_normalization_5_we0 <= ap_const_logic_1;
        else 
            batch_normalization_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_6_address0_assign_proc : process(ap_CS_fsm_pp14_stage0, tmp_51_reg_3090, ap_CS_fsm_state98, ap_enable_reg_pp14_iter1, grp_k2c_batch_norm_fu_1866_gamma_array_address0, ap_block_pp14_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp14_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1))) then 
            batch_normalization_6_address0 <= tmp_51_reg_3090(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_6_address0 <= grp_k2c_batch_norm_fu_1866_gamma_array_address0;
        else 
            batch_normalization_6_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_6_ce0_assign_proc : process(ap_CS_fsm_pp14_stage0, ap_block_pp14_stage0_11001, ap_CS_fsm_state98, ap_enable_reg_pp14_iter1, grp_k2c_batch_norm_fu_1866_gamma_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1))) then 
            batch_normalization_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_6_ce0 <= grp_k2c_batch_norm_fu_1866_gamma_array_ce0;
        else 
            batch_normalization_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_6_we0_assign_proc : process(exitcond10_reg_3081, ap_CS_fsm_pp14_stage0, ap_block_pp14_stage0_11001, ap_enable_reg_pp14_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp14_stage0_11001) and (exitcond10_reg_3081 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp14_stage0) and (ap_enable_reg_pp14_iter1 = ap_const_logic_1))) then 
            batch_normalization_6_we0 <= ap_const_logic_1;
        else 
            batch_normalization_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_7_address0_assign_proc : process(ap_CS_fsm_pp12_stage0, tmp_47_reg_3052, ap_CS_fsm_state98, ap_enable_reg_pp12_iter1, grp_k2c_batch_norm_fu_1866_mean_array_address0, ap_block_pp12_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp12_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1))) then 
            batch_normalization_7_address0 <= tmp_47_reg_3052(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_7_address0 <= grp_k2c_batch_norm_fu_1866_mean_array_address0;
        else 
            batch_normalization_7_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_7_ce0_assign_proc : process(ap_CS_fsm_pp12_stage0, ap_block_pp12_stage0_11001, ap_CS_fsm_state98, ap_enable_reg_pp12_iter1, grp_k2c_batch_norm_fu_1866_mean_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1))) then 
            batch_normalization_7_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_7_ce0 <= grp_k2c_batch_norm_fu_1866_mean_array_ce0;
        else 
            batch_normalization_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_7_we0_assign_proc : process(exitcond12_reg_3043, ap_CS_fsm_pp12_stage0, ap_block_pp12_stage0_11001, ap_enable_reg_pp12_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp12_stage0_11001) and (exitcond12_reg_3043 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp12_stage0) and (ap_enable_reg_pp12_iter1 = ap_const_logic_1))) then 
            batch_normalization_7_we0 <= ap_const_logic_1;
        else 
            batch_normalization_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_8_address0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state98, ap_CS_fsm_pp24_stage0, ap_enable_reg_pp24_iter0, grp_k2c_batch_norm_fu_1866_outputs_array_address0, ap_block_pp24_stage0, tmp_46_fu_2247_p1, i_1_cast_fu_2547_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp24_stage0) and (ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0))) then 
            batch_normalization_8_address0 <= i_1_cast_fu_2547_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            batch_normalization_8_address0 <= tmp_46_fu_2247_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_8_address0 <= grp_k2c_batch_norm_fu_1866_outputs_array_address0;
        else 
            batch_normalization_8_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_8_address1_assign_proc : process(batch_normalization_64_reg_3324_pp24_iter6_reg, tmp_69_fu_2584_p1, ap_CS_fsm_pp26_stage0, ap_enable_reg_pp26_iter0, ap_enable_reg_pp24_iter7, ap_block_pp24_stage0, ap_block_pp26_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp26_stage0) and (ap_enable_reg_pp26_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0))) then 
            batch_normalization_8_address1 <= tmp_69_fu_2584_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp24_stage0) and (ap_enable_reg_pp24_iter7 = ap_const_logic_1))) then 
            batch_normalization_8_address1 <= batch_normalization_64_reg_3324_pp24_iter6_reg;
        else 
            batch_normalization_8_address1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_8_ce0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state98, ap_CS_fsm_pp24_stage0, ap_block_pp24_stage0_11001, ap_enable_reg_pp24_iter0, grp_k2c_batch_norm_fu_1866_outputs_array_ce0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or ((ap_enable_reg_pp24_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001)))) then 
            batch_normalization_8_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_8_ce0 <= grp_k2c_batch_norm_fu_1866_outputs_array_ce0;
        else 
            batch_normalization_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_8_ce1_assign_proc : process(ap_block_pp24_stage0_11001, ap_CS_fsm_pp26_stage0, ap_block_pp26_stage0_11001, ap_enable_reg_pp26_iter0, ap_enable_reg_pp24_iter7)
    begin
        if ((((ap_enable_reg_pp26_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp26_stage0) and (ap_const_boolean_0 = ap_block_pp26_stage0_11001)) or ((ap_enable_reg_pp24_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001)))) then 
            batch_normalization_8_ce1 <= ap_const_logic_1;
        else 
            batch_normalization_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_8_d0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state98, grp_k2c_batch_norm_fu_1866_outputs_array_d0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
            batch_normalization_8_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_8_d0 <= grp_k2c_batch_norm_fu_1866_outputs_array_d0;
        else 
            batch_normalization_8_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    batch_normalization_8_we0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state98, grp_k2c_batch_norm_fu_1866_outputs_array_we0, exitcond13_fu_2235_p2)
    begin
        if (((exitcond13_fu_2235_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state45))) then 
            batch_normalization_8_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            batch_normalization_8_we0 <= grp_k2c_batch_norm_fu_1866_outputs_array_we0;
        else 
            batch_normalization_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    batch_normalization_8_we1_assign_proc : process(ap_block_pp24_stage0_11001, exitcond25_reg_3315_pp24_iter6_reg, ap_enable_reg_pp24_iter7)
    begin
        if (((exitcond25_reg_3315_pp24_iter6_reg = ap_const_lv1_0) and (ap_enable_reg_pp24_iter7 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp24_stage0_11001))) then 
            batch_normalization_8_we1 <= ap_const_logic_1;
        else 
            batch_normalization_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    batch_normalization_s_address0 <= tmp_38_fu_2086_p1(7 - 1 downto 0);

    batch_normalization_s_ce0_assign_proc : process(ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            batch_normalization_s_ce0 <= ap_const_logic_1;
        else 
            batch_normalization_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_1_bias_array1_address0 <= tmp_45_fu_2201_p1(4 - 1 downto 0);

    dense_1_bias_array1_ce0_assign_proc : process(ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (ap_enable_reg_pp10_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0))) then 
            dense_1_bias_array1_ce0 <= ap_const_logic_1;
        else 
            dense_1_bias_array1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_bias_array_address0_assign_proc : process(ap_CS_fsm_pp10_stage0, tmp_45_reg_3017, ap_enable_reg_pp10_iter1, grp_k2c_dense_2_fu_1809_bias_array_address0, ap_CS_fsm_state96, ap_block_pp10_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp10_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1))) then 
            dense_1_bias_array_address0 <= tmp_45_reg_3017(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_bias_array_address0 <= grp_k2c_dense_2_fu_1809_bias_array_address0;
        else 
            dense_1_bias_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_bias_array_ce0_assign_proc : process(ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1, grp_k2c_dense_2_fu_1809_bias_array_ce0, ap_CS_fsm_state96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1))) then 
            dense_1_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_bias_array_ce0 <= grp_k2c_dense_2_fu_1809_bias_array_ce0;
        else 
            dense_1_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_bias_array_we0_assign_proc : process(exitcond14_reg_3008, ap_CS_fsm_pp10_stage0, ap_block_pp10_stage0_11001, ap_enable_reg_pp10_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp10_stage0_11001) and (exitcond14_reg_3008 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp10_stage0) and (ap_enable_reg_pp10_iter1 = ap_const_logic_1))) then 
            dense_1_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_1_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_fwork_address0_assign_proc : process(ap_CS_fsm_state42, grp_k2c_dense_2_fu_1809_fwork_address0, ap_CS_fsm_state96, tmp_43_fu_2212_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_1_fwork_address0 <= tmp_43_fu_2212_p1(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_fwork_address0 <= grp_k2c_dense_2_fu_1809_fwork_address0;
        else 
            dense_1_fwork_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    dense_1_fwork_ce0_assign_proc : process(ap_CS_fsm_state42, grp_k2c_dense_2_fu_1809_fwork_ce0, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_1_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_fwork_ce0 <= grp_k2c_dense_2_fu_1809_fwork_ce0;
        else 
            dense_1_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_fwork_ce1_assign_proc : process(grp_k2c_dense_2_fu_1809_fwork_ce1, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_fwork_ce1 <= grp_k2c_dense_2_fu_1809_fwork_ce1;
        else 
            dense_1_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_fwork_d0_assign_proc : process(ap_CS_fsm_state42, grp_k2c_dense_2_fu_1809_fwork_d0, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_1_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_fwork_d0 <= grp_k2c_dense_2_fu_1809_fwork_d0;
        else 
            dense_1_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_fwork_we0_assign_proc : process(ap_CS_fsm_state42, grp_k2c_dense_2_fu_1809_fwork_we0, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            dense_1_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_fwork_we0 <= grp_k2c_dense_2_fu_1809_fwork_we0;
        else 
            dense_1_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_array_2_address0_assign_proc : process(ap_CS_fsm_pp9_stage0, tmp_42_reg_2998, ap_enable_reg_pp9_iter1, grp_k2c_dense_2_fu_1809_kernel_array_address0, ap_CS_fsm_state96, ap_block_pp9_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp9_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1))) then 
            dense_1_kernel_array_2_address0 <= tmp_42_reg_2998(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_array_2_address0 <= grp_k2c_dense_2_fu_1809_kernel_array_address0;
        else 
            dense_1_kernel_array_2_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_kernel_array_2_ce0_assign_proc : process(ap_CS_fsm_pp9_stage0, ap_block_pp9_stage0_11001, ap_enable_reg_pp9_iter1, grp_k2c_dense_2_fu_1809_kernel_array_ce0, ap_CS_fsm_state96)
    begin
        if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1))) then 
            dense_1_kernel_array_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_array_2_ce0 <= grp_k2c_dense_2_fu_1809_kernel_array_ce0;
        else 
            dense_1_kernel_array_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_array_2_we0_assign_proc : process(exitcond15_reg_2989, ap_CS_fsm_pp9_stage0, ap_block_pp9_stage0_11001, ap_enable_reg_pp9_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (exitcond15_reg_2989 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0) and (ap_enable_reg_pp9_iter1 = ap_const_logic_1))) then 
            dense_1_kernel_array_2_we0 <= ap_const_logic_1;
        else 
            dense_1_kernel_array_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_1_kernel_array_address0 <= tmp_42_fu_2178_p1(10 - 1 downto 0);

    dense_1_kernel_array_ce0_assign_proc : process(ap_CS_fsm_pp9_stage0, ap_block_pp9_stage0_11001, ap_enable_reg_pp9_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp9_stage0_11001) and (ap_enable_reg_pp9_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp9_stage0))) then 
            dense_1_kernel_array_ce0 <= ap_const_logic_1;
        else 
            dense_1_kernel_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_shape_address0_assign_proc : process(ap_CS_fsm_state35, grp_k2c_dense_2_fu_1809_kernel_shape_address0, ap_CS_fsm_state96, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            dense_1_kernel_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense_1_kernel_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            dense_1_kernel_shape_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_shape_address0 <= grp_k2c_dense_2_fu_1809_kernel_shape_address0;
        else 
            dense_1_kernel_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_1_kernel_shape_address1_assign_proc : process(ap_CS_fsm_state35, grp_k2c_dense_2_fu_1809_kernel_shape_address1, ap_CS_fsm_state96, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            dense_1_kernel_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense_1_kernel_shape_address1 <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_shape_address1 <= grp_k2c_dense_2_fu_1809_kernel_shape_address1;
        else 
            dense_1_kernel_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_1_kernel_shape_ce0_assign_proc : process(ap_CS_fsm_state35, grp_k2c_dense_2_fu_1809_kernel_shape_ce0, ap_CS_fsm_state96, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            dense_1_kernel_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_shape_ce0 <= grp_k2c_dense_2_fu_1809_kernel_shape_ce0;
        else 
            dense_1_kernel_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_shape_ce1_assign_proc : process(ap_CS_fsm_state35, grp_k2c_dense_2_fu_1809_kernel_shape_ce1, ap_CS_fsm_state96, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            dense_1_kernel_shape_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_kernel_shape_ce1 <= grp_k2c_dense_2_fu_1809_kernel_shape_ce1;
        else 
            dense_1_kernel_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_shape_d0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            dense_1_kernel_shape_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            dense_1_kernel_shape_d0 <= ap_const_lv64_A;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            dense_1_kernel_shape_d0 <= ap_const_lv64_64;
        else 
            dense_1_kernel_shape_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_kernel_shape_we0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state33, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            dense_1_kernel_shape_we0 <= ap_const_logic_1;
        else 
            dense_1_kernel_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_kernel_shape_we1_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state34)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state35))) then 
            dense_1_kernel_shape_we1 <= ap_const_logic_1;
        else 
            dense_1_kernel_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_array_address0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state98, grp_k2c_dense_2_fu_1809_output_array_address0, grp_k2c_batch_norm_fu_1866_inputs_array_address0, ap_CS_fsm_state96, tmp_41_fu_2149_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_1_output_array_address0 <= tmp_41_fu_2149_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            dense_1_output_array_address0 <= grp_k2c_batch_norm_fu_1866_inputs_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_output_array_address0 <= grp_k2c_dense_2_fu_1809_output_array_address0;
        else 
            dense_1_output_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_output_array_ce0_assign_proc : process(ap_CS_fsm_state32, ap_CS_fsm_state98, grp_k2c_dense_2_fu_1809_output_array_ce0, grp_k2c_batch_norm_fu_1866_inputs_array_ce0, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_1_output_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            dense_1_output_array_ce0 <= grp_k2c_batch_norm_fu_1866_inputs_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_output_array_ce0 <= grp_k2c_dense_2_fu_1809_output_array_ce0;
        else 
            dense_1_output_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_array_d0_assign_proc : process(ap_CS_fsm_state32, grp_k2c_dense_2_fu_1809_output_array_d0, ap_CS_fsm_state96)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            dense_1_output_array_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_output_array_d0 <= grp_k2c_dense_2_fu_1809_output_array_d0;
        else 
            dense_1_output_array_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_output_array_we0_assign_proc : process(ap_CS_fsm_state32, grp_k2c_dense_2_fu_1809_output_array_we0, exitcond16_fu_2137_p2, ap_CS_fsm_state96)
    begin
        if (((exitcond16_fu_2137_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state32))) then 
            dense_1_output_array_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dense_1_output_array_we0 <= grp_k2c_dense_2_fu_1809_output_array_we0;
        else 
            dense_1_output_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_shape_address0_assign_proc : process(ap_CS_fsm_state98, grp_k2c_batch_norm_fu_1866_inputs_shape_address0, ap_CS_fsm_state31, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            dense_1_output_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            dense_1_output_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            dense_1_output_shape_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            dense_1_output_shape_address0 <= grp_k2c_batch_norm_fu_1866_inputs_shape_address0;
        else 
            dense_1_output_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_1_output_shape_address1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            dense_1_output_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            dense_1_output_shape_address1 <= ap_const_lv3_2;
        else 
            dense_1_output_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_1_output_shape_ce0_assign_proc : process(ap_CS_fsm_state98, grp_k2c_batch_norm_fu_1866_inputs_shape_ce0, ap_CS_fsm_state31, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            dense_1_output_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            dense_1_output_shape_ce0 <= grp_k2c_batch_norm_fu_1866_inputs_shape_ce0;
        else 
            dense_1_output_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_shape_ce1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            dense_1_output_shape_ce1 <= ap_const_logic_1;
        else 
            dense_1_output_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_shape_d0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            dense_1_output_shape_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            dense_1_output_shape_d0 <= ap_const_lv64_A;
        else 
            dense_1_output_shape_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_1_output_shape_we0_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state29, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            dense_1_output_shape_we0 <= ap_const_logic_1;
        else 
            dense_1_output_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_output_shape_we1_assign_proc : process(ap_CS_fsm_state31, ap_CS_fsm_state30)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state31))) then 
            dense_1_output_shape_we1 <= ap_const_logic_1;
        else 
            dense_1_output_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_bias_array6_address0 <= tmp_55_fu_2396_p1(3 - 1 downto 0);

    dense_2_bias_array6_ce0_assign_proc : process(ap_CS_fsm_pp18_stage0, ap_block_pp18_stage0_11001, ap_enable_reg_pp18_iter0)
    begin
        if (((ap_enable_reg_pp18_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then 
            dense_2_bias_array6_ce0 <= ap_const_logic_1;
        else 
            dense_2_bias_array6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_bias_array_address0_assign_proc : process(ap_CS_fsm_pp18_stage0, tmp_55_reg_3155, ap_enable_reg_pp18_iter1, grp_k2c_dense_1_fu_1786_bias_array_address0, ap_CS_fsm_state120, ap_block_pp18_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp18_stage0) and (ap_enable_reg_pp18_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0))) then 
            dense_2_bias_array_address0 <= tmp_55_reg_3155(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_bias_array_address0 <= grp_k2c_dense_1_fu_1786_bias_array_address0;
        else 
            dense_2_bias_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_bias_array_ce0_assign_proc : process(ap_CS_fsm_pp18_stage0, ap_block_pp18_stage0_11001, ap_enable_reg_pp18_iter1, grp_k2c_dense_1_fu_1786_bias_array_ce0, ap_CS_fsm_state120)
    begin
        if (((ap_enable_reg_pp18_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then 
            dense_2_bias_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_bias_array_ce0 <= grp_k2c_dense_1_fu_1786_bias_array_ce0;
        else 
            dense_2_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_bias_array_we0_assign_proc : process(exitcond6_reg_3146, ap_CS_fsm_pp18_stage0, ap_block_pp18_stage0_11001, ap_enable_reg_pp18_iter1)
    begin
        if (((exitcond6_reg_3146 = ap_const_lv1_0) and (ap_enable_reg_pp18_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp18_stage0) and (ap_const_boolean_0 = ap_block_pp18_stage0_11001))) then 
            dense_2_bias_array_we0 <= ap_const_logic_1;
        else 
            dense_2_bias_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_fwork_address0_assign_proc : process(ap_CS_fsm_state71, grp_k2c_dense_1_fu_1786_fwork_address0, ap_CS_fsm_state120, tmp_56_fu_2407_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            dense_2_fwork_address0 <= tmp_56_fu_2407_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_fwork_address0 <= grp_k2c_dense_1_fu_1786_fwork_address0;
        else 
            dense_2_fwork_address0 <= "XXXXXXX";
        end if; 
    end process;


    dense_2_fwork_ce0_assign_proc : process(ap_CS_fsm_state71, grp_k2c_dense_1_fu_1786_fwork_ce0, ap_CS_fsm_state120)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            dense_2_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_fwork_ce0 <= grp_k2c_dense_1_fu_1786_fwork_ce0;
        else 
            dense_2_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_fwork_ce1_assign_proc : process(grp_k2c_dense_1_fu_1786_fwork_ce1, ap_CS_fsm_state120)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_fwork_ce1 <= grp_k2c_dense_1_fu_1786_fwork_ce1;
        else 
            dense_2_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_fwork_d0_assign_proc : process(ap_CS_fsm_state71, grp_k2c_dense_1_fu_1786_fwork_d0, ap_CS_fsm_state120)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            dense_2_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_fwork_d0 <= grp_k2c_dense_1_fu_1786_fwork_d0;
        else 
            dense_2_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_fwork_we0_assign_proc : process(ap_CS_fsm_state71, grp_k2c_dense_1_fu_1786_fwork_we0, ap_CS_fsm_state120)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state71)) then 
            dense_2_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_fwork_we0 <= grp_k2c_dense_1_fu_1786_fwork_we0;
        else 
            dense_2_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_array_1_address0_assign_proc : process(ap_CS_fsm_pp17_stage0, tmp_54_reg_3136, ap_enable_reg_pp17_iter1, grp_k2c_dense_1_fu_1786_kernel_array_address0, ap_CS_fsm_state120, ap_block_pp17_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp17_stage0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0))) then 
            dense_2_kernel_array_1_address0 <= tmp_54_reg_3136(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_array_1_address0 <= grp_k2c_dense_1_fu_1786_kernel_array_address0;
        else 
            dense_2_kernel_array_1_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_kernel_array_1_ce0_assign_proc : process(ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1, grp_k2c_dense_1_fu_1786_kernel_array_ce0, ap_CS_fsm_state120)
    begin
        if (((ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then 
            dense_2_kernel_array_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_array_1_ce0 <= grp_k2c_dense_1_fu_1786_kernel_array_ce0;
        else 
            dense_2_kernel_array_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_array_1_we0_assign_proc : process(exitcond7_reg_3127, ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter1)
    begin
        if (((exitcond7_reg_3127 = ap_const_lv1_0) and (ap_enable_reg_pp17_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then 
            dense_2_kernel_array_1_we0 <= ap_const_logic_1;
        else 
            dense_2_kernel_array_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_kernel_array_address0 <= tmp_54_fu_2373_p1(6 - 1 downto 0);

    dense_2_kernel_array_ce0_assign_proc : process(ap_CS_fsm_pp17_stage0, ap_block_pp17_stage0_11001, ap_enable_reg_pp17_iter0)
    begin
        if (((ap_enable_reg_pp17_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp17_stage0) and (ap_const_boolean_0 = ap_block_pp17_stage0_11001))) then 
            dense_2_kernel_array_ce0 <= ap_const_logic_1;
        else 
            dense_2_kernel_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_shape_address0_assign_proc : process(ap_CS_fsm_state64, grp_k2c_dense_1_fu_1786_kernel_shape_address0, ap_CS_fsm_state120, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            dense_2_kernel_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            dense_2_kernel_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            dense_2_kernel_shape_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_shape_address0 <= grp_k2c_dense_1_fu_1786_kernel_shape_address0;
        else 
            dense_2_kernel_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_2_kernel_shape_address1_assign_proc : process(ap_CS_fsm_state64, grp_k2c_dense_1_fu_1786_kernel_shape_address1, ap_CS_fsm_state120, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            dense_2_kernel_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            dense_2_kernel_shape_address1 <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_shape_address1 <= grp_k2c_dense_1_fu_1786_kernel_shape_address1;
        else 
            dense_2_kernel_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_2_kernel_shape_ce0_assign_proc : process(ap_CS_fsm_state64, grp_k2c_dense_1_fu_1786_kernel_shape_ce0, ap_CS_fsm_state120, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            dense_2_kernel_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_shape_ce0 <= grp_k2c_dense_1_fu_1786_kernel_shape_ce0;
        else 
            dense_2_kernel_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_shape_ce1_assign_proc : process(ap_CS_fsm_state64, grp_k2c_dense_1_fu_1786_kernel_shape_ce1, ap_CS_fsm_state120, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            dense_2_kernel_shape_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_kernel_shape_ce1 <= grp_k2c_dense_1_fu_1786_kernel_shape_ce1;
        else 
            dense_2_kernel_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_shape_d0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state64)) then 
            dense_2_kernel_shape_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            dense_2_kernel_shape_d0 <= ap_const_lv64_6;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            dense_2_kernel_shape_d0 <= ap_const_lv64_A;
        else 
            dense_2_kernel_shape_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_kernel_shape_we0_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state62, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            dense_2_kernel_shape_we0 <= ap_const_logic_1;
        else 
            dense_2_kernel_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_kernel_shape_we1_assign_proc : process(ap_CS_fsm_state64, ap_CS_fsm_state63)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or (ap_const_logic_1 = ap_CS_fsm_state64))) then 
            dense_2_kernel_shape_we1 <= ap_const_logic_1;
        else 
            dense_2_kernel_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_array_address0_assign_proc : process(ap_CS_fsm_state129, ap_CS_fsm_state61, ap_CS_fsm_state123, ap_CS_fsm_state125, dense_2_output_array_3_reg_3457, ap_CS_fsm_state126, dense_2_output_array_5_reg_3485, tmp_81_fu_2827_p1, ap_CS_fsm_state133, grp_k2c_dense_1_fu_1786_output_array_address0, ap_CS_fsm_state130, ap_CS_fsm_state120, tmp_53_fu_2344_p1, i_2_cast_fu_2653_p1, i_3_cast_fu_2762_p1, i_4_cast_fu_2779_p1, ap_CS_fsm_state121)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state133)) then 
            dense_2_output_array_address0 <= tmp_81_fu_2827_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            dense_2_output_array_address0 <= dense_2_output_array_5_reg_3485;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state129)) then 
            dense_2_output_array_address0 <= i_4_cast_fu_2779_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            dense_2_output_array_address0 <= dense_2_output_array_3_reg_3457;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state125)) then 
            dense_2_output_array_address0 <= i_3_cast_fu_2762_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state123)) then 
            dense_2_output_array_address0 <= i_2_cast_fu_2653_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state121)) then 
            dense_2_output_array_address0 <= ap_const_lv19_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            dense_2_output_array_address0 <= tmp_53_fu_2344_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_output_array_address0 <= grp_k2c_dense_1_fu_1786_output_array_address0;
        else 
            dense_2_output_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_output_array_ce0_assign_proc : process(ap_CS_fsm_state129, ap_CS_fsm_state61, ap_CS_fsm_state123, ap_CS_fsm_state125, ap_CS_fsm_state126, ap_CS_fsm_state133, grp_k2c_dense_1_fu_1786_output_array_ce0, ap_CS_fsm_state130, ap_CS_fsm_state120, ap_CS_fsm_state121)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state129) or (ap_const_logic_1 = ap_CS_fsm_state121) or (ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state133) or (ap_const_logic_1 = ap_CS_fsm_state126) or (ap_const_logic_1 = ap_CS_fsm_state125) or (ap_const_logic_1 = ap_CS_fsm_state123) or (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            dense_2_output_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_output_array_ce0 <= grp_k2c_dense_1_fu_1786_output_array_ce0;
        else 
            dense_2_output_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_array_d0_assign_proc : process(ap_CS_fsm_state61, tmp_77_fu_1918_p2, ap_CS_fsm_state126, grp_k2c_dense_1_fu_1786_output_array_d0, ap_CS_fsm_state130, ap_CS_fsm_state120, tmp_79_fu_1900_p2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state130)) then 
            dense_2_output_array_d0 <= tmp_79_fu_1900_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            dense_2_output_array_d0 <= tmp_77_fu_1918_p2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            dense_2_output_array_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_output_array_d0 <= grp_k2c_dense_1_fu_1786_output_array_d0;
        else 
            dense_2_output_array_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_2_output_array_we0_assign_proc : process(ap_CS_fsm_state61, ap_CS_fsm_state126, grp_k2c_dense_1_fu_1786_output_array_we0, exitcond8_fu_2332_p2, ap_CS_fsm_state130, ap_CS_fsm_state120)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state130) or (ap_const_logic_1 = ap_CS_fsm_state126) or ((exitcond8_fu_2332_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state61)))) then 
            dense_2_output_array_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dense_2_output_array_we0 <= grp_k2c_dense_1_fu_1786_output_array_we0;
        else 
            dense_2_output_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_shape_address0_assign_proc : process(ap_CS_fsm_state60, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            dense_2_output_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            dense_2_output_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_2_output_shape_address0 <= ap_const_lv3_0;
        else 
            dense_2_output_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_2_output_shape_address1_assign_proc : process(ap_CS_fsm_state131, tmp_80_fu_2817_p1, ap_CS_fsm_state60, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state131)) then 
            dense_2_output_shape_address1 <= tmp_80_fu_2817_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
            dense_2_output_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            dense_2_output_shape_address1 <= ap_const_lv3_2;
        else 
            dense_2_output_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_2_output_shape_ce0_assign_proc : process(ap_CS_fsm_state60, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            dense_2_output_shape_ce0 <= ap_const_logic_1;
        else 
            dense_2_output_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_shape_ce1_assign_proc : process(ap_CS_fsm_state131, ap_CS_fsm_state60, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state60) or (ap_const_logic_1 = ap_CS_fsm_state131))) then 
            dense_2_output_shape_ce1 <= ap_const_logic_1;
        else 
            dense_2_output_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_shape_d0_assign_proc : process(ap_CS_fsm_state60, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            dense_2_output_shape_d0 <= ap_const_lv5_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
            dense_2_output_shape_d0 <= ap_const_lv5_6;
        else 
            dense_2_output_shape_d0 <= "XXXXX";
        end if; 
    end process;


    dense_2_output_shape_we0_assign_proc : process(ap_CS_fsm_state60, ap_CS_fsm_state58, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state58) or (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            dense_2_output_shape_we0 <= ap_const_logic_1;
        else 
            dense_2_output_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_output_shape_we1_assign_proc : process(ap_CS_fsm_state60, ap_CS_fsm_state59)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state59) or (ap_const_logic_1 = ap_CS_fsm_state60))) then 
            dense_2_output_shape_we1 <= ap_const_logic_1;
        else 
            dense_2_output_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_bias_array_0_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, tmp_35_reg_2879, ap_enable_reg_pp2_iter1, grp_k2c_dense_fu_1832_bias_array_address0, ap_CS_fsm_state72, ap_block_pp2_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            dense_bias_array_0_address0 <= tmp_35_reg_2879(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_bias_array_0_address0 <= grp_k2c_dense_fu_1832_bias_array_address0;
        else 
            dense_bias_array_0_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_bias_array_0_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1, grp_k2c_dense_fu_1832_bias_array_ce0, ap_CS_fsm_state72)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            dense_bias_array_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_bias_array_0_ce0 <= grp_k2c_dense_fu_1832_bias_array_ce0;
        else 
            dense_bias_array_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_bias_array_0_we0_assign_proc : process(exitcond22_reg_2870, ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (exitcond22_reg_2870 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1))) then 
            dense_bias_array_0_we0 <= ap_const_logic_1;
        else 
            dense_bias_array_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_bias_array_address0 <= tmp_35_fu_2006_p1(7 - 1 downto 0);

    dense_bias_array_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            dense_bias_array_ce0 <= ap_const_logic_1;
        else 
            dense_bias_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_fwork_address0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_fu_1832_fwork_address0, ap_CS_fsm_state72, tmp_33_fu_2017_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_fwork_address0 <= tmp_33_fu_2017_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_fwork_address0 <= grp_k2c_dense_fu_1832_fwork_address0;
        else 
            dense_fwork_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_fwork_ce0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_fu_1832_fwork_ce0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_fwork_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_fwork_ce0 <= grp_k2c_dense_fu_1832_fwork_ce0;
        else 
            dense_fwork_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_fwork_ce1_assign_proc : process(grp_k2c_dense_fu_1832_fwork_ce1, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_fwork_ce1 <= grp_k2c_dense_fu_1832_fwork_ce1;
        else 
            dense_fwork_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_fwork_d0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_fu_1832_fwork_d0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_fwork_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_fwork_d0 <= grp_k2c_dense_fu_1832_fwork_d0;
        else 
            dense_fwork_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_fwork_we0_assign_proc : process(ap_CS_fsm_state13, grp_k2c_dense_fu_1832_fwork_we0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            dense_fwork_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_fwork_we0 <= grp_k2c_dense_fu_1832_fwork_we0;
        else 
            dense_fwork_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_input_input_array_address0 <= grp_k2c_dense_fu_1832_input_array_address0;
    dense_input_input_array_ce0 <= grp_k2c_dense_fu_1832_input_array_ce0;
    dense_input_input_shape_address0 <= grp_k2c_dense_fu_1832_input_shape_address0;
    dense_input_input_shape_ce0 <= grp_k2c_dense_fu_1832_input_shape_ce0;

    dense_kernel_array_address0_assign_proc : process(ap_CS_fsm_state8, grp_k2c_dense_fu_1832_kernel_array_address0, ap_CS_fsm_state72, tmp_s_fu_1989_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_kernel_array_address0 <= tmp_s_fu_1989_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_array_address0 <= grp_k2c_dense_fu_1832_kernel_array_address0;
        else 
            dense_kernel_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_kernel_array_ce0_assign_proc : process(ap_CS_fsm_state8, grp_k2c_dense_fu_1832_kernel_array_ce0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            dense_kernel_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_array_ce0 <= grp_k2c_dense_fu_1832_kernel_array_ce0;
        else 
            dense_kernel_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_kernel_array_we0_assign_proc : process(ap_CS_fsm_state8, exitcond23_fu_1977_p2)
    begin
        if (((exitcond23_fu_1977_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            dense_kernel_array_we0 <= ap_const_logic_1;
        else 
            dense_kernel_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_kernel_shape_address0_assign_proc : process(grp_k2c_dense_fu_1832_kernel_shape_address0, ap_CS_fsm_state7, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_kernel_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_kernel_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_kernel_shape_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_shape_address0 <= grp_k2c_dense_fu_1832_kernel_shape_address0;
        else 
            dense_kernel_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_kernel_shape_address1_assign_proc : process(grp_k2c_dense_fu_1832_kernel_shape_address1, ap_CS_fsm_state7, ap_CS_fsm_state72, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_kernel_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_kernel_shape_address1 <= ap_const_lv3_2;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_shape_address1 <= grp_k2c_dense_fu_1832_kernel_shape_address1;
        else 
            dense_kernel_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_kernel_shape_ce0_assign_proc : process(grp_k2c_dense_fu_1832_kernel_shape_ce0, ap_CS_fsm_state7, ap_CS_fsm_state72, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dense_kernel_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_shape_ce0 <= grp_k2c_dense_fu_1832_kernel_shape_ce0;
        else 
            dense_kernel_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_kernel_shape_ce1_assign_proc : process(grp_k2c_dense_fu_1832_kernel_shape_ce1, ap_CS_fsm_state7, ap_CS_fsm_state72, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dense_kernel_shape_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_kernel_shape_ce1 <= grp_k2c_dense_fu_1832_kernel_shape_ce1;
        else 
            dense_kernel_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_kernel_shape_d0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dense_kernel_shape_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            dense_kernel_shape_d0 <= ap_const_lv64_64;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            dense_kernel_shape_d0 <= ap_const_lv64_A3E;
        else 
            dense_kernel_shape_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_kernel_shape_we0_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dense_kernel_shape_we0 <= ap_const_logic_1;
        else 
            dense_kernel_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_kernel_shape_we1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dense_kernel_shape_we1 <= ap_const_logic_1;
        else 
            dense_kernel_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_array_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state74, grp_k2c_dense_fu_1832_output_array_address0, grp_k2c_batch_norm_fu_1866_inputs_array_address0, ap_CS_fsm_state72, tmp_fu_1972_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_output_array_address0 <= tmp_fu_1972_p1(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            dense_output_array_address0 <= grp_k2c_batch_norm_fu_1866_inputs_array_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_output_array_address0 <= grp_k2c_dense_fu_1832_output_array_address0;
        else 
            dense_output_array_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_output_array_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state74, grp_k2c_dense_fu_1832_output_array_ce0, grp_k2c_batch_norm_fu_1866_inputs_array_ce0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_output_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            dense_output_array_ce0 <= grp_k2c_batch_norm_fu_1866_inputs_array_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_output_array_ce0 <= grp_k2c_dense_fu_1832_output_array_ce0;
        else 
            dense_output_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_array_d0_assign_proc : process(ap_CS_fsm_state4, grp_k2c_dense_fu_1832_output_array_d0, ap_CS_fsm_state72)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            dense_output_array_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_output_array_d0 <= grp_k2c_dense_fu_1832_output_array_d0;
        else 
            dense_output_array_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_output_array_we0_assign_proc : process(ap_CS_fsm_state4, grp_k2c_dense_fu_1832_output_array_we0, exitcond24_fu_1960_p2, ap_CS_fsm_state72)
    begin
        if (((exitcond24_fu_1960_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            dense_output_array_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
            dense_output_array_we0 <= grp_k2c_dense_fu_1832_output_array_we0;
        else 
            dense_output_array_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_shape_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state74, grp_k2c_batch_norm_fu_1866_inputs_shape_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_output_shape_address0 <= ap_const_lv3_4;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_output_shape_address0 <= ap_const_lv3_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            dense_output_shape_address0 <= ap_const_lv3_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            dense_output_shape_address0 <= grp_k2c_batch_norm_fu_1866_inputs_shape_address0;
        else 
            dense_output_shape_address0 <= "XXX";
        end if; 
    end process;


    dense_output_shape_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            dense_output_shape_address1 <= ap_const_lv3_3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            dense_output_shape_address1 <= ap_const_lv3_2;
        else 
            dense_output_shape_address1 <= "XXX";
        end if; 
    end process;


    dense_output_shape_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state74, grp_k2c_batch_norm_fu_1866_inputs_shape_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            dense_output_shape_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            dense_output_shape_ce0 <= grp_k2c_batch_norm_fu_1866_inputs_shape_ce0;
        else 
            dense_output_shape_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_shape_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_output_shape_ce1 <= ap_const_logic_1;
        else 
            dense_output_shape_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_shape_d0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_output_shape_d0 <= ap_const_lv64_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            dense_output_shape_d0 <= ap_const_lv64_64;
        else 
            dense_output_shape_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dense_output_shape_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then 
            dense_output_shape_we0 <= ap_const_logic_1;
        else 
            dense_output_shape_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_output_shape_we1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            dense_output_shape_we1 <= ap_const_logic_1;
        else 
            dense_output_shape_we1 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_2_output_arr_address0_assign_proc : process(tmp_64_reg_3268, ap_CS_fsm_pp23_stage0, ap_enable_reg_pp23_iter1, grp_k2c_dense_2_fu_1809_input_array_address0, ap_CS_fsm_state96, ap_block_pp23_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp23_stage0) and (ap_enable_reg_pp23_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0))) then 
            dropout_2_output_arr_address0 <= tmp_64_reg_3268(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dropout_2_output_arr_address0 <= grp_k2c_dense_2_fu_1809_input_array_address0;
        else 
            dropout_2_output_arr_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dropout_2_output_arr_ce0_assign_proc : process(ap_CS_fsm_pp23_stage0, ap_block_pp23_stage0_11001, ap_enable_reg_pp23_iter1, grp_k2c_dense_2_fu_1809_input_array_ce0, ap_CS_fsm_state96)
    begin
        if (((ap_enable_reg_pp23_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_11001))) then 
            dropout_2_output_arr_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dropout_2_output_arr_ce0 <= grp_k2c_dense_2_fu_1809_input_array_ce0;
        else 
            dropout_2_output_arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_2_output_arr_we0_assign_proc : process(ap_CS_fsm_pp23_stage0, ap_block_pp23_stage0_11001, tmp_65_reg_3273, ap_enable_reg_pp23_iter1)
    begin
        if (((tmp_65_reg_3273 = ap_const_lv1_1) and (ap_enable_reg_pp23_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp23_stage0) and (ap_const_boolean_0 = ap_block_pp23_stage0_11001))) then 
            dropout_2_output_arr_we0 <= ap_const_logic_1;
        else 
            dropout_2_output_arr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_2_output_sha_address0_assign_proc : process(ap_CS_fsm_pp22_stage0, tmp_63_reg_3258, ap_enable_reg_pp22_iter1, grp_k2c_dense_2_fu_1809_input_shape_address0, ap_CS_fsm_state96, ap_block_pp22_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp22_stage0) and (ap_enable_reg_pp22_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0))) then 
            dropout_2_output_sha_address0 <= tmp_63_reg_3258(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dropout_2_output_sha_address0 <= grp_k2c_dense_2_fu_1809_input_shape_address0;
        else 
            dropout_2_output_sha_address0 <= "XXX";
        end if; 
    end process;


    dropout_2_output_sha_ce0_assign_proc : process(ap_CS_fsm_pp22_stage0, ap_block_pp22_stage0_11001, ap_enable_reg_pp22_iter1, grp_k2c_dense_2_fu_1809_input_shape_ce0, ap_CS_fsm_state96)
    begin
        if (((ap_enable_reg_pp22_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001))) then 
            dropout_2_output_sha_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state96)) then 
            dropout_2_output_sha_ce0 <= grp_k2c_dense_2_fu_1809_input_shape_ce0;
        else 
            dropout_2_output_sha_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        dropout_2_output_sha_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(activation_1_output_s_q0),64));


    dropout_2_output_sha_we0_assign_proc : process(exitcond4_reg_3249, ap_CS_fsm_pp22_stage0, ap_block_pp22_stage0_11001, ap_enable_reg_pp22_iter1)
    begin
        if (((exitcond4_reg_3249 = ap_const_lv1_0) and (ap_enable_reg_pp22_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp22_stage0) and (ap_const_boolean_0 = ap_block_pp22_stage0_11001))) then 
            dropout_2_output_sha_we0 <= ap_const_logic_1;
        else 
            dropout_2_output_sha_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_3_output_arr_address0_assign_proc : process(tmp_72_reg_3392, ap_CS_fsm_pp28_stage0, ap_enable_reg_pp28_iter1, grp_k2c_dense_1_fu_1786_input_array_address0, ap_CS_fsm_state120, ap_block_pp28_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp28_stage0) and (ap_enable_reg_pp28_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0))) then 
            dropout_3_output_arr_address0 <= tmp_72_reg_3392(19 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dropout_3_output_arr_address0 <= grp_k2c_dense_1_fu_1786_input_array_address0;
        else 
            dropout_3_output_arr_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dropout_3_output_arr_ce0_assign_proc : process(ap_CS_fsm_pp28_stage0, ap_block_pp28_stage0_11001, ap_enable_reg_pp28_iter1, grp_k2c_dense_1_fu_1786_input_array_ce0, ap_CS_fsm_state120)
    begin
        if (((ap_enable_reg_pp28_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_11001))) then 
            dropout_3_output_arr_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dropout_3_output_arr_ce0 <= grp_k2c_dense_1_fu_1786_input_array_ce0;
        else 
            dropout_3_output_arr_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_3_output_arr_we0_assign_proc : process(ap_CS_fsm_pp28_stage0, ap_block_pp28_stage0_11001, tmp_73_reg_3397, ap_enable_reg_pp28_iter1)
    begin
        if (((tmp_73_reg_3397 = ap_const_lv1_1) and (ap_enable_reg_pp28_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp28_stage0) and (ap_const_boolean_0 = ap_block_pp28_stage0_11001))) then 
            dropout_3_output_arr_we0 <= ap_const_logic_1;
        else 
            dropout_3_output_arr_we0 <= ap_const_logic_0;
        end if; 
    end process;


    dropout_3_output_sha_address0_assign_proc : process(ap_CS_fsm_pp27_stage0, tmp_71_reg_3382, ap_enable_reg_pp27_iter1, grp_k2c_dense_1_fu_1786_input_shape_address0, ap_CS_fsm_state120, ap_block_pp27_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp27_stage0) and (ap_enable_reg_pp27_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0))) then 
            dropout_3_output_sha_address0 <= tmp_71_reg_3382(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dropout_3_output_sha_address0 <= grp_k2c_dense_1_fu_1786_input_shape_address0;
        else 
            dropout_3_output_sha_address0 <= "XXX";
        end if; 
    end process;


    dropout_3_output_sha_ce0_assign_proc : process(ap_CS_fsm_pp27_stage0, ap_block_pp27_stage0_11001, ap_enable_reg_pp27_iter1, grp_k2c_dense_1_fu_1786_input_shape_ce0, ap_CS_fsm_state120)
    begin
        if (((ap_enable_reg_pp27_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001))) then 
            dropout_3_output_sha_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state120)) then 
            dropout_3_output_sha_ce0 <= grp_k2c_dense_1_fu_1786_input_shape_ce0;
        else 
            dropout_3_output_sha_ce0 <= ap_const_logic_0;
        end if; 
    end process;

        dropout_3_output_sha_d0 <= std_logic_vector(IEEE.numeric_std.resize(signed(activation_2_output_s_q0),64));


    dropout_3_output_sha_we0_assign_proc : process(exitcond2_reg_3373, ap_CS_fsm_pp27_stage0, ap_block_pp27_stage0_11001, ap_enable_reg_pp27_iter1)
    begin
        if (((exitcond2_reg_3373 = ap_const_lv1_0) and (ap_enable_reg_pp27_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp27_stage0) and (ap_const_boolean_0 = ap_block_pp27_stage0_11001))) then 
            dropout_3_output_sha_we0 <= ap_const_logic_1;
        else 
            dropout_3_output_sha_we0 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond10_fu_2286_p2 <= "1" when (j_13_reg_1533 = ap_const_lv4_A) else "0";
    exitcond11_fu_2269_p2 <= "1" when (j_12_reg_1522 = ap_const_lv4_A) else "0";
    exitcond12_fu_2252_p2 <= "1" when (j_11_reg_1511 = ap_const_lv4_A) else "0";
    exitcond13_fu_2235_p2 <= "1" when (j_10_reg_1500 = ap_const_lv4_A) else "0";
    exitcond14_fu_2189_p2 <= "1" when (j_s_reg_1478 = ap_const_lv4_A) else "0";
    exitcond15_fu_2166_p2 <= "1" when (j_9_reg_1467 = ap_const_lv10_3E8) else "0";
    exitcond16_fu_2137_p2 <= "1" when (j_8_reg_1456 = ap_const_lv4_A) else "0";
    exitcond17_fu_2108_p2 <= "1" when (j_7_reg_1445 = ap_const_lv7_64) else "0";
    exitcond18_fu_2091_p2 <= "1" when (j_6_reg_1434 = ap_const_lv7_64) else "0";
    exitcond19_fu_2074_p2 <= "1" when (j_5_reg_1423 = ap_const_lv7_64) else "0";
    exitcond1_fu_2658_p2 <= "1" when (i_2_reg_1709 = ap_const_lv3_6) else "0";
    exitcond20_fu_2057_p2 <= "1" when (j_4_reg_1412 = ap_const_lv7_64) else "0";
    exitcond21_fu_2040_p2 <= "1" when (j_3_reg_1401 = ap_const_lv7_64) else "0";
    exitcond22_fu_1994_p2 <= "1" when (j_2_reg_1379 = ap_const_lv7_64) else "0";
    exitcond23_fu_1977_p2 <= "1" when (j_1_reg_1368 = ap_const_lv19_40038) else "0";
    exitcond24_fu_1960_p2 <= "1" when (j_reg_1357 = ap_const_lv7_64) else "0";
    exitcond25_fu_2552_p2 <= "1" when (i_1_cast_fu_2547_p1 = batch_normalization_63_reg_3307) else "0";
    exitcond26_fu_2437_p2 <= "1" when (i_cast_fu_2432_p1 = batch_normalization_55_reg_3183) else "0";
    exitcond2_fu_2600_p2 <= "1" when (j_24_reg_1687 = ap_const_lv3_5) else "0";
    exitcond3_fu_2567_p2 <= "1" when (j_22_reg_1665 = ap_const_lv3_5) else "0";
    exitcond4_fu_2485_p2 <= "1" when (j_20_reg_1632 = ap_const_lv3_5) else "0";
    exitcond5_fu_2452_p2 <= "1" when (j_18_reg_1610 = ap_const_lv3_5) else "0";
    exitcond6_fu_2384_p2 <= "1" when (j_17_reg_1577 = ap_const_lv3_6) else "0";
    exitcond7_fu_2361_p2 <= "1" when (j_16_reg_1566 = ap_const_lv6_3C) else "0";
    exitcond8_fu_2332_p2 <= "1" when (j_15_reg_1555 = ap_const_lv3_6) else "0";
    exitcond9_fu_2303_p2 <= "1" when (j_14_reg_1544 = ap_const_lv4_A) else "0";
    exitcond_fu_2805_p2 <= "1" when (j_26_reg_1764 = ap_const_lv3_5) else "0";

    grp_fu_1893_opcode_assign_proc : process(ap_CS_fsm_state126, ap_CS_fsm_state127)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            grp_fu_1893_opcode <= ap_const_lv2_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            grp_fu_1893_opcode <= ap_const_lv2_0;
        else 
            grp_fu_1893_opcode <= "XX";
        end if; 
    end process;


    grp_fu_1893_p0_assign_proc : process(dense_2_output_array_q0, ap_CS_fsm_state126, ap_CS_fsm_state127, sum_reg_1741)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            grp_fu_1893_p0 <= sum_reg_1741;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            grp_fu_1893_p0 <= dense_2_output_array_q0;
        else 
            grp_fu_1893_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_1893_p1_assign_proc : process(tmp_77_reg_3462, ap_CS_fsm_state126, ap_CS_fsm_state127, xmax1_reg_1720)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state127)) then 
            grp_fu_1893_p1 <= tmp_77_reg_3462;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state126)) then 
            grp_fu_1893_p1 <= xmax1_reg_1720;
        else 
            grp_fu_1893_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_generic_tanh_float_s_fu_1851_ap_start <= grp_generic_tanh_float_s_fu_1851_ap_start_reg;

    grp_generic_tanh_float_s_fu_1851_t_in_assign_proc : process(batch_normalization_25_q0, batch_normalization_8_q0, exitcond26_reg_3191, ap_CS_fsm_pp19_stage0, exitcond25_reg_3315, ap_CS_fsm_pp24_stage0, ap_enable_reg_pp19_iter1, ap_enable_reg_pp24_iter1, ap_block_pp19_stage0, ap_block_pp24_stage0)
    begin
        if (((exitcond25_reg_3315 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp24_stage0) and (ap_enable_reg_pp24_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp24_stage0))) then 
            grp_generic_tanh_float_s_fu_1851_t_in <= batch_normalization_8_q0;
        elsif (((exitcond26_reg_3191 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp19_stage0) and (ap_enable_reg_pp19_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp19_stage0))) then 
            grp_generic_tanh_float_s_fu_1851_t_in <= batch_normalization_25_q0;
        else 
            grp_generic_tanh_float_s_fu_1851_t_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_k2c_batch_norm_fu_1866_ap_start <= grp_k2c_batch_norm_fu_1866_ap_start_reg;

    grp_k2c_batch_norm_fu_1866_beta_array_q0_assign_proc : process(batch_normalization_22_q0, batch_normalization_5_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_beta_array_q0 <= batch_normalization_5_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_beta_array_q0 <= batch_normalization_22_q0;
        else 
            grp_k2c_batch_norm_fu_1866_beta_array_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_gamma_array_q0_assign_proc : process(batch_normalization_23_q0, batch_normalization_6_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_gamma_array_q0 <= batch_normalization_6_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_gamma_array_q0 <= batch_normalization_23_q0;
        else 
            grp_k2c_batch_norm_fu_1866_gamma_array_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_inputs_array_q0_assign_proc : process(dense_output_array_q0, dense_1_output_array_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_inputs_array_q0 <= dense_1_output_array_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_inputs_array_q0 <= dense_output_array_q0;
        else 
            grp_k2c_batch_norm_fu_1866_inputs_array_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_inputs_ndim_read_assign_proc : process(dense_output_ndim, dense_1_output_ndim, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_inputs_ndim_read <= dense_1_output_ndim;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_inputs_ndim_read <= dense_output_ndim;
        else 
            grp_k2c_batch_norm_fu_1866_inputs_ndim_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_inputs_numel_read_assign_proc : process(dense_output_numel, reg_1937, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_inputs_numel_read <= reg_1937;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_inputs_numel_read <= dense_output_numel;
        else 
            grp_k2c_batch_norm_fu_1866_inputs_numel_read <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_inputs_shape_q0_assign_proc : process(dense_output_shape_q0, dense_1_output_shape_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_inputs_shape_q0 <= dense_1_output_shape_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_inputs_shape_q0 <= dense_output_shape_q0;
        else 
            grp_k2c_batch_norm_fu_1866_inputs_shape_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_mean_array_q0_assign_proc : process(batch_normalization_24_q0, batch_normalization_7_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_mean_array_q0 <= batch_normalization_7_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_mean_array_q0 <= batch_normalization_24_q0;
        else 
            grp_k2c_batch_norm_fu_1866_mean_array_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_k2c_batch_norm_fu_1866_stdev_array_q0_assign_proc : process(batch_normalization_21_q0, batch_normalization_18_q0, ap_CS_fsm_state74, ap_CS_fsm_state98)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state98)) then 
            grp_k2c_batch_norm_fu_1866_stdev_array_q0 <= batch_normalization_18_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state74)) then 
            grp_k2c_batch_norm_fu_1866_stdev_array_q0 <= batch_normalization_21_q0;
        else 
            grp_k2c_batch_norm_fu_1866_stdev_array_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_k2c_dense_1_fu_1786_ap_start <= grp_k2c_dense_1_fu_1786_ap_start_reg;
    grp_k2c_dense_2_fu_1809_ap_start <= grp_k2c_dense_2_fu_1809_ap_start_reg;
    grp_k2c_dense_fu_1832_ap_start <= grp_k2c_dense_fu_1832_ap_start_reg;
    i_1_cast_fu_2547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_1_reg_1654),64));
    i_2_cast_fu_2653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_1709),64));
    i_39_fu_2442_p2 <= std_logic_vector(unsigned(i_reg_1599) + unsigned(ap_const_lv19_1));
    i_3_cast_fu_2762_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_1730),64));
    i_40_fu_2557_p2 <= std_logic_vector(unsigned(i_1_reg_1654) + unsigned(ap_const_lv19_1));
    i_41_fu_2664_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(i_2_reg_1709));
    i_42_fu_2773_p2 <= std_logic_vector(unsigned(i_3_reg_1730) + unsigned(ap_const_lv3_1));
    i_43_fu_2790_p2 <= std_logic_vector(unsigned(i_4_reg_1753) + unsigned(ap_const_lv3_1));
    i_4_cast_fu_2779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_4_reg_1753),64));
    i_cast_fu_2432_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_1599),64));
    indvarinc1_fu_2206_p2 <= std_logic_vector(unsigned(invdar1_reg_1489) + unsigned(ap_const_lv11_1));
    indvarinc2_fu_2401_p2 <= std_logic_vector(unsigned(invdar2_reg_1588) + unsigned(ap_const_lv7_1));
    indvarinc_fu_2011_p2 <= std_logic_vector(unsigned(invdar_reg_1390) + unsigned(ap_const_lv19_1));
    j_28_fu_1966_p2 <= std_logic_vector(unsigned(j_reg_1357) + unsigned(ap_const_lv7_1));
    j_29_fu_1983_p2 <= std_logic_vector(unsigned(j_1_reg_1368) + unsigned(ap_const_lv19_1));
    j_30_fu_2000_p2 <= std_logic_vector(unsigned(j_2_reg_1379) + unsigned(ap_const_lv7_1));
    j_31_fu_2046_p2 <= std_logic_vector(unsigned(j_3_reg_1401) + unsigned(ap_const_lv7_1));
    j_32_fu_2063_p2 <= std_logic_vector(unsigned(j_4_reg_1412) + unsigned(ap_const_lv7_1));
    j_33_fu_2080_p2 <= std_logic_vector(unsigned(j_5_reg_1423) + unsigned(ap_const_lv7_1));
    j_34_fu_2097_p2 <= std_logic_vector(unsigned(j_6_reg_1434) + unsigned(ap_const_lv7_1));
    j_35_fu_2114_p2 <= std_logic_vector(unsigned(j_7_reg_1445) + unsigned(ap_const_lv7_1));
    j_36_fu_2143_p2 <= std_logic_vector(unsigned(j_8_reg_1456) + unsigned(ap_const_lv4_1));
    j_37_fu_2172_p2 <= std_logic_vector(unsigned(j_9_reg_1467) + unsigned(ap_const_lv10_1));
    j_38_fu_2195_p2 <= std_logic_vector(unsigned(j_s_reg_1478) + unsigned(ap_const_lv4_1));
    j_39_fu_2241_p2 <= std_logic_vector(unsigned(j_10_reg_1500) + unsigned(ap_const_lv4_1));
    j_40_fu_2258_p2 <= std_logic_vector(unsigned(j_11_reg_1511) + unsigned(ap_const_lv4_1));
    j_41_fu_2275_p2 <= std_logic_vector(unsigned(j_12_reg_1522) + unsigned(ap_const_lv4_1));
    j_42_fu_2292_p2 <= std_logic_vector(unsigned(j_13_reg_1533) + unsigned(ap_const_lv4_1));
    j_43_fu_2309_p2 <= std_logic_vector(unsigned(j_14_reg_1544) + unsigned(ap_const_lv4_1));
    j_44_fu_2338_p2 <= std_logic_vector(unsigned(j_15_reg_1555) + unsigned(ap_const_lv3_1));
    j_45_fu_2367_p2 <= std_logic_vector(unsigned(j_16_reg_1566) + unsigned(ap_const_lv6_1));
    j_46_fu_2390_p2 <= std_logic_vector(unsigned(j_17_reg_1577) + unsigned(ap_const_lv3_1));
    j_47_fu_2458_p2 <= std_logic_vector(unsigned(j_18_reg_1610) + unsigned(ap_const_lv3_1));
    j_48_fu_2479_p2 <= std_logic_vector(unsigned(j_19_reg_1621) + unsigned(ap_const_lv19_1));
    j_49_fu_2491_p2 <= std_logic_vector(unsigned(j_20_reg_1632) + unsigned(ap_const_lv3_1));
    j_50_fu_2517_p2 <= std_logic_vector(unsigned(j_21_reg_1643) + unsigned(ap_const_lv19_1));
    j_51_fu_2573_p2 <= std_logic_vector(unsigned(j_22_reg_1665) + unsigned(ap_const_lv3_1));
    j_52_fu_2594_p2 <= std_logic_vector(unsigned(j_23_reg_1676) + unsigned(ap_const_lv19_1));
    j_53_fu_2606_p2 <= std_logic_vector(unsigned(j_24_reg_1687) + unsigned(ap_const_lv3_1));
    j_54_fu_2632_p2 <= std_logic_vector(unsigned(j_25_reg_1698) + unsigned(ap_const_lv19_1));
    j_55_fu_2811_p2 <= std_logic_vector(unsigned(j_26_reg_1764) + unsigned(ap_const_lv3_1));
    j_56_fu_2838_p2 <= std_logic_vector(signed(j_27_reg_1775) + signed(ap_const_lv32_1));
    notlhs1_fu_2724_p2 <= "0" when (tmp_7_fu_2692_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_2706_p2 <= "0" when (tmp_5_fu_2674_p4 = ap_const_lv8_FF) else "1";
    notrhs1_fu_2730_p2 <= "1" when (tmp_93_fu_2702_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_2712_p2 <= "1" when (tmp_92_fu_2684_p1 = ap_const_lv23_0) else "0";
    tmp_10_fu_2736_p2 <= (notrhs1_fu_2730_p2 or notlhs1_fu_2724_p2);
    tmp_11_fu_2742_p2 <= (tmp_9_fu_2718_p2 and tmp_10_fu_2736_p2);
    tmp_13_fu_2748_p2 <= (tmp_12_fu_1912_p2 and tmp_11_fu_2742_p2);
    tmp_33_fu_2017_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar_reg_1390),64));
    tmp_34_fu_2022_p2 <= "1" when (invdar_reg_1390 = ap_const_lv19_40A75) else "0";
    tmp_35_fu_2006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_2_reg_1379),64));
    tmp_36_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_3_reg_1401),64));
    tmp_37_fu_2069_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_4_reg_1412),64));
    tmp_38_fu_2086_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_5_reg_1423),64));
    tmp_39_fu_2103_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_6_reg_1434),64));
    tmp_40_fu_2120_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_7_reg_1445),64));
    tmp_41_fu_2149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_8_reg_1456),64));
    tmp_42_fu_2178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_9_reg_1467),64));
    tmp_43_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar1_reg_1489),64));
    tmp_44_fu_2217_p2 <= "1" when (invdar1_reg_1489 = ap_const_lv11_44B) else "0";
    tmp_45_fu_2201_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_s_reg_1478),64));
    tmp_46_fu_2247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_10_reg_1500),64));
    tmp_47_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_11_reg_1511),64));
    tmp_49_fu_2281_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_12_reg_1522),64));
    tmp_51_fu_2298_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_13_reg_1533),64));
    tmp_52_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_14_reg_1544),64));
    tmp_53_fu_2344_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_15_reg_1555),64));
    tmp_54_fu_2373_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_16_reg_1566),64));
    tmp_55_fu_2396_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_17_reg_1577),64));
    tmp_56_fu_2407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(invdar2_reg_1588),64));
    tmp_57_fu_2412_p2 <= "1" when (invdar2_reg_1588 = ap_const_lv7_45) else "0";
    tmp_5_fu_2674_p4 <= xmax_2_to_int_fu_2670_p1(30 downto 23);
    tmp_60_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_18_reg_1610),64));
    tmp_61_fu_2469_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_19_reg_1621),64));
    tmp_62_fu_2474_p2 <= "1" when (unsigned(tmp_61_fu_2469_p1) < unsigned(batch_normalization_55_reg_3183)) else "0";
    tmp_63_fu_2497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_20_reg_1632),64));
    tmp_64_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_21_reg_1643),64));
    tmp_65_fu_2512_p2 <= "1" when (unsigned(tmp_64_fu_2507_p1) < unsigned(batch_normalization_55_reg_3183)) else "0";
    tmp_68_fu_2579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_22_reg_1665),64));
    tmp_69_fu_2584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_23_reg_1676),64));
    tmp_70_fu_2589_p2 <= "1" when (unsigned(tmp_69_fu_2584_p1) < unsigned(batch_normalization_63_reg_3307)) else "0";
    tmp_71_fu_2612_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_24_reg_1687),64));
    tmp_72_fu_2622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_25_reg_1698),64));
    tmp_73_fu_2627_p2 <= "1" when (unsigned(tmp_72_fu_2622_p1) < unsigned(batch_normalization_63_reg_3307)) else "0";
    tmp_75_fu_2767_p2 <= "1" when (i_3_reg_1730 = ap_const_lv3_6) else "0";
    tmp_78_fu_2784_p2 <= "1" when (i_4_reg_1753 = ap_const_lv3_6) else "0";
    tmp_7_fu_2692_p4 <= xmax1_to_int_fu_2688_p1(30 downto 23);
    tmp_80_fu_2817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_26_reg_1764),64));
        tmp_81_fu_2827_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(j_27_reg_1775),64));

    tmp_82_fu_2832_p2 <= "1" when (unsigned(tmp_81_fu_2827_p1) < unsigned(reg_1943)) else "0";
    tmp_92_fu_2684_p1 <= xmax_2_to_int_fu_2670_p1(23 - 1 downto 0);
    tmp_93_fu_2702_p1 <= xmax1_to_int_fu_2688_p1(23 - 1 downto 0);
    tmp_9_fu_2718_p2 <= (notrhs_fu_2712_p2 or notlhs_fu_2706_p2);
    tmp_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_1357),64));
    tmp_s_fu_1989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_reg_1368),64));
    xmax1_to_int_fu_2688_p1 <= xmax1_reg_1720;
    xmax_1_fu_2754_p3 <= 
        dense_2_output_array_q0 when (tmp_13_fu_2748_p2(0) = '1') else 
        xmax1_reg_1720;
    xmax_2_to_int_fu_2670_p1 <= dense_2_output_array_q0;
end behav;
