// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_122 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_354_p2;
reg   [0:0] icmp_ln86_reg_1342;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1342_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1444_fu_360_p2;
reg   [0:0] icmp_ln86_1444_reg_1353;
wire   [0:0] icmp_ln86_1445_fu_366_p2;
reg   [0:0] icmp_ln86_1445_reg_1358;
reg   [0:0] icmp_ln86_1445_reg_1358_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1445_reg_1358_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1446_fu_372_p2;
reg   [0:0] icmp_ln86_1446_reg_1364;
wire   [0:0] icmp_ln86_1447_fu_378_p2;
reg   [0:0] icmp_ln86_1447_reg_1370;
reg   [0:0] icmp_ln86_1447_reg_1370_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1448_fu_384_p2;
reg   [0:0] icmp_ln86_1448_reg_1376;
reg   [0:0] icmp_ln86_1448_reg_1376_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1448_reg_1376_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1448_reg_1376_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1449_fu_390_p2;
reg   [0:0] icmp_ln86_1449_reg_1382;
reg   [0:0] icmp_ln86_1449_reg_1382_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1449_reg_1382_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1449_reg_1382_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1450_fu_396_p2;
reg   [0:0] icmp_ln86_1450_reg_1388;
wire   [0:0] icmp_ln86_1451_fu_402_p2;
reg   [0:0] icmp_ln86_1451_reg_1394;
reg   [0:0] icmp_ln86_1451_reg_1394_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1452_fu_408_p2;
reg   [0:0] icmp_ln86_1452_reg_1400;
reg   [0:0] icmp_ln86_1452_reg_1400_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1452_reg_1400_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1453_fu_414_p2;
reg   [0:0] icmp_ln86_1453_reg_1406;
reg   [0:0] icmp_ln86_1453_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1453_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1453_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1454_fu_420_p2;
reg   [0:0] icmp_ln86_1454_reg_1412;
reg   [0:0] icmp_ln86_1454_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1454_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1454_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1455_fu_426_p2;
reg   [0:0] icmp_ln86_1455_reg_1418;
reg   [0:0] icmp_ln86_1455_reg_1418_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1455_reg_1418_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1455_reg_1418_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1455_reg_1418_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1456_fu_432_p2;
reg   [0:0] icmp_ln86_1456_reg_1424;
reg   [0:0] icmp_ln86_1456_reg_1424_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1456_reg_1424_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1456_reg_1424_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1456_reg_1424_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1456_reg_1424_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1457_fu_438_p2;
reg   [0:0] icmp_ln86_1457_reg_1430;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1457_reg_1430_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1458_fu_444_p2;
reg   [0:0] icmp_ln86_1458_reg_1436;
reg   [0:0] icmp_ln86_1458_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1459_fu_450_p2;
reg   [0:0] icmp_ln86_1459_reg_1441;
wire   [0:0] icmp_ln86_1460_fu_456_p2;
reg   [0:0] icmp_ln86_1460_reg_1446;
reg   [0:0] icmp_ln86_1460_reg_1446_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1461_fu_462_p2;
reg   [0:0] icmp_ln86_1461_reg_1451;
reg   [0:0] icmp_ln86_1461_reg_1451_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1462_fu_468_p2;
reg   [0:0] icmp_ln86_1462_reg_1456;
reg   [0:0] icmp_ln86_1462_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1462_reg_1456_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1463_fu_474_p2;
reg   [0:0] icmp_ln86_1463_reg_1461;
reg   [0:0] icmp_ln86_1463_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1463_reg_1461_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1464_fu_480_p2;
reg   [0:0] icmp_ln86_1464_reg_1466;
reg   [0:0] icmp_ln86_1464_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1464_reg_1466_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1465_fu_486_p2;
reg   [0:0] icmp_ln86_1465_reg_1471;
reg   [0:0] icmp_ln86_1465_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1465_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1465_reg_1471_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1466_fu_492_p2;
reg   [0:0] icmp_ln86_1466_reg_1476;
reg   [0:0] icmp_ln86_1466_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1466_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1466_reg_1476_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1467_fu_498_p2;
reg   [0:0] icmp_ln86_1467_reg_1481;
reg   [0:0] icmp_ln86_1467_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1467_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1467_reg_1481_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1468_fu_504_p2;
reg   [0:0] icmp_ln86_1468_reg_1486;
reg   [0:0] icmp_ln86_1468_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1468_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1468_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1468_reg_1486_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1469_fu_510_p2;
reg   [0:0] icmp_ln86_1469_reg_1491;
reg   [0:0] icmp_ln86_1469_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1469_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1469_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1469_reg_1491_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1470_fu_516_p2;
reg   [0:0] icmp_ln86_1470_reg_1496;
reg   [0:0] icmp_ln86_1470_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1470_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1470_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1470_reg_1496_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1471_fu_522_p2;
reg   [0:0] icmp_ln86_1471_reg_1501;
reg   [0:0] icmp_ln86_1471_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1471_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1471_reg_1501_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1471_reg_1501_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1471_reg_1501_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1472_fu_528_p2;
reg   [0:0] icmp_ln86_1472_reg_1506;
reg   [0:0] icmp_ln86_1472_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1472_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1472_reg_1506_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1472_reg_1506_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1472_reg_1506_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1473_fu_534_p2;
reg   [0:0] icmp_ln86_1473_reg_1511;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1473_reg_1511_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_540_p2;
reg   [0:0] and_ln102_reg_1516;
reg   [0:0] and_ln102_reg_1516_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1516_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_551_p2;
reg   [0:0] and_ln104_reg_1526;
wire   [0:0] and_ln102_1584_fu_556_p2;
reg   [0:0] and_ln102_1584_reg_1532;
wire   [0:0] and_ln104_271_fu_565_p2;
reg   [0:0] and_ln104_271_reg_1539;
wire   [0:0] and_ln102_1588_fu_570_p2;
reg   [0:0] and_ln102_1588_reg_1544;
wire   [0:0] and_ln102_1589_fu_580_p2;
reg   [0:0] and_ln102_1589_reg_1550;
wire   [0:0] or_ln117_fu_596_p2;
reg   [0:0] or_ln117_reg_1556;
wire   [0:0] xor_ln104_fu_602_p2;
reg   [0:0] xor_ln104_reg_1561;
wire   [0:0] and_ln102_1585_fu_607_p2;
reg   [0:0] and_ln102_1585_reg_1567;
wire   [0:0] and_ln104_272_fu_616_p2;
reg   [0:0] and_ln104_272_reg_1573;
reg   [0:0] and_ln104_272_reg_1573_pp0_iter3_reg;
wire   [0:0] and_ln102_1590_fu_626_p2;
reg   [0:0] and_ln102_1590_reg_1579;
wire   [3:0] select_ln117_1402_fu_727_p3;
reg   [3:0] select_ln117_1402_reg_1584;
wire   [0:0] or_ln117_1302_fu_734_p2;
reg   [0:0] or_ln117_1302_reg_1589;
wire   [0:0] and_ln102_1583_fu_739_p2;
reg   [0:0] and_ln102_1583_reg_1595;
wire   [0:0] and_ln104_270_fu_748_p2;
reg   [0:0] and_ln104_270_reg_1601;
wire   [0:0] and_ln102_1586_fu_753_p2;
reg   [0:0] and_ln102_1586_reg_1607;
wire   [0:0] and_ln102_1592_fu_767_p2;
reg   [0:0] and_ln102_1592_reg_1613;
wire   [0:0] or_ln117_1306_fu_841_p2;
reg   [0:0] or_ln117_1306_reg_1619;
wire   [3:0] select_ln117_1408_fu_855_p3;
reg   [3:0] select_ln117_1408_reg_1624;
wire   [0:0] and_ln104_273_fu_868_p2;
reg   [0:0] and_ln104_273_reg_1629;
wire   [0:0] and_ln102_1587_fu_873_p2;
reg   [0:0] and_ln102_1587_reg_1634;
reg   [0:0] and_ln102_1587_reg_1634_pp0_iter5_reg;
wire   [0:0] and_ln104_274_fu_882_p2;
reg   [0:0] and_ln104_274_reg_1641;
reg   [0:0] and_ln104_274_reg_1641_pp0_iter5_reg;
reg   [0:0] and_ln104_274_reg_1641_pp0_iter6_reg;
wire   [0:0] and_ln102_1593_fu_897_p2;
reg   [0:0] and_ln102_1593_reg_1647;
wire   [0:0] or_ln117_1311_fu_980_p2;
reg   [0:0] or_ln117_1311_reg_1652;
wire   [4:0] select_ln117_1414_fu_992_p3;
reg   [4:0] select_ln117_1414_reg_1657;
wire   [0:0] or_ln117_1313_fu_1000_p2;
reg   [0:0] or_ln117_1313_reg_1662;
wire   [0:0] or_ln117_1315_fu_1006_p2;
reg   [0:0] or_ln117_1315_reg_1668;
reg   [0:0] or_ln117_1315_reg_1668_pp0_iter5_reg;
wire   [0:0] or_ln117_1317_fu_1082_p2;
reg   [0:0] or_ln117_1317_reg_1676;
wire   [4:0] select_ln117_1420_fu_1095_p3;
reg   [4:0] select_ln117_1420_reg_1681;
wire   [0:0] or_ln117_1321_fu_1157_p2;
reg   [0:0] or_ln117_1321_reg_1686;
wire   [4:0] select_ln117_1424_fu_1171_p3;
reg   [4:0] select_ln117_1424_reg_1691;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_689_fu_546_p2;
wire   [0:0] xor_ln104_691_fu_560_p2;
wire   [0:0] xor_ln104_695_fu_575_p2;
wire   [0:0] and_ln102_1597_fu_585_p2;
wire   [0:0] and_ln102_1598_fu_590_p2;
wire   [0:0] xor_ln104_692_fu_611_p2;
wire   [0:0] xor_ln104_696_fu_621_p2;
wire   [0:0] and_ln102_1600_fu_639_p2;
wire   [0:0] and_ln102_1596_fu_631_p2;
wire   [0:0] xor_ln117_fu_649_p2;
wire   [1:0] zext_ln117_fu_655_p1;
wire   [1:0] select_ln117_fu_659_p3;
wire   [1:0] select_ln117_1397_fu_666_p3;
wire   [0:0] and_ln102_1599_fu_635_p2;
wire   [2:0] zext_ln117_156_fu_673_p1;
wire   [0:0] or_ln117_1298_fu_677_p2;
wire   [2:0] select_ln117_1398_fu_682_p3;
wire   [0:0] or_ln117_1299_fu_689_p2;
wire   [0:0] and_ln102_1601_fu_644_p2;
wire   [2:0] select_ln117_1399_fu_693_p3;
wire   [0:0] or_ln117_1300_fu_701_p2;
wire   [2:0] select_ln117_1400_fu_707_p3;
wire   [2:0] select_ln117_1401_fu_715_p3;
wire   [3:0] zext_ln117_157_fu_723_p1;
wire   [0:0] xor_ln104_690_fu_743_p2;
wire   [0:0] xor_ln104_697_fu_758_p2;
wire   [0:0] and_ln102_1603_fu_776_p2;
wire   [0:0] and_ln102_1591_fu_763_p2;
wire   [0:0] and_ln102_1602_fu_772_p2;
wire   [0:0] or_ln117_1301_fu_791_p2;
wire   [0:0] and_ln102_1604_fu_781_p2;
wire   [3:0] select_ln117_1403_fu_796_p3;
wire   [0:0] or_ln117_1303_fu_803_p2;
wire   [3:0] select_ln117_1404_fu_808_p3;
wire   [0:0] or_ln117_1304_fu_815_p2;
wire   [0:0] and_ln102_1605_fu_786_p2;
wire   [3:0] select_ln117_1405_fu_819_p3;
wire   [0:0] or_ln117_1305_fu_827_p2;
wire   [3:0] select_ln117_1406_fu_833_p3;
wire   [3:0] select_ln117_1407_fu_847_p3;
wire   [0:0] xor_ln104_693_fu_863_p2;
wire   [0:0] xor_ln104_694_fu_877_p2;
wire   [0:0] xor_ln104_698_fu_887_p2;
wire   [0:0] and_ln102_1606_fu_902_p2;
wire   [0:0] xor_ln104_699_fu_892_p2;
wire   [0:0] and_ln102_1609_fu_916_p2;
wire   [0:0] and_ln102_1607_fu_907_p2;
wire   [0:0] or_ln117_1307_fu_926_p2;
wire   [3:0] select_ln117_1409_fu_931_p3;
wire   [0:0] and_ln102_1608_fu_912_p2;
wire   [4:0] zext_ln117_158_fu_938_p1;
wire   [0:0] or_ln117_1308_fu_942_p2;
wire   [4:0] select_ln117_1410_fu_947_p3;
wire   [0:0] or_ln117_1309_fu_954_p2;
wire   [0:0] and_ln102_1610_fu_921_p2;
wire   [4:0] select_ln117_1411_fu_958_p3;
wire   [0:0] or_ln117_1310_fu_966_p2;
wire   [4:0] select_ln117_1412_fu_972_p3;
wire   [4:0] select_ln117_1413_fu_984_p3;
wire   [0:0] xor_ln104_700_fu_1010_p2;
wire   [0:0] and_ln102_1612_fu_1023_p2;
wire   [0:0] and_ln102_1594_fu_1015_p2;
wire   [0:0] and_ln102_1611_fu_1019_p2;
wire   [0:0] or_ln117_1312_fu_1038_p2;
wire   [0:0] and_ln102_1613_fu_1028_p2;
wire   [4:0] select_ln117_1415_fu_1043_p3;
wire   [0:0] or_ln117_1314_fu_1050_p2;
wire   [4:0] select_ln117_1416_fu_1055_p3;
wire   [0:0] and_ln102_1614_fu_1033_p2;
wire   [4:0] select_ln117_1417_fu_1062_p3;
wire   [0:0] or_ln117_1316_fu_1070_p2;
wire   [4:0] select_ln117_1418_fu_1075_p3;
wire   [4:0] select_ln117_1419_fu_1087_p3;
wire   [0:0] xor_ln104_701_fu_1103_p2;
wire   [0:0] and_ln102_1615_fu_1112_p2;
wire   [0:0] and_ln102_1595_fu_1108_p2;
wire   [0:0] and_ln102_1616_fu_1117_p2;
wire   [0:0] or_ln117_1318_fu_1127_p2;
wire   [0:0] or_ln117_1319_fu_1132_p2;
wire   [0:0] and_ln102_1617_fu_1122_p2;
wire   [4:0] select_ln117_1421_fu_1136_p3;
wire   [0:0] or_ln117_1320_fu_1143_p2;
wire   [4:0] select_ln117_1422_fu_1149_p3;
wire   [4:0] select_ln117_1423_fu_1163_p3;
wire   [0:0] xor_ln104_702_fu_1179_p2;
wire   [0:0] and_ln102_1618_fu_1184_p2;
wire   [0:0] and_ln102_1619_fu_1189_p2;
wire   [0:0] or_ln117_1322_fu_1194_p2;
wire   [10:0] agg_result_fu_1206_p65;
wire   [4:0] agg_result_fu_1206_p66;
wire   [10:0] agg_result_fu_1206_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
wire   [4:0] agg_result_fu_1206_p1;
wire   [4:0] agg_result_fu_1206_p3;
wire   [4:0] agg_result_fu_1206_p5;
wire   [4:0] agg_result_fu_1206_p7;
wire   [4:0] agg_result_fu_1206_p9;
wire   [4:0] agg_result_fu_1206_p11;
wire   [4:0] agg_result_fu_1206_p13;
wire   [4:0] agg_result_fu_1206_p15;
wire   [4:0] agg_result_fu_1206_p17;
wire   [4:0] agg_result_fu_1206_p19;
wire   [4:0] agg_result_fu_1206_p21;
wire   [4:0] agg_result_fu_1206_p23;
wire   [4:0] agg_result_fu_1206_p25;
wire   [4:0] agg_result_fu_1206_p27;
wire   [4:0] agg_result_fu_1206_p29;
wire   [4:0] agg_result_fu_1206_p31;
wire  signed [4:0] agg_result_fu_1206_p33;
wire  signed [4:0] agg_result_fu_1206_p35;
wire  signed [4:0] agg_result_fu_1206_p37;
wire  signed [4:0] agg_result_fu_1206_p39;
wire  signed [4:0] agg_result_fu_1206_p41;
wire  signed [4:0] agg_result_fu_1206_p43;
wire  signed [4:0] agg_result_fu_1206_p45;
wire  signed [4:0] agg_result_fu_1206_p47;
wire  signed [4:0] agg_result_fu_1206_p49;
wire  signed [4:0] agg_result_fu_1206_p51;
wire  signed [4:0] agg_result_fu_1206_p53;
wire  signed [4:0] agg_result_fu_1206_p55;
wire  signed [4:0] agg_result_fu_1206_p57;
wire  signed [4:0] agg_result_fu_1206_p59;
wire  signed [4:0] agg_result_fu_1206_p61;
wire  signed [4:0] agg_result_fu_1206_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x_U338(
    .din0(11'd1844),
    .din1(11'd96),
    .din2(11'd1943),
    .din3(11'd161),
    .din4(11'd692),
    .din5(11'd1893),
    .din6(11'd585),
    .din7(11'd138),
    .din8(11'd177),
    .din9(11'd1790),
    .din10(11'd1605),
    .din11(11'd1819),
    .din12(11'd1),
    .din13(11'd515),
    .din14(11'd1759),
    .din15(11'd263),
    .din16(11'd2),
    .din17(11'd219),
    .din18(11'd111),
    .din19(11'd1857),
    .din20(11'd279),
    .din21(11'd507),
    .din22(11'd305),
    .din23(11'd1964),
    .din24(11'd364),
    .din25(11'd2039),
    .din26(11'd1796),
    .din27(11'd176),
    .din28(11'd1795),
    .din29(11'd330),
    .din30(11'd582),
    .din31(11'd418),
    .def(agg_result_fu_1206_p65),
    .sel(agg_result_fu_1206_p66),
    .dout(agg_result_fu_1206_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1583_reg_1595 <= and_ln102_1583_fu_739_p2;
        and_ln102_1584_reg_1532 <= and_ln102_1584_fu_556_p2;
        and_ln102_1585_reg_1567 <= and_ln102_1585_fu_607_p2;
        and_ln102_1586_reg_1607 <= and_ln102_1586_fu_753_p2;
        and_ln102_1587_reg_1634 <= and_ln102_1587_fu_873_p2;
        and_ln102_1587_reg_1634_pp0_iter5_reg <= and_ln102_1587_reg_1634;
        and_ln102_1588_reg_1544 <= and_ln102_1588_fu_570_p2;
        and_ln102_1589_reg_1550 <= and_ln102_1589_fu_580_p2;
        and_ln102_1590_reg_1579 <= and_ln102_1590_fu_626_p2;
        and_ln102_1592_reg_1613 <= and_ln102_1592_fu_767_p2;
        and_ln102_1593_reg_1647 <= and_ln102_1593_fu_897_p2;
        and_ln102_reg_1516 <= and_ln102_fu_540_p2;
        and_ln102_reg_1516_pp0_iter1_reg <= and_ln102_reg_1516;
        and_ln102_reg_1516_pp0_iter2_reg <= and_ln102_reg_1516_pp0_iter1_reg;
        and_ln104_270_reg_1601 <= and_ln104_270_fu_748_p2;
        and_ln104_271_reg_1539 <= and_ln104_271_fu_565_p2;
        and_ln104_272_reg_1573 <= and_ln104_272_fu_616_p2;
        and_ln104_272_reg_1573_pp0_iter3_reg <= and_ln104_272_reg_1573;
        and_ln104_273_reg_1629 <= and_ln104_273_fu_868_p2;
        and_ln104_274_reg_1641 <= and_ln104_274_fu_882_p2;
        and_ln104_274_reg_1641_pp0_iter5_reg <= and_ln104_274_reg_1641;
        and_ln104_274_reg_1641_pp0_iter6_reg <= and_ln104_274_reg_1641_pp0_iter5_reg;
        and_ln104_reg_1526 <= and_ln104_fu_551_p2;
        icmp_ln86_1444_reg_1353 <= icmp_ln86_1444_fu_360_p2;
        icmp_ln86_1445_reg_1358 <= icmp_ln86_1445_fu_366_p2;
        icmp_ln86_1445_reg_1358_pp0_iter1_reg <= icmp_ln86_1445_reg_1358;
        icmp_ln86_1445_reg_1358_pp0_iter2_reg <= icmp_ln86_1445_reg_1358_pp0_iter1_reg;
        icmp_ln86_1446_reg_1364 <= icmp_ln86_1446_fu_372_p2;
        icmp_ln86_1447_reg_1370 <= icmp_ln86_1447_fu_378_p2;
        icmp_ln86_1447_reg_1370_pp0_iter1_reg <= icmp_ln86_1447_reg_1370;
        icmp_ln86_1448_reg_1376 <= icmp_ln86_1448_fu_384_p2;
        icmp_ln86_1448_reg_1376_pp0_iter1_reg <= icmp_ln86_1448_reg_1376;
        icmp_ln86_1448_reg_1376_pp0_iter2_reg <= icmp_ln86_1448_reg_1376_pp0_iter1_reg;
        icmp_ln86_1448_reg_1376_pp0_iter3_reg <= icmp_ln86_1448_reg_1376_pp0_iter2_reg;
        icmp_ln86_1449_reg_1382 <= icmp_ln86_1449_fu_390_p2;
        icmp_ln86_1449_reg_1382_pp0_iter1_reg <= icmp_ln86_1449_reg_1382;
        icmp_ln86_1449_reg_1382_pp0_iter2_reg <= icmp_ln86_1449_reg_1382_pp0_iter1_reg;
        icmp_ln86_1449_reg_1382_pp0_iter3_reg <= icmp_ln86_1449_reg_1382_pp0_iter2_reg;
        icmp_ln86_1450_reg_1388 <= icmp_ln86_1450_fu_396_p2;
        icmp_ln86_1451_reg_1394 <= icmp_ln86_1451_fu_402_p2;
        icmp_ln86_1451_reg_1394_pp0_iter1_reg <= icmp_ln86_1451_reg_1394;
        icmp_ln86_1452_reg_1400 <= icmp_ln86_1452_fu_408_p2;
        icmp_ln86_1452_reg_1400_pp0_iter1_reg <= icmp_ln86_1452_reg_1400;
        icmp_ln86_1452_reg_1400_pp0_iter2_reg <= icmp_ln86_1452_reg_1400_pp0_iter1_reg;
        icmp_ln86_1453_reg_1406 <= icmp_ln86_1453_fu_414_p2;
        icmp_ln86_1453_reg_1406_pp0_iter1_reg <= icmp_ln86_1453_reg_1406;
        icmp_ln86_1453_reg_1406_pp0_iter2_reg <= icmp_ln86_1453_reg_1406_pp0_iter1_reg;
        icmp_ln86_1453_reg_1406_pp0_iter3_reg <= icmp_ln86_1453_reg_1406_pp0_iter2_reg;
        icmp_ln86_1454_reg_1412 <= icmp_ln86_1454_fu_420_p2;
        icmp_ln86_1454_reg_1412_pp0_iter1_reg <= icmp_ln86_1454_reg_1412;
        icmp_ln86_1454_reg_1412_pp0_iter2_reg <= icmp_ln86_1454_reg_1412_pp0_iter1_reg;
        icmp_ln86_1454_reg_1412_pp0_iter3_reg <= icmp_ln86_1454_reg_1412_pp0_iter2_reg;
        icmp_ln86_1455_reg_1418 <= icmp_ln86_1455_fu_426_p2;
        icmp_ln86_1455_reg_1418_pp0_iter1_reg <= icmp_ln86_1455_reg_1418;
        icmp_ln86_1455_reg_1418_pp0_iter2_reg <= icmp_ln86_1455_reg_1418_pp0_iter1_reg;
        icmp_ln86_1455_reg_1418_pp0_iter3_reg <= icmp_ln86_1455_reg_1418_pp0_iter2_reg;
        icmp_ln86_1455_reg_1418_pp0_iter4_reg <= icmp_ln86_1455_reg_1418_pp0_iter3_reg;
        icmp_ln86_1456_reg_1424 <= icmp_ln86_1456_fu_432_p2;
        icmp_ln86_1456_reg_1424_pp0_iter1_reg <= icmp_ln86_1456_reg_1424;
        icmp_ln86_1456_reg_1424_pp0_iter2_reg <= icmp_ln86_1456_reg_1424_pp0_iter1_reg;
        icmp_ln86_1456_reg_1424_pp0_iter3_reg <= icmp_ln86_1456_reg_1424_pp0_iter2_reg;
        icmp_ln86_1456_reg_1424_pp0_iter4_reg <= icmp_ln86_1456_reg_1424_pp0_iter3_reg;
        icmp_ln86_1456_reg_1424_pp0_iter5_reg <= icmp_ln86_1456_reg_1424_pp0_iter4_reg;
        icmp_ln86_1457_reg_1430 <= icmp_ln86_1457_fu_438_p2;
        icmp_ln86_1457_reg_1430_pp0_iter1_reg <= icmp_ln86_1457_reg_1430;
        icmp_ln86_1457_reg_1430_pp0_iter2_reg <= icmp_ln86_1457_reg_1430_pp0_iter1_reg;
        icmp_ln86_1457_reg_1430_pp0_iter3_reg <= icmp_ln86_1457_reg_1430_pp0_iter2_reg;
        icmp_ln86_1457_reg_1430_pp0_iter4_reg <= icmp_ln86_1457_reg_1430_pp0_iter3_reg;
        icmp_ln86_1457_reg_1430_pp0_iter5_reg <= icmp_ln86_1457_reg_1430_pp0_iter4_reg;
        icmp_ln86_1457_reg_1430_pp0_iter6_reg <= icmp_ln86_1457_reg_1430_pp0_iter5_reg;
        icmp_ln86_1458_reg_1436 <= icmp_ln86_1458_fu_444_p2;
        icmp_ln86_1458_reg_1436_pp0_iter1_reg <= icmp_ln86_1458_reg_1436;
        icmp_ln86_1459_reg_1441 <= icmp_ln86_1459_fu_450_p2;
        icmp_ln86_1460_reg_1446 <= icmp_ln86_1460_fu_456_p2;
        icmp_ln86_1460_reg_1446_pp0_iter1_reg <= icmp_ln86_1460_reg_1446;
        icmp_ln86_1461_reg_1451 <= icmp_ln86_1461_fu_462_p2;
        icmp_ln86_1461_reg_1451_pp0_iter1_reg <= icmp_ln86_1461_reg_1451;
        icmp_ln86_1462_reg_1456 <= icmp_ln86_1462_fu_468_p2;
        icmp_ln86_1462_reg_1456_pp0_iter1_reg <= icmp_ln86_1462_reg_1456;
        icmp_ln86_1462_reg_1456_pp0_iter2_reg <= icmp_ln86_1462_reg_1456_pp0_iter1_reg;
        icmp_ln86_1463_reg_1461 <= icmp_ln86_1463_fu_474_p2;
        icmp_ln86_1463_reg_1461_pp0_iter1_reg <= icmp_ln86_1463_reg_1461;
        icmp_ln86_1463_reg_1461_pp0_iter2_reg <= icmp_ln86_1463_reg_1461_pp0_iter1_reg;
        icmp_ln86_1464_reg_1466 <= icmp_ln86_1464_fu_480_p2;
        icmp_ln86_1464_reg_1466_pp0_iter1_reg <= icmp_ln86_1464_reg_1466;
        icmp_ln86_1464_reg_1466_pp0_iter2_reg <= icmp_ln86_1464_reg_1466_pp0_iter1_reg;
        icmp_ln86_1465_reg_1471 <= icmp_ln86_1465_fu_486_p2;
        icmp_ln86_1465_reg_1471_pp0_iter1_reg <= icmp_ln86_1465_reg_1471;
        icmp_ln86_1465_reg_1471_pp0_iter2_reg <= icmp_ln86_1465_reg_1471_pp0_iter1_reg;
        icmp_ln86_1465_reg_1471_pp0_iter3_reg <= icmp_ln86_1465_reg_1471_pp0_iter2_reg;
        icmp_ln86_1466_reg_1476 <= icmp_ln86_1466_fu_492_p2;
        icmp_ln86_1466_reg_1476_pp0_iter1_reg <= icmp_ln86_1466_reg_1476;
        icmp_ln86_1466_reg_1476_pp0_iter2_reg <= icmp_ln86_1466_reg_1476_pp0_iter1_reg;
        icmp_ln86_1466_reg_1476_pp0_iter3_reg <= icmp_ln86_1466_reg_1476_pp0_iter2_reg;
        icmp_ln86_1467_reg_1481 <= icmp_ln86_1467_fu_498_p2;
        icmp_ln86_1467_reg_1481_pp0_iter1_reg <= icmp_ln86_1467_reg_1481;
        icmp_ln86_1467_reg_1481_pp0_iter2_reg <= icmp_ln86_1467_reg_1481_pp0_iter1_reg;
        icmp_ln86_1467_reg_1481_pp0_iter3_reg <= icmp_ln86_1467_reg_1481_pp0_iter2_reg;
        icmp_ln86_1468_reg_1486 <= icmp_ln86_1468_fu_504_p2;
        icmp_ln86_1468_reg_1486_pp0_iter1_reg <= icmp_ln86_1468_reg_1486;
        icmp_ln86_1468_reg_1486_pp0_iter2_reg <= icmp_ln86_1468_reg_1486_pp0_iter1_reg;
        icmp_ln86_1468_reg_1486_pp0_iter3_reg <= icmp_ln86_1468_reg_1486_pp0_iter2_reg;
        icmp_ln86_1468_reg_1486_pp0_iter4_reg <= icmp_ln86_1468_reg_1486_pp0_iter3_reg;
        icmp_ln86_1469_reg_1491 <= icmp_ln86_1469_fu_510_p2;
        icmp_ln86_1469_reg_1491_pp0_iter1_reg <= icmp_ln86_1469_reg_1491;
        icmp_ln86_1469_reg_1491_pp0_iter2_reg <= icmp_ln86_1469_reg_1491_pp0_iter1_reg;
        icmp_ln86_1469_reg_1491_pp0_iter3_reg <= icmp_ln86_1469_reg_1491_pp0_iter2_reg;
        icmp_ln86_1469_reg_1491_pp0_iter4_reg <= icmp_ln86_1469_reg_1491_pp0_iter3_reg;
        icmp_ln86_1470_reg_1496 <= icmp_ln86_1470_fu_516_p2;
        icmp_ln86_1470_reg_1496_pp0_iter1_reg <= icmp_ln86_1470_reg_1496;
        icmp_ln86_1470_reg_1496_pp0_iter2_reg <= icmp_ln86_1470_reg_1496_pp0_iter1_reg;
        icmp_ln86_1470_reg_1496_pp0_iter3_reg <= icmp_ln86_1470_reg_1496_pp0_iter2_reg;
        icmp_ln86_1470_reg_1496_pp0_iter4_reg <= icmp_ln86_1470_reg_1496_pp0_iter3_reg;
        icmp_ln86_1471_reg_1501 <= icmp_ln86_1471_fu_522_p2;
        icmp_ln86_1471_reg_1501_pp0_iter1_reg <= icmp_ln86_1471_reg_1501;
        icmp_ln86_1471_reg_1501_pp0_iter2_reg <= icmp_ln86_1471_reg_1501_pp0_iter1_reg;
        icmp_ln86_1471_reg_1501_pp0_iter3_reg <= icmp_ln86_1471_reg_1501_pp0_iter2_reg;
        icmp_ln86_1471_reg_1501_pp0_iter4_reg <= icmp_ln86_1471_reg_1501_pp0_iter3_reg;
        icmp_ln86_1471_reg_1501_pp0_iter5_reg <= icmp_ln86_1471_reg_1501_pp0_iter4_reg;
        icmp_ln86_1472_reg_1506 <= icmp_ln86_1472_fu_528_p2;
        icmp_ln86_1472_reg_1506_pp0_iter1_reg <= icmp_ln86_1472_reg_1506;
        icmp_ln86_1472_reg_1506_pp0_iter2_reg <= icmp_ln86_1472_reg_1506_pp0_iter1_reg;
        icmp_ln86_1472_reg_1506_pp0_iter3_reg <= icmp_ln86_1472_reg_1506_pp0_iter2_reg;
        icmp_ln86_1472_reg_1506_pp0_iter4_reg <= icmp_ln86_1472_reg_1506_pp0_iter3_reg;
        icmp_ln86_1472_reg_1506_pp0_iter5_reg <= icmp_ln86_1472_reg_1506_pp0_iter4_reg;
        icmp_ln86_1473_reg_1511 <= icmp_ln86_1473_fu_534_p2;
        icmp_ln86_1473_reg_1511_pp0_iter1_reg <= icmp_ln86_1473_reg_1511;
        icmp_ln86_1473_reg_1511_pp0_iter2_reg <= icmp_ln86_1473_reg_1511_pp0_iter1_reg;
        icmp_ln86_1473_reg_1511_pp0_iter3_reg <= icmp_ln86_1473_reg_1511_pp0_iter2_reg;
        icmp_ln86_1473_reg_1511_pp0_iter4_reg <= icmp_ln86_1473_reg_1511_pp0_iter3_reg;
        icmp_ln86_1473_reg_1511_pp0_iter5_reg <= icmp_ln86_1473_reg_1511_pp0_iter4_reg;
        icmp_ln86_1473_reg_1511_pp0_iter6_reg <= icmp_ln86_1473_reg_1511_pp0_iter5_reg;
        icmp_ln86_reg_1342 <= icmp_ln86_fu_354_p2;
        icmp_ln86_reg_1342_pp0_iter1_reg <= icmp_ln86_reg_1342;
        icmp_ln86_reg_1342_pp0_iter2_reg <= icmp_ln86_reg_1342_pp0_iter1_reg;
        icmp_ln86_reg_1342_pp0_iter3_reg <= icmp_ln86_reg_1342_pp0_iter2_reg;
        or_ln117_1302_reg_1589 <= or_ln117_1302_fu_734_p2;
        or_ln117_1306_reg_1619 <= or_ln117_1306_fu_841_p2;
        or_ln117_1311_reg_1652 <= or_ln117_1311_fu_980_p2;
        or_ln117_1313_reg_1662 <= or_ln117_1313_fu_1000_p2;
        or_ln117_1315_reg_1668 <= or_ln117_1315_fu_1006_p2;
        or_ln117_1315_reg_1668_pp0_iter5_reg <= or_ln117_1315_reg_1668;
        or_ln117_1317_reg_1676 <= or_ln117_1317_fu_1082_p2;
        or_ln117_1321_reg_1686 <= or_ln117_1321_fu_1157_p2;
        or_ln117_reg_1556 <= or_ln117_fu_596_p2;
        select_ln117_1402_reg_1584 <= select_ln117_1402_fu_727_p3;
        select_ln117_1408_reg_1624 <= select_ln117_1408_fu_855_p3;
        select_ln117_1414_reg_1657 <= select_ln117_1414_fu_992_p3;
        select_ln117_1420_reg_1681 <= select_ln117_1420_fu_1095_p3;
        select_ln117_1424_reg_1691 <= select_ln117_1424_fu_1171_p3;
        xor_ln104_reg_1561 <= xor_ln104_fu_602_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1206_p65 = 'bx;

assign agg_result_fu_1206_p66 = ((or_ln117_1322_fu_1194_p2[0:0] == 1'b1) ? select_ln117_1424_reg_1691 : 5'd31);

assign and_ln102_1583_fu_739_p2 = (xor_ln104_reg_1561 & icmp_ln86_1445_reg_1358_pp0_iter2_reg);

assign and_ln102_1584_fu_556_p2 = (icmp_ln86_1446_reg_1364 & and_ln102_reg_1516);

assign and_ln102_1585_fu_607_p2 = (icmp_ln86_1447_reg_1370_pp0_iter1_reg & and_ln104_reg_1526);

assign and_ln102_1586_fu_753_p2 = (icmp_ln86_1448_reg_1376_pp0_iter2_reg & and_ln102_1583_fu_739_p2);

assign and_ln102_1587_fu_873_p2 = (icmp_ln86_1449_reg_1382_pp0_iter3_reg & and_ln104_270_reg_1601);

assign and_ln102_1588_fu_570_p2 = (icmp_ln86_1450_reg_1388 & and_ln102_1584_fu_556_p2);

assign and_ln102_1589_fu_580_p2 = (icmp_ln86_1451_reg_1394 & and_ln104_271_fu_565_p2);

assign and_ln102_1590_fu_626_p2 = (icmp_ln86_1452_reg_1400_pp0_iter1_reg & and_ln102_1585_fu_607_p2);

assign and_ln102_1591_fu_763_p2 = (icmp_ln86_1453_reg_1406_pp0_iter2_reg & and_ln104_272_reg_1573);

assign and_ln102_1592_fu_767_p2 = (icmp_ln86_1454_reg_1412_pp0_iter2_reg & and_ln102_1586_fu_753_p2);

assign and_ln102_1593_fu_897_p2 = (icmp_ln86_1455_reg_1418_pp0_iter3_reg & and_ln104_273_fu_868_p2);

assign and_ln102_1594_fu_1015_p2 = (icmp_ln86_1456_reg_1424_pp0_iter4_reg & and_ln102_1587_reg_1634);

assign and_ln102_1595_fu_1108_p2 = (icmp_ln86_1457_reg_1430_pp0_iter5_reg & and_ln104_274_reg_1641_pp0_iter5_reg);

assign and_ln102_1596_fu_631_p2 = (icmp_ln86_1458_reg_1436_pp0_iter1_reg & and_ln102_1588_reg_1544);

assign and_ln102_1597_fu_585_p2 = (xor_ln104_695_fu_575_p2 & icmp_ln86_1459_reg_1441);

assign and_ln102_1598_fu_590_p2 = (and_ln102_1597_fu_585_p2 & and_ln102_1584_fu_556_p2);

assign and_ln102_1599_fu_635_p2 = (icmp_ln86_1460_reg_1446_pp0_iter1_reg & and_ln102_1589_reg_1550);

assign and_ln102_1600_fu_639_p2 = (xor_ln104_696_fu_621_p2 & icmp_ln86_1461_reg_1451_pp0_iter1_reg);

assign and_ln102_1601_fu_644_p2 = (and_ln104_271_reg_1539 & and_ln102_1600_fu_639_p2);

assign and_ln102_1602_fu_772_p2 = (icmp_ln86_1462_reg_1456_pp0_iter2_reg & and_ln102_1590_reg_1579);

assign and_ln102_1603_fu_776_p2 = (xor_ln104_697_fu_758_p2 & icmp_ln86_1463_reg_1461_pp0_iter2_reg);

assign and_ln102_1604_fu_781_p2 = (and_ln102_1603_fu_776_p2 & and_ln102_1585_reg_1567);

assign and_ln102_1605_fu_786_p2 = (icmp_ln86_1464_reg_1466_pp0_iter2_reg & and_ln102_1591_fu_763_p2);

assign and_ln102_1606_fu_902_p2 = (xor_ln104_698_fu_887_p2 & icmp_ln86_1465_reg_1471_pp0_iter3_reg);

assign and_ln102_1607_fu_907_p2 = (and_ln104_272_reg_1573_pp0_iter3_reg & and_ln102_1606_fu_902_p2);

assign and_ln102_1608_fu_912_p2 = (icmp_ln86_1466_reg_1476_pp0_iter3_reg & and_ln102_1592_reg_1613);

assign and_ln102_1609_fu_916_p2 = (xor_ln104_699_fu_892_p2 & icmp_ln86_1467_reg_1481_pp0_iter3_reg);

assign and_ln102_1610_fu_921_p2 = (and_ln102_1609_fu_916_p2 & and_ln102_1586_reg_1607);

assign and_ln102_1611_fu_1019_p2 = (icmp_ln86_1468_reg_1486_pp0_iter4_reg & and_ln102_1593_reg_1647);

assign and_ln102_1612_fu_1023_p2 = (xor_ln104_700_fu_1010_p2 & icmp_ln86_1469_reg_1491_pp0_iter4_reg);

assign and_ln102_1613_fu_1028_p2 = (and_ln104_273_reg_1629 & and_ln102_1612_fu_1023_p2);

assign and_ln102_1614_fu_1033_p2 = (icmp_ln86_1470_reg_1496_pp0_iter4_reg & and_ln102_1594_fu_1015_p2);

assign and_ln102_1615_fu_1112_p2 = (xor_ln104_701_fu_1103_p2 & icmp_ln86_1471_reg_1501_pp0_iter5_reg);

assign and_ln102_1616_fu_1117_p2 = (and_ln102_1615_fu_1112_p2 & and_ln102_1587_reg_1634_pp0_iter5_reg);

assign and_ln102_1617_fu_1122_p2 = (icmp_ln86_1472_reg_1506_pp0_iter5_reg & and_ln102_1595_fu_1108_p2);

assign and_ln102_1618_fu_1184_p2 = (xor_ln104_702_fu_1179_p2 & icmp_ln86_1473_reg_1511_pp0_iter6_reg);

assign and_ln102_1619_fu_1189_p2 = (and_ln104_274_reg_1641_pp0_iter6_reg & and_ln102_1618_fu_1184_p2);

assign and_ln102_fu_540_p2 = (icmp_ln86_fu_354_p2 & icmp_ln86_1444_fu_360_p2);

assign and_ln104_270_fu_748_p2 = (xor_ln104_reg_1561 & xor_ln104_690_fu_743_p2);

assign and_ln104_271_fu_565_p2 = (xor_ln104_691_fu_560_p2 & and_ln102_reg_1516);

assign and_ln104_272_fu_616_p2 = (xor_ln104_692_fu_611_p2 & and_ln104_reg_1526);

assign and_ln104_273_fu_868_p2 = (xor_ln104_693_fu_863_p2 & and_ln102_1583_reg_1595);

assign and_ln104_274_fu_882_p2 = (xor_ln104_694_fu_877_p2 & and_ln104_270_reg_1601);

assign and_ln104_fu_551_p2 = (xor_ln104_689_fu_546_p2 & icmp_ln86_reg_1342);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1206_p67;

assign icmp_ln86_1444_fu_360_p2 = (($signed(p_read2_int_reg) < $signed(18'd5027)) ? 1'b1 : 1'b0);

assign icmp_ln86_1445_fu_366_p2 = (($signed(p_read4_int_reg) < $signed(18'd840)) ? 1'b1 : 1'b0);

assign icmp_ln86_1446_fu_372_p2 = (($signed(p_read8_int_reg) < $signed(18'd456)) ? 1'b1 : 1'b0);

assign icmp_ln86_1447_fu_378_p2 = (($signed(p_read12_int_reg) < $signed(18'd96436)) ? 1'b1 : 1'b0);

assign icmp_ln86_1448_fu_384_p2 = (($signed(p_read15_int_reg) < $signed(18'd85505)) ? 1'b1 : 1'b0);

assign icmp_ln86_1449_fu_390_p2 = (($signed(p_read1_int_reg) < $signed(18'd11767)) ? 1'b1 : 1'b0);

assign icmp_ln86_1450_fu_396_p2 = (($signed(p_read3_int_reg) < $signed(18'd581)) ? 1'b1 : 1'b0);

assign icmp_ln86_1451_fu_402_p2 = (($signed(p_read14_int_reg) < $signed(18'd19536)) ? 1'b1 : 1'b0);

assign icmp_ln86_1452_fu_408_p2 = (($signed(p_read1_int_reg) < $signed(18'd150160)) ? 1'b1 : 1'b0);

assign icmp_ln86_1453_fu_414_p2 = (($signed(p_read7_int_reg) < $signed(18'd22)) ? 1'b1 : 1'b0);

assign icmp_ln86_1454_fu_420_p2 = (($signed(p_read7_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_1455_fu_426_p2 = (($signed(p_read7_int_reg) < $signed(18'd68)) ? 1'b1 : 1'b0);

assign icmp_ln86_1456_fu_432_p2 = (($signed(p_read7_int_reg) < $signed(18'd45)) ? 1'b1 : 1'b0);

assign icmp_ln86_1457_fu_438_p2 = (($signed(p_read11_int_reg) < $signed(18'd210)) ? 1'b1 : 1'b0);

assign icmp_ln86_1458_fu_444_p2 = (($signed(p_read1_int_reg) < $signed(18'd129155)) ? 1'b1 : 1'b0);

assign icmp_ln86_1459_fu_450_p2 = (($signed(p_read6_int_reg) < $signed(18'd61)) ? 1'b1 : 1'b0);

assign icmp_ln86_1460_fu_456_p2 = (($signed(p_read1_int_reg) < $signed(18'd145276)) ? 1'b1 : 1'b0);

assign icmp_ln86_1461_fu_462_p2 = (($signed(p_read6_int_reg) < $signed(18'd116)) ? 1'b1 : 1'b0);

assign icmp_ln86_1462_fu_468_p2 = (($signed(p_read9_int_reg) < $signed(18'd48244)) ? 1'b1 : 1'b0);

assign icmp_ln86_1463_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd37642)) ? 1'b1 : 1'b0);

assign icmp_ln86_1464_fu_480_p2 = (($signed(p_read2_int_reg) < $signed(18'd24050)) ? 1'b1 : 1'b0);

assign icmp_ln86_1465_fu_486_p2 = (($signed(p_read1_int_reg) < $signed(18'd62750)) ? 1'b1 : 1'b0);

assign icmp_ln86_1466_fu_492_p2 = (($signed(p_read1_int_reg) < $signed(18'd11508)) ? 1'b1 : 1'b0);

assign icmp_ln86_1467_fu_498_p2 = (($signed(p_read14_int_reg) < $signed(18'd77771)) ? 1'b1 : 1'b0);

assign icmp_ln86_1468_fu_504_p2 = (($signed(p_read15_int_reg) < $signed(18'd103937)) ? 1'b1 : 1'b0);

assign icmp_ln86_1469_fu_510_p2 = (($signed(p_read5_int_reg) < $signed(18'd258084)) ? 1'b1 : 1'b0);

assign icmp_ln86_1470_fu_516_p2 = (($signed(p_read5_int_reg) < $signed(18'd259172)) ? 1'b1 : 1'b0);

assign icmp_ln86_1471_fu_522_p2 = (($signed(p_read10_int_reg) < $signed(18'd474)) ? 1'b1 : 1'b0);

assign icmp_ln86_1472_fu_528_p2 = (($signed(p_read13_int_reg) < $signed(18'd154649)) ? 1'b1 : 1'b0);

assign icmp_ln86_1473_fu_534_p2 = (($signed(p_read1_int_reg) < $signed(18'd83212)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_354_p2 = (($signed(p_read15_int_reg) < $signed(18'd60929)) ? 1'b1 : 1'b0);

assign or_ln117_1298_fu_677_p2 = (and_ln102_1599_fu_635_p2 | and_ln102_1584_reg_1532);

assign or_ln117_1299_fu_689_p2 = (and_ln102_1589_reg_1550 | and_ln102_1584_reg_1532);

assign or_ln117_1300_fu_701_p2 = (or_ln117_1299_fu_689_p2 | and_ln102_1601_fu_644_p2);

assign or_ln117_1301_fu_791_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_1602_fu_772_p2);

assign or_ln117_1302_fu_734_p2 = (and_ln102_reg_1516_pp0_iter1_reg | and_ln102_1590_fu_626_p2);

assign or_ln117_1303_fu_803_p2 = (or_ln117_1302_reg_1589 | and_ln102_1604_fu_781_p2);

assign or_ln117_1304_fu_815_p2 = (and_ln102_reg_1516_pp0_iter2_reg | and_ln102_1585_reg_1567);

assign or_ln117_1305_fu_827_p2 = (or_ln117_1304_fu_815_p2 | and_ln102_1605_fu_786_p2);

assign or_ln117_1306_fu_841_p2 = (or_ln117_1304_fu_815_p2 | and_ln102_1591_fu_763_p2);

assign or_ln117_1307_fu_926_p2 = (or_ln117_1306_reg_1619 | and_ln102_1607_fu_907_p2);

assign or_ln117_1308_fu_942_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1608_fu_912_p2);

assign or_ln117_1309_fu_954_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1592_reg_1613);

assign or_ln117_1310_fu_966_p2 = (or_ln117_1309_fu_954_p2 | and_ln102_1610_fu_921_p2);

assign or_ln117_1311_fu_980_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1586_reg_1607);

assign or_ln117_1312_fu_1038_p2 = (or_ln117_1311_reg_1652 | and_ln102_1611_fu_1019_p2);

assign or_ln117_1313_fu_1000_p2 = (or_ln117_1311_fu_980_p2 | and_ln102_1593_fu_897_p2);

assign or_ln117_1314_fu_1050_p2 = (or_ln117_1313_reg_1662 | and_ln102_1613_fu_1028_p2);

assign or_ln117_1315_fu_1006_p2 = (icmp_ln86_reg_1342_pp0_iter3_reg | and_ln102_1583_reg_1595);

assign or_ln117_1316_fu_1070_p2 = (or_ln117_1315_reg_1668 | and_ln102_1614_fu_1033_p2);

assign or_ln117_1317_fu_1082_p2 = (or_ln117_1315_reg_1668 | and_ln102_1594_fu_1015_p2);

assign or_ln117_1318_fu_1127_p2 = (or_ln117_1317_reg_1676 | and_ln102_1616_fu_1117_p2);

assign or_ln117_1319_fu_1132_p2 = (or_ln117_1315_reg_1668_pp0_iter5_reg | and_ln102_1587_reg_1634_pp0_iter5_reg);

assign or_ln117_1320_fu_1143_p2 = (or_ln117_1319_fu_1132_p2 | and_ln102_1617_fu_1122_p2);

assign or_ln117_1321_fu_1157_p2 = (or_ln117_1319_fu_1132_p2 | and_ln102_1595_fu_1108_p2);

assign or_ln117_1322_fu_1194_p2 = (or_ln117_1321_reg_1686 | and_ln102_1619_fu_1189_p2);

assign or_ln117_fu_596_p2 = (and_ln102_1598_fu_590_p2 | and_ln102_1588_fu_570_p2);

assign select_ln117_1397_fu_666_p3 = ((or_ln117_reg_1556[0:0] == 1'b1) ? select_ln117_fu_659_p3 : 2'd3);

assign select_ln117_1398_fu_682_p3 = ((and_ln102_1584_reg_1532[0:0] == 1'b1) ? zext_ln117_156_fu_673_p1 : 3'd4);

assign select_ln117_1399_fu_693_p3 = ((or_ln117_1298_fu_677_p2[0:0] == 1'b1) ? select_ln117_1398_fu_682_p3 : 3'd5);

assign select_ln117_1400_fu_707_p3 = ((or_ln117_1299_fu_689_p2[0:0] == 1'b1) ? select_ln117_1399_fu_693_p3 : 3'd6);

assign select_ln117_1401_fu_715_p3 = ((or_ln117_1300_fu_701_p2[0:0] == 1'b1) ? select_ln117_1400_fu_707_p3 : 3'd7);

assign select_ln117_1402_fu_727_p3 = ((and_ln102_reg_1516_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_157_fu_723_p1 : 4'd8);

assign select_ln117_1403_fu_796_p3 = ((or_ln117_1301_fu_791_p2[0:0] == 1'b1) ? select_ln117_1402_reg_1584 : 4'd9);

assign select_ln117_1404_fu_808_p3 = ((or_ln117_1302_reg_1589[0:0] == 1'b1) ? select_ln117_1403_fu_796_p3 : 4'd10);

assign select_ln117_1405_fu_819_p3 = ((or_ln117_1303_fu_803_p2[0:0] == 1'b1) ? select_ln117_1404_fu_808_p3 : 4'd11);

assign select_ln117_1406_fu_833_p3 = ((or_ln117_1304_fu_815_p2[0:0] == 1'b1) ? select_ln117_1405_fu_819_p3 : 4'd12);

assign select_ln117_1407_fu_847_p3 = ((or_ln117_1305_fu_827_p2[0:0] == 1'b1) ? select_ln117_1406_fu_833_p3 : 4'd13);

assign select_ln117_1408_fu_855_p3 = ((or_ln117_1306_fu_841_p2[0:0] == 1'b1) ? select_ln117_1407_fu_847_p3 : 4'd14);

assign select_ln117_1409_fu_931_p3 = ((or_ln117_1307_fu_926_p2[0:0] == 1'b1) ? select_ln117_1408_reg_1624 : 4'd15);

assign select_ln117_1410_fu_947_p3 = ((icmp_ln86_reg_1342_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_158_fu_938_p1 : 5'd16);

assign select_ln117_1411_fu_958_p3 = ((or_ln117_1308_fu_942_p2[0:0] == 1'b1) ? select_ln117_1410_fu_947_p3 : 5'd17);

assign select_ln117_1412_fu_972_p3 = ((or_ln117_1309_fu_954_p2[0:0] == 1'b1) ? select_ln117_1411_fu_958_p3 : 5'd18);

assign select_ln117_1413_fu_984_p3 = ((or_ln117_1310_fu_966_p2[0:0] == 1'b1) ? select_ln117_1412_fu_972_p3 : 5'd19);

assign select_ln117_1414_fu_992_p3 = ((or_ln117_1311_fu_980_p2[0:0] == 1'b1) ? select_ln117_1413_fu_984_p3 : 5'd20);

assign select_ln117_1415_fu_1043_p3 = ((or_ln117_1312_fu_1038_p2[0:0] == 1'b1) ? select_ln117_1414_reg_1657 : 5'd21);

assign select_ln117_1416_fu_1055_p3 = ((or_ln117_1313_reg_1662[0:0] == 1'b1) ? select_ln117_1415_fu_1043_p3 : 5'd22);

assign select_ln117_1417_fu_1062_p3 = ((or_ln117_1314_fu_1050_p2[0:0] == 1'b1) ? select_ln117_1416_fu_1055_p3 : 5'd23);

assign select_ln117_1418_fu_1075_p3 = ((or_ln117_1315_reg_1668[0:0] == 1'b1) ? select_ln117_1417_fu_1062_p3 : 5'd24);

assign select_ln117_1419_fu_1087_p3 = ((or_ln117_1316_fu_1070_p2[0:0] == 1'b1) ? select_ln117_1418_fu_1075_p3 : 5'd25);

assign select_ln117_1420_fu_1095_p3 = ((or_ln117_1317_fu_1082_p2[0:0] == 1'b1) ? select_ln117_1419_fu_1087_p3 : 5'd26);

assign select_ln117_1421_fu_1136_p3 = ((or_ln117_1318_fu_1127_p2[0:0] == 1'b1) ? select_ln117_1420_reg_1681 : 5'd27);

assign select_ln117_1422_fu_1149_p3 = ((or_ln117_1319_fu_1132_p2[0:0] == 1'b1) ? select_ln117_1421_fu_1136_p3 : 5'd28);

assign select_ln117_1423_fu_1163_p3 = ((or_ln117_1320_fu_1143_p2[0:0] == 1'b1) ? select_ln117_1422_fu_1149_p3 : 5'd29);

assign select_ln117_1424_fu_1171_p3 = ((or_ln117_1321_fu_1157_p2[0:0] == 1'b1) ? select_ln117_1423_fu_1163_p3 : 5'd30);

assign select_ln117_fu_659_p3 = ((and_ln102_1588_reg_1544[0:0] == 1'b1) ? zext_ln117_fu_655_p1 : 2'd2);

assign xor_ln104_689_fu_546_p2 = (icmp_ln86_1444_reg_1353 ^ 1'd1);

assign xor_ln104_690_fu_743_p2 = (icmp_ln86_1445_reg_1358_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_691_fu_560_p2 = (icmp_ln86_1446_reg_1364 ^ 1'd1);

assign xor_ln104_692_fu_611_p2 = (icmp_ln86_1447_reg_1370_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_693_fu_863_p2 = (icmp_ln86_1448_reg_1376_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_694_fu_877_p2 = (icmp_ln86_1449_reg_1382_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_695_fu_575_p2 = (icmp_ln86_1450_reg_1388 ^ 1'd1);

assign xor_ln104_696_fu_621_p2 = (icmp_ln86_1451_reg_1394_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_697_fu_758_p2 = (icmp_ln86_1452_reg_1400_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_698_fu_887_p2 = (icmp_ln86_1453_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_699_fu_892_p2 = (icmp_ln86_1454_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_700_fu_1010_p2 = (icmp_ln86_1455_reg_1418_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_701_fu_1103_p2 = (icmp_ln86_1456_reg_1424_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_702_fu_1179_p2 = (icmp_ln86_1457_reg_1430_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_602_p2 = (icmp_ln86_reg_1342_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_649_p2 = (1'd1 ^ and_ln102_1596_fu_631_p2);

assign zext_ln117_156_fu_673_p1 = select_ln117_1397_fu_666_p3;

assign zext_ln117_157_fu_723_p1 = select_ln117_1401_fu_715_p3;

assign zext_ln117_158_fu_938_p1 = select_ln117_1409_fu_931_p3;

assign zext_ln117_fu_655_p1 = xor_ln117_fu_649_p2;

endmodule //conifer_jettag_accelerator_decision_function_122
