Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 20 18:36:01 2023
| Host         : Roys_MacBook running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPE133_DinosaurGame_control_sets_placed.rpt
| Design       : CPE133_DinosaurGame
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             119 |           35 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              25 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------+---------------------------+------------------+----------------+--------------+
|       Clock Signal      |    Enable Signal   |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------+---------------------------+------------------+----------------+--------------+
|  clk_BUFG               |                    |                           |                1 |              1 |         1.00 |
|  ball_reg[1]_i_2_n_0    |                    |                           |                2 |              2 |         1.00 |
|  pos_dif_reg[1]_i_2_n_0 |                    |                           |                1 |              2 |         2.00 |
|  Clk_IBUF_BUFG          |                    |                           |                2 |              3 |         1.50 |
|  clk_BUFG               |                    | points[3]_i_1_n_0         |                2 |              4 |         2.00 |
|  clk_BUFG               | points2[3]_i_1_n_0 | position[4]_i_1_n_0       |                3 |              4 |         1.33 |
|  clk_BUFG               | invert_clk         | position[4]_i_1_n_0       |                2 |              5 |         2.50 |
|  clk_BUFG               |                    | speed_clk[7]_i_1_n_0      |                1 |              8 |         8.00 |
|  clk_BUFG               | LED15_out          |                           |                3 |              8 |         2.67 |
|  clk_BUFG               |                    | position[4]_i_1_n_0       |                5 |             11 |         2.20 |
|  clk_BUFG               | LED[15]_i_2_n_0    | LED[15]_i_1_n_0           |                9 |             16 |         1.78 |
|  Clk_IBUF_BUFG          |                    | digit_refresh[19]_i_1_n_0 |                6 |             20 |         3.33 |
|  Clk_IBUF_BUFG          |                    | pause[0]_i_1_n_0          |                6 |             24 |         4.00 |
|  Clk_IBUF_BUFG          |                    | Clk_refresh[25]_i_1_n_0   |                8 |             26 |         3.25 |
|  Clk_IBUF_BUFG          |                    | jump_delay[0]_i_1_n_0     |                7 |             26 |         3.71 |
+-------------------------+--------------------+---------------------------+------------------+----------------+--------------+


