[Inputs]
we_a
we_b
clk
=data_a[7:0]=
=data_b[7:0]=
=addr_a[10:0]=
=addr_b[10:0]=
[Outputs]
=q_a[7:0]=
=q_b[7:0]=
[BiDir]
[ATTRIBUTES]
VeriModel RAM8

