{
  "deps": [],
  "project":
  {
     "name": "driver0",
     "label": "\"0\"",
     "connectors": {
        "input": [],
        "output": [ { "id": "out", "label": "" } ]
     },
     "code": {
        "type": "verilog",
        "data" : "assign out = 1'b0;"
     }
   }
}
