{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638282873144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638282873144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 16:34:33 2021 " "Processing started: Tue Nov 30 16:34:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638282873144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1638282873144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=\"C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/FruitBitMap.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo --generate_symbol=\"C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/FruitBitMap.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1638282873144 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game_controller.sv(30) " "Verilog HDL information at game_controller.sv(30): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/game_controller.sv" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_drawSquare.sv(50) " "Verilog HDL information at back_ground_drawSquare.sv(50): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/back_ground_drawSquare.sv" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "back_ground_draw.sv(52) " "Verilog HDL information at back_ground_draw.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/back_ground_draw.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/back_ground_draw.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873699 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(69) " "Verilog HDL information at byterec.sv(69): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/byterec.sv" 69 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873719 ""}
{ "Warning" "WVRFX_L2_VERI_DUPLICATE_ATTRIBUTE" "keep bitrec.sv(22) " "Verilog HDL Attribute warning at bitrec.sv(22): overriding existing value for attribute \"keep\"" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/bitrec.sv" 22 0 0 } }  } 0 10890 "Verilog HDL Attribute warning at %2!s!: overriding existing value for attribute \"%1!s!\"" 0 0 "Design Software" 0 -1 1638282873719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitrec.sv(52) " "Verilog HDL information at bitrec.sv(52): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/bitrec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/bitrec.sv" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873719 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "monkey_moveCollision.sv(54) " "Verilog HDL information at monkey_moveCollision.sv(54): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/monkey_moveCollision.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/monkey_moveCollision.sv" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1638282873730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "colision_smiley_number game_controller.sv(23) " "Verilog HDL Implicit Net warning at game_controller.sv(23): created implicit net for \"colision_smiley_number\"" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/VGA/game_controller.sv" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1638282873730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1638282873730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1638282873730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(38) " "Verilog HDL Implicit Net warning at byterec.sv(38): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/RTL/KEYBOARD/byterec.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1638282873730 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_HEIGHT_Y fruitbitmap.sv(23) " "Verilog HDL or VHDL information at fruitbitmap.sv(23): object \"OBJECT_HEIGHT_Y\" declared but not used" {  } { { "rtl/vga/fruitbitmap.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/rtl/vga/fruitbitmap.sv" 23 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1638282873759 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_WIDTH_X fruitbitmap.sv(24) " "Verilog HDL or VHDL information at fruitbitmap.sv(24): object \"OBJECT_WIDTH_X\" declared but not used" {  } { { "rtl/vga/fruitbitmap.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/rtl/vga/fruitbitmap.sv" 24 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1638282873759 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_HEIGHT_Y_DIVIDER fruitbitmap.sv(27) " "Verilog HDL or VHDL information at fruitbitmap.sv(27): object \"OBJECT_HEIGHT_Y_DIVIDER\" declared but not used" {  } { { "rtl/vga/fruitbitmap.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/rtl/vga/fruitbitmap.sv" 27 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1638282873759 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OBJECT_WIDTH_X_DIVIDER fruitbitmap.sv(28) " "Verilog HDL or VHDL information at fruitbitmap.sv(28): object \"OBJECT_WIDTH_X_DIVIDER\" declared but not used" {  } { { "rtl/vga/fruitbitmap.sv" "" { Text "C:/Users/Dor Aviv/Desktop/Fixed/Lab-1a/rtl/vga/fruitbitmap.sv" 28 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1638282873759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 5 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638282873769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 16:34:33 2021 " "Processing ended: Tue Nov 30 16:34:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638282873769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638282873769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638282873769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1638282873769 ""}
