I 000049 55 875           1395752782974 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395752782989 2014.03.25 09:06:22)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code beb9b2eabee8eca8b7ecfbe5e9b8b7b8ebb9b8b8b7)
	(_entity
		(_time 1395752782927)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395752783099 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395752783100 2014.03.25 09:06:23)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b2c2c2f2c7c7b3e7d7d39717b2d7e2d2f2e7d2829)
	(_entity
		(_time 1395752783052)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395752783256 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395752783257 2014.03.25 09:06:23)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c7c09793c293c5d4c594819c94c291c4c5c191c0c5)
	(_entity
		(_time 1395752783177)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1129          1395752783568 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395752783569 2014.03.25 09:06:23)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00070006015707160705465a500604060406050702)
	(_entity
		(_time 1395752783506)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395752784067 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395752784068 2014.03.25 09:06:24)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f4f2f5a4a6a2a2e1a3f4e6afadf2a2f3f6f1a2f7f6)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 1779          1395752784176 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395752784177 2014.03.25 09:06:24)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 61663660653666773363273b316765676567646663)
	(_entity
		(_time 1395752782770)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 46 (_entity . half_adder)
		(_port
			((a)(a1))
			((b)(carry_in))
			((sum)(sum1))
			((carry_out)(carry_out1))
		)
	)
	(_instantiation u2 0 47 (_entity . half_adder)
		(_port
			((a)(sum1))
			((b)(b1))
			((sum)(sum))
			((carry_out)(carry_out))
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1823          1395752784364 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395752784365 2014.03.25 09:06:24)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 1d1a471a48491f0b484a0446441b181b19184b1a19)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a1)(a_tb))
			((b1)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 2)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1))(_monitor)(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000051 55 1780          1395752808273 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395752808274 2014.03.25 09:06:48)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7f7e717f2c2878692d7d39252f797b797b797a787d)
	(_entity
		(_time 1395752782770)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 46 (_entity . half_adder)
		(_port
			((a)(a1))
			((b)(carry_in))
			((sum)(sum1))
			((carry_out)(carry_out1))
		)
	)
	(_instantiation u2 0 47 (_entity . half_adder)
		(_port
			((a)(sum1))
			((b)(b1))
			((sum)(sum))
			((carry_out)(carry_out2))
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 875           1395752811617 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395752811618 2014.03.25 09:06:51)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f8183818cd9dd9986ddcad4d8898689da88898986)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395752811695 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395752811696 2014.03.25 09:06:51)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code ddd3d98fdc8a8dc88b8bcf878ddb88dbd9d88bdedf)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395752811773 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395752811774 2014.03.25 09:06:51)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2b257b2e7b7f293829786d70782e7d28292d7d2c29)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395752811992 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395752811993 2014.03.25 09:06:51)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 06090900565050135106145d5f0050010403500504)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395752812148 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395752812149 2014.03.25 09:06:52)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a2acadf5a1f5a5b4a5a7e4f8f2a4a6a4a6a4a7a5a0)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 1780          1395752812367 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395752812368 2014.03.25 09:06:52)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 7d73737d2c2a7a6b2f7f3b272d7b797b797b787a7f)
	(_entity
		(_time 1395752782770)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 46 (_entity . half_adder)
		(_port
			((a)(a1))
			((b)(carry_in))
			((sum)(sum1))
			((carry_out)(carry_out1))
		)
	)
	(_instantiation u2 0 47 (_entity . half_adder)
		(_port
			((a)(sum1))
			((b)(b1))
			((sum)(sum))
			((carry_out)(carry_out2))
		)
	)
	(_object
		(_port (_internal a1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1823          1395752812554 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395752812555 2014.03.25 09:06:52)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 3836393d316c3a2e6d6f2163613e3d3e3c3d6e3f3c)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a1)(a_tb))
			((b1)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 2)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1))(_monitor)(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753179830 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753179831 2014.03.25 09:12:59)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code cacec09fce9c98dcc3988f919dccc3cc9fcdccccc3)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753179848 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753179849 2014.03.25 09:12:59)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code daded888de8d8acf8c8cc8808adc8fdcdedf8cd9d8)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753179877 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753179878 2014.03.25 09:12:59)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f9fdaca8f2adfbeafbaabfa2aafcaffafbffaffefb)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753180158 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753180159 2014.03.25 09:13:00)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 12171f1546444407451200494b1444151017441110)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753180440 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753180441 2014.03.25 09:13:00)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 2c2822287e7b2b3a2b296a767c2a282a282a292b2e)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 2033          1395753180737 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753180738 2014.03.25 09:13:00)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 54505556550353420658120e045250525052515356)
	(_entity
		(_time 1395753180674)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 48 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 49 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(4))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1821          1395753181033 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753181034 2014.03.25 09:13:01)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7d797d7c28297f6b282a6426247b787b79782b7a79)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 2)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1))(_monitor)(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1824          1395753350764 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753350765 2014.03.25 09:15:50)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 74202a757120766221236d2f2d7271727071227370)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753435958 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753435959 2014.03.25 09:17:15)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 383e623d656e6a2e316a7d636f3e313e6d3f3e3e31)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753435975 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753435976 2014.03.25 09:17:15)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 47411545151017521111551d174112414342114445)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753436007 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753436008 2014.03.25 09:17:16)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66606367623264756435203d356330656460306164)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753436302 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753436303 2014.03.25 09:17:16)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8f88d3818fd9d99ad88f9dd4d689d9888d8ad98c8d)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753436489 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753436490 2014.03.25 09:17:16)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 4b4d1649181c4c5d4c4e0d111b4d4f4d4f4d4e4c49)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 2033          1395753436769 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753436770 2014.03.25 09:17:16)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 64623465653363723668223e346260626062616366)
	(_entity
		(_time 1395753180673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 48 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 49 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(4))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1824          1395753437052 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753437053 2014.03.25 09:17:17)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 7d7a757c28297f6b282a6426247b787b79782b7a79)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 1827          1395753606688 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753606689 2014.03.25 09:20:06)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 164119111142140043410f4d4f1013101213401112)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753618158 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753618159 2014.03.25 09:20:18)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e3b1e9b0b5b5b1f5eab1a6b8b4e5eae5b6e4e5e5ea)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753618236 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753618237 2014.03.25 09:20:18)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 31633434656661246767236b613764373534673233)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753618330 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753618331 2014.03.25 09:20:18)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8fdddd80dbdb8d9c8ddcc9d4dc8ad98c8d89d9888d)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753618549 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753618550 2014.03.25 09:20:18)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 6a39676a6d3c3c7f3d6a7831336c3c6d686f3c6968)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753618689 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753618690 2014.03.25 09:20:18)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f6a4fba6f1a1f1e0f1f3b0aca6f0f2f0f2f0f3f1f4)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 2033          1395753618908 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753618909 2014.03.25 09:20:18)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d183d182d586d6c783dd978b81d7d5d7d5d7d4d6d3)
	(_entity
		(_time 1395753180673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 48 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(b))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 49 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(carry_in))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal sum1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out1 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal carry_out2 ~extieee.std_logic_1164.STD_LOGIC 0 41 (_architecture (_uni ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_architecture (_uni ))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_target(4))(_sensitivity(9)(10)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1827          1395753619111 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753619112 2014.03.25 09:20:19)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 9cce9393cec89e8ac9cb85c7c59a999a9899ca9b98)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753838720 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753838721 2014.03.25 09:23:58)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 66636e66353034706f34233d31606f60336160606f)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753838754 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753838755 2014.03.25 09:23:58)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 8580858bd5d2d590d3d397dfd583d0838180d38687)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753838783 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753838784 2014.03.25 09:23:58)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a4a1f3f2a2f0a6b7a6f7e2fff7a1f2a7a6a2f2a3a6)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753838970 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753838971 2014.03.25 09:23:58)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 60646a60363636753760723b396636676265366362)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753839127 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753839128 2014.03.25 09:23:59)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code fcf9f6acaeabfbeafbf9baa6acfaf8faf8faf9fbfe)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 1741          1395753839345 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753839346 2014.03.25 09:23:59)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d7d2d284d580d0c185da918d87d1d3d1d3d1d2d0d5)
	(_entity
		(_time 1395753180673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 47 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(carry_in))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 48 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(b))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1827          1395753839596 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753839597 2014.03.25 09:23:59)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code d1d4dd83d185d3c78486c88a88d7d4d7d5d487d6d5)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753887943 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753887944 2014.03.25 09:24:47)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a9f9a1fef5fffbbfa0fbecf2feafa0affcaeafafa0)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753887960 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753887961 2014.03.25 09:24:47)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code b8e8b8ece5efe8adeeeeaae2e8beedbebcbdeebbba)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753887976 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753887977 2014.03.25 09:24:47)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c8989f9cc29ccadbca9b8e939bcd9ecbcace9ecfca)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753888099 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753888100 2014.03.25 09:24:48)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 45144f47161313501245571e1c4313424740134647)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753888286 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753888287 2014.03.25 09:24:48)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00500b06015707160705465a500604060406050702)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 1741          1395753888615 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753888616 2014.03.25 09:24:48)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 49194b4a451e4e5f1b440f13194f4d4f4d4f4c4e4b)
	(_entity
		(_time 1395753180673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 47 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(carry_in))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 48 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(b))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1827          1395753888927 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753888928 2014.03.25 09:24:48)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 81d18c8f81d58397d4d698dad88784878584d78685)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395753940276 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395753940277 2014.03.25 09:25:40)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 11454d16454743071843544a461718174416171718)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395753940306 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395753940307 2014.03.25 09:25:40)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 30646435656760256666226a603665363435663332)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395753940323 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395753940324 2014.03.25 09:25:40)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 40144343421442534213061b134516434246164742)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395753940587 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395753940588 2014.03.25 09:25:40)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 491c174b161f1f5c1e495b12104f1f4e4b4c1f4a4b)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395753940728 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395753940729 2014.03.25 09:25:40)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d6828884d181d1c0d1d3908c86d0d2d0d2d0d3d1d4)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000051 55 1741          1395753940962 full_adder
(_unit VHDL (full_adder 0 28 (full_adder 0 40 ))
	(_version v98)
	(_time 1395753940963 2014.03.25 09:25:40)
	(_source (\./src/full_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c095c694c597c7d692cd869a90c6c4c6c4c6c5c7c2)
	(_entity
		(_time 1395753180673)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u1 0 47 (_entity . half_adder)
		(_port
			((a)(a))
			((b)(carry_in))
			((sum)(s_s))
			((carry_out)(c1))
		)
	)
	(_instantiation u2 0 48 (_entity . half_adder)
		(_port
			((a)(s_s))
			((b)(b))
			((sum)(sum))
			((carry_out)(c2))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_out ))))
		(_signal (_internal s_s ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal c2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_process
			(line__49(_architecture 0 0 49 (_assignment (_simple)(_target(4))(_sensitivity(6)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . full_adder 1 -1
	)
)
I 000049 55 1827          1395753941196 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395753941197 2014.03.25 09:25:41)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code abfea2fcf8ffa9bdfefcb2f0f2adaeadafaefdacaf)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000049 55 875           1395755541076 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395755541077 2014.03.25 09:52:21)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code d1d58e83858783c7d883948a86d7d8d784d6d7d7d8)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 923           1395755541107 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395755541108 2014.03.25 09:52:21)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code f0f4a7a0a5a7a0e5a6a6e2aaa0f6a5f6f4f5a6f3f2)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 922           1395755541123 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395755541124 2014.03.25 09:52:21)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 00055607025402130253465b530556030206560702)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1791          1395755541636 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395755541637 2014.03.25 09:52:21)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 04000e02565252115304165f5d0252030601520706)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000049 55 1129          1395755541685 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395755541686 2014.03.25 09:52:21)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 333639363164342534367569633537353735363431)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
I 000049 55 1827          1395755541795 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395755541796 2014.03.25 09:52:21)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code a0a5aaf7a1f4a2b6f5f7b9fbf9a6a5a6a4a5f6a7a4)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
I 000050 55 28667         1395755541917 structure
(_unit VHDL (full_adder 0 33 (structure 0 96 ))
	(_version v98)
	(_time 1395755541918 2014.03.25 09:52:21)
	(_source (\./src/untitled.vhq\))
	(_use (std(standard))(std(TEXTIO))(j2svlib(j2svlib))(ieee(std_logic_1164)))
	(_parameters dbg usedpackagebody)
	(_code 1d18181b4c4a1a0b18105b474d1b191b191b181a1f)
	(_entity
		(_time 1395755541902)
		(_use (std(standard))(std(TEXTIO))(j2svlib(j2svlib))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal tpLH09 ~extSTD.STANDARD.TIME 0 37 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL09 ~extSTD.STANDARD.TIME 0 38 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH11 ~extSTD.STANDARD.TIME 0 39 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL11 ~extSTD.STANDARD.TIME 0 40 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_iob ~extSTD.STANDARD.TIME 0 41 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL_iob ~extSTD.STANDARD.TIME 0 42 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH03 ~extSTD.STANDARD.TIME 0 43 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL03 ~extSTD.STANDARD.TIME 0 44 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH05 ~extSTD.STANDARD.TIME 0 45 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL05 ~extSTD.STANDARD.TIME 0 46 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_inco_lump ~extSTD.STANDARD.TIME 0 47 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpHL_inco_lump ~extSTD.STANDARD.TIME 0 48 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpLH_oe ~extSTD.STANDARD.TIME 0 49 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL_oe ~extSTD.STANDARD.TIME 0 50 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_oe_pterm ~extSTD.STANDARD.TIME 0 51 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpHL_oe_pterm ~extSTD.STANDARD.TIME 0 52 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal t_preset ~extSTD.STANDARD.TIME 0 53 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 54 \13.0 ns\ (_entity ((ns 4623507967449235456)))))
		(_generic (_internal t_cnt ~extSTD.STANDARD.TIME 0 55 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal T_ckout ~extSTD.STANDARD.TIME 0 56 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_setup ~extSTD.STANDARD.TIME 0 57 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_hold ~extSTD.STANDARD.TIME 0 58 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal t_co ~extSTD.STANDARD.TIME 0 59 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_cf ~extSTD.STANDARD.TIME 0 60 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_generic (_internal tpLH_fo_lump ~extSTD.STANDARD.TIME 0 61 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_generic (_internal tpHL_fo_lump ~extSTD.STANDARD.TIME 0 62 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 2))))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 2))))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 2))))))
		(_port (_internal PIN05 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 2))))))
		(_port (_internal PIN06 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 2))))))
		(_port (_internal PIN07 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 2))))))
		(_port (_internal PIN09 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 2))))))
		(_port (_internal PIN10 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 2))))))
		(_port (_internal PIN11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 2))))))
		(_port (_internal PIN12 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 2))))))
		(_port (_internal PIN13 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
		(_port (_internal PIN16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal PIN18 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_inout )(_param_out))))
		(_port (_internal PIN19 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_inout )(_param_out))))
		(_port (_internal PIN20 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_inout )(_param_out))))
		(_port (_internal PIN21 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_inout )(_param_out))))
		(_port (_internal PIN23 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_inout )(_param_out))))
		(_port (_internal PIN24 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_inout )(_param_out))))
		(_port (_internal PIN25 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_inout )(_param_out))))
		(_port (_internal PIN26 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_inout )(_param_out))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
		(_signal (_internal carry_out_ODUMMY ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_out))))
		(_signal (_internal sum_ODUMMY ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_out))))
		(_signal (_internal NODE30_ob ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NODE30_o ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_in))))
		(_signal (_internal NODE29_ob ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NODE29_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG26_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG25_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG24_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG23_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG21_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG20_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG19_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG18_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni )(_param_in))))
		(_signal (_internal NODE39_ob ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE39_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE38_ob ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE38_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE37_ob ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE37_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE36_ob ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE36_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE35_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE35_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE34_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE34_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE33_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE33_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE32_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal NODE32_o ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal OUTREG26_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG26_o ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG25_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG25_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG24_ob ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG24_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG23_ob ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG23_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG21_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG21_o ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG20_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG20_o ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG19_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG19_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG18_ob ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG18_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal O2O_CKDR_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in))))
		(_signal (_internal ST027_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in))))
		(_signal (_internal ST017_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_param_in))))
		(_signal (_internal PT126_5544_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT125_5500_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT124_5456_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT123_5412_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT004_176_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT003_132_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT002_88_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal INBUF27_ob ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal INBUF27_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF17_ob ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF17_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF16_ob ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF16_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF13_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF13_o ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF12_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF12_o ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF11_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF11_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF10_ob ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF10_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF09_ob ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF09_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF07_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF07_o ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF06_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF06_o ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF05_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF05_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF04_ob ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF04_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF03_ob ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF03_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal CLKIN1_ob ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal CLKIN1_o ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal PWR ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ((i 3)))(_param_in))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ((i 2)))(_param_in))))
		(_signal (_internal PWRUPSTATE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ((i 2)))(_param_in))))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 171 (_process 39 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 171 (_process 39 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 174 (_process 40 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 174 (_process 40 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 178 (_process 42 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 178 (_process 42 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 181 (_process 43 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 181 (_process 43 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 185 (_process 45 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 185 (_process 45 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 188 (_process 46 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 188 (_process 46 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 192 (_process 48 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 192 (_process 48 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 195 (_process 49 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 195 (_process 49 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 199 (_process 51 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 199 (_process 51 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 202 (_process 52 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 202 (_process 52 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 206 (_process 54 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 206 (_process 54 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 209 (_process 55 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 209 (_process 55 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 213 (_process 57 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 213 (_process 57 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 216 (_process 58 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 216 (_process 58 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 220 (_process 60 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 220 (_process 60 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 223 (_process 61 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 223 (_process 61 )))
		(_process
			(line__126(_architecture 0 0 126 (_assignment (_simple)(_target(105))(_sensitivity(0))(_read(105)))))
			(line__127(_architecture 1 0 127 (_assignment (_simple)(_target(104))(_sensitivity(0))(_read(104)))))
			(line__128(_architecture 2 0 128 (_assignment (_simple)(_target(103))(_sensitivity(1))(_read(103)))))
			(line__129(_architecture 3 0 129 (_assignment (_simple)(_target(102))(_sensitivity(1))(_read(102)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(101))(_sensitivity(2))(_read(101)))))
			(line__131(_architecture 5 0 131 (_assignment (_simple)(_target(100))(_sensitivity(2))(_read(100)))))
			(line__132(_architecture 6 0 132 (_assignment (_simple)(_target(99))(_sensitivity(3))(_read(99)))))
			(line__133(_architecture 7 0 133 (_assignment (_simple)(_target(98))(_sensitivity(3))(_read(98)))))
			(line__134(_architecture 8 0 134 (_assignment (_simple)(_target(97))(_sensitivity(4))(_read(97)))))
			(line__135(_architecture 9 0 135 (_assignment (_simple)(_target(96))(_sensitivity(4))(_read(96)))))
			(line__136(_architecture 10 0 136 (_assignment (_simple)(_target(95))(_sensitivity(5))(_read(95)))))
			(line__137(_architecture 11 0 137 (_assignment (_simple)(_target(94))(_sensitivity(5))(_read(94)))))
			(line__138(_architecture 12 0 138 (_assignment (_simple)(_target(93))(_sensitivity(6))(_read(93)))))
			(line__139(_architecture 13 0 139 (_assignment (_simple)(_target(92))(_sensitivity(6))(_read(92)))))
			(line__140(_architecture 14 0 140 (_assignment (_simple)(_target(91))(_sensitivity(7))(_read(91)))))
			(line__141(_architecture 15 0 141 (_assignment (_simple)(_target(90))(_sensitivity(7))(_read(90)))))
			(line__142(_architecture 16 0 142 (_assignment (_simple)(_target(89))(_sensitivity(8))(_read(89)))))
			(line__143(_architecture 17 0 143 (_assignment (_simple)(_target(88))(_sensitivity(8))(_read(88)))))
			(line__144(_architecture 18 0 144 (_assignment (_simple)(_target(87))(_sensitivity(9))(_read(87)))))
			(line__145(_architecture 19 0 145 (_assignment (_simple)(_target(86))(_sensitivity(9))(_read(86)))))
			(line__146(_architecture 20 0 146 (_assignment (_simple)(_target(85))(_sensitivity(10))(_read(85)))))
			(line__147(_architecture 21 0 147 (_assignment (_simple)(_target(84))(_sensitivity(10))(_read(84)))))
			(line__148(_architecture 22 0 148 (_assignment (_simple)(_target(83))(_sensitivity(11))(_read(83)))))
			(line__149(_architecture 23 0 149 (_assignment (_simple)(_target(82))(_sensitivity(11))(_read(82)))))
			(line__150(_architecture 24 0 150 (_assignment (_simple)(_target(81))(_sensitivity(23))(_read(81)))))
			(line__151(_architecture 25 0 151 (_assignment (_simple)(_target(80))(_sensitivity(23))(_read(80)))))
			(line__152(_architecture 26 0 152 (_assignment (_simple)(_target(79))(_sensitivity(22))(_read(79)))))
			(line__153(_architecture 27 0 153 (_assignment (_simple)(_target(78))(_sensitivity(22))(_read(78)))))
			(line__156(_architecture 28 0 156 (_assignment (_simple)(_target(77))(_sensitivity(103)(105))(_read(77)))))
			(line__157(_architecture 29 0 157 (_assignment (_simple)(_target(76))(_sensitivity(101)(105))(_read(76)))))
			(line__158(_architecture 30 0 158 (_assignment (_simple)(_target(75))(_sensitivity(101)(103))(_read(75)))))
			(line__159(_architecture 31 0 159 (_assignment (_simple)(_target(74))(_sensitivity(101)(103)(105))(_read(74)))))
			(line__160(_architecture 32 0 160 (_assignment (_simple)(_target(73))(_sensitivity(101)(102)(104))(_read(73)))))
			(line__161(_architecture 33 0 161 (_assignment (_simple)(_target(72))(_sensitivity(100)(103)(104))(_read(72)))))
			(line__162(_architecture 34 0 162 (_assignment (_simple)(_target(71))(_sensitivity(100)(102)(105))(_read(71)))))
			(line__165(_architecture 35 0 165 (_assignment (_simple)(_target(70))(_sensitivity(71)(72)(73)(74))(_read(70)))))
			(line__166(_architecture 36 0 166 (_assignment (_simple)(_target(69))(_sensitivity(75)(76)(77))(_read(69)))))
			(line__169(_architecture 37 0 169 (_assignment (_simple)(_target(68))(_sensitivity(105))(_read(68)))))
			(line__170(_architecture 38 0 170 (_procedure_call (_simple)(_target(66)(67))(_sensitivity(25)(27)(66)(67)(68)(107)(108))(_monitor))))
			(line__171(_architecture 39 0 171 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__174(_architecture 40 0 174 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__177(_architecture 41 0 177 (_procedure_call (_simple)(_target(64)(65))(_sensitivity(25)(27)(64)(65)(68)(107)(108))(_monitor))))
			(line__178(_architecture 42 0 178 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__181(_architecture 43 0 181 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__184(_architecture 44 0 184 (_procedure_call (_simple)(_target(62)(63))(_sensitivity(25)(27)(62)(63)(68)(107)(108))(_monitor))))
			(line__185(_architecture 45 0 185 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__188(_architecture 46 0 188 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__191(_architecture 47 0 191 (_procedure_call (_simple)(_target(60)(61))(_sensitivity(25)(27)(60)(61)(68)(107)(108))(_monitor))))
			(line__192(_architecture 48 0 192 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__195(_architecture 49 0 195 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__198(_architecture 50 0 198 (_procedure_call (_simple)(_target(58)(59))(_sensitivity(25)(27)(58)(59)(68)(107)(108))(_monitor))))
			(line__199(_architecture 51 0 199 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__202(_architecture 52 0 202 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__205(_architecture 53 0 205 (_procedure_call (_simple)(_target(56)(57))(_sensitivity(25)(27)(56)(57)(68)(107)(108))(_monitor))))
			(line__206(_architecture 54 0 206 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__209(_architecture 55 0 209 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__212(_architecture 56 0 212 (_procedure_call (_simple)(_target(54)(55))(_sensitivity(25)(27)(54)(55)(68)(107)(108))(_monitor))))
			(line__213(_architecture 57 0 213 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__216(_architecture 58 0 216 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__219(_architecture 59 0 219 (_procedure_call (_simple)(_target(52)(53))(_sensitivity(25)(27)(52)(53)(68)(107)(108))(_monitor))))
			(line__220(_architecture 60 0 220 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__223(_architecture 61 0 223 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__228(_architecture 62 0 228 (_assignment (_simple)(_target(51))(_sensitivity(66))(_read(51)))))
			(line__229(_architecture 63 0 229 (_assignment (_simple)(_target(50))(_sensitivity(66))(_read(50)))))
			(line__230(_architecture 64 0 230 (_assignment (_simple)(_target(49))(_sensitivity(64))(_read(49)))))
			(line__231(_architecture 65 0 231 (_assignment (_simple)(_target(48))(_sensitivity(64))(_read(48)))))
			(line__232(_architecture 66 0 232 (_assignment (_simple)(_target(47))(_sensitivity(62))(_read(47)))))
			(line__233(_architecture 67 0 233 (_assignment (_simple)(_target(46))(_sensitivity(62))(_read(46)))))
			(line__234(_architecture 68 0 234 (_assignment (_simple)(_target(45))(_sensitivity(60))(_read(45)))))
			(line__235(_architecture 69 0 235 (_assignment (_simple)(_target(44))(_sensitivity(60))(_read(44)))))
			(line__236(_architecture 70 0 236 (_assignment (_simple)(_target(43))(_sensitivity(58))(_read(43)))))
			(line__237(_architecture 71 0 237 (_assignment (_simple)(_target(42))(_sensitivity(58))(_read(42)))))
			(line__238(_architecture 72 0 238 (_assignment (_simple)(_target(41))(_sensitivity(56))(_read(41)))))
			(line__239(_architecture 73 0 239 (_assignment (_simple)(_target(40))(_sensitivity(56))(_read(40)))))
			(line__240(_architecture 74 0 240 (_assignment (_simple)(_target(39))(_sensitivity(54))(_read(39)))))
			(line__241(_architecture 75 0 241 (_assignment (_simple)(_target(38))(_sensitivity(54))(_read(38)))))
			(line__242(_architecture 76 0 242 (_assignment (_simple)(_target(37))(_sensitivity(52))(_read(37)))))
			(line__243(_architecture 77 0 243 (_assignment (_simple)(_target(36))(_sensitivity(52))(_read(36)))))
			(line__246(_architecture 78 0 246 (_procedure_call (_simple)(_target(23))(_sensitivity(70)(106)))))
			(line__247(_architecture 79 0 247 (_assignment (_simple)(_target(35))(_sensitivity(67))(_read(35)))))
			(line__248(_architecture 80 0 248 (_procedure_call (_simple)(_target(13))(_sensitivity(35)(107)))))
			(line__249(_architecture 81 0 249 (_assignment (_simple)(_target(34))(_sensitivity(65))(_read(34)))))
			(line__250(_architecture 82 0 250 (_procedure_call (_simple)(_target(14))(_sensitivity(34)(107)))))
			(line__251(_architecture 83 0 251 (_assignment (_simple)(_target(33))(_sensitivity(63))(_read(33)))))
			(line__252(_architecture 84 0 252 (_procedure_call (_simple)(_target(15))(_sensitivity(33)(107)))))
			(line__253(_architecture 85 0 253 (_assignment (_simple)(_target(32))(_sensitivity(61))(_read(32)))))
			(line__254(_architecture 86 0 254 (_procedure_call (_simple)(_target(16))(_sensitivity(32)(107)))))
			(line__255(_architecture 87 0 255 (_assignment (_simple)(_target(31))(_sensitivity(59))(_read(31)))))
			(line__256(_architecture 88 0 256 (_procedure_call (_simple)(_target(17))(_sensitivity(31)(107)))))
			(line__257(_architecture 89 0 257 (_assignment (_simple)(_target(30))(_sensitivity(57))(_read(30)))))
			(line__258(_architecture 90 0 258 (_procedure_call (_simple)(_target(18))(_sensitivity(30)(107)))))
			(line__259(_architecture 91 0 259 (_assignment (_simple)(_target(29))(_sensitivity(55))(_read(29)))))
			(line__260(_architecture 92 0 260 (_procedure_call (_simple)(_target(19))(_sensitivity(29)(107)))))
			(line__261(_architecture 93 0 261 (_assignment (_simple)(_target(28))(_sensitivity(53))(_read(28)))))
			(line__262(_architecture 94 0 262 (_procedure_call (_simple)(_target(20))(_sensitivity(28)(107)))))
			(line__263(_architecture 95 0 263 (_procedure_call (_simple)(_target(22))(_sensitivity(69)(106)))))
			(line__264(_architecture 96 0 264 (_assignment (_simple)(_target(27))(_sensitivity(107))(_read(27)))))
			(line__265(_architecture 97 0 265 (_assignment (_simple)(_target(26))(_sensitivity(107))(_read(26)))))
			(line__266(_architecture 98 0 266 (_assignment (_simple)(_target(25))(_sensitivity(107))(_read(25)))))
			(line__267(_architecture 99 0 267 (_assignment (_simple)(_target(24))(_sensitivity(107))(_read(24)))))
			(line__268(_architecture 100 0 268 (_assignment (_simple)(_alias((sum)(sum_ODUMMY)))(_simpleassign BUF)(_target(12))(_sensitivity(23)))))
			(line__269(_architecture 101 0 269 (_assignment (_simple)(_alias((carry_out)(carry_out_ODUMMY)))(_simpleassign BUF)(_target(21))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external g_dff_spar (j2svlib j2svlib 6))
			(_external p_chksuho (j2svlib j2svlib 21))
			(_external g_bufif1 (j2svlib j2svlib 2))
			(_external g_notif1 (j2svlib j2svlib 4))
			(_external g_delay (j2svlib j2svlib 0))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_static
		(1381258575 942753605 )
		(1381258575 959530821 )
		(1381258575 808601413 )
		(1381258575 825378629 )
		(1381258575 858933061 )
		(1381258575 875710277 )
		(1381258575 892487493 )
		(1381258575 909264709 )
	)
	(_model . structure 102 -1
	)
)
V 000049 55 875           1395755564902 dataflow
(_unit VHDL (inv 0 28 (dataflow 0 35 ))
	(_version v98)
	(_time 1395755564903 2014.03.25 09:52:44)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code e5ebbfb6b5b3b7f3ecb7a0beb2e3ece3b0e2e3e3ec)
	(_entity
		(_time 1395752782926)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_out ))))
		(_process
			(line__37(_architecture 0 0 37 (_assignment (_simple)(_alias((o1)(i1)))(_simpleassign "not")(_target(1))(_sensitivity(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 923           1395755564949 dataflow
(_unit VHDL (and_2 0 43 (dataflow 0 51 ))
	(_version v98)
	(_time 1395755564950 2014.03.25 09:52:44)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 141a4113454344014242064e441241121011421716)
	(_entity
		(_time 1395752783051)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 46 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 47 (_entity (_out ))))
		(_process
			(line__53(_architecture 0 0 53 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 922           1395755564981 dataflow
(_unit VHDL (or_2 0 59 (dataflow 0 67 ))
	(_version v98)
	(_time 1395755564982 2014.03.25 09:52:44)
	(_source (\./src/ha_primitive_gates.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code 333d31373267312031607568603665303135653431)
	(_entity
		(_time 1395752783176)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 61 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 62 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_out ))))
		(_process
			(line__69(_architecture 0 0 69 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 1791          1395755565090 dataflow
(_unit VHDL (xor_2 0 28 (dataflow 0 38 ))
	(_version v98)
	(_time 1395755565091 2014.03.25 09:52:45)
	(_source (\./src/xor_2_struct.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code a1aefdf6f6f7f7b4f6a1b3faf8a7f7a6a3a4f7a2a3)
	(_entity
		(_time 1395752782833)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation u00 0 41 (_entity . inv)
		(_port
			((i1)(i1))
			((o1)(o1_inv))
		)
	)
	(_instantiation u01 0 42 (_entity . inv)
		(_port
			((i1)(i2))
			((o1)(o2_inv))
		)
	)
	(_instantiation u11 0 43 (_entity . and_2)
		(_port
			((i1)(i1))
			((i2)(o2_inv))
			((o1)(o1_and))
		)
	)
	(_instantiation u12 0 44 (_entity . and_2)
		(_port
			((i1)(o1_inv))
			((i2)(i2))
			((o1)(o2_and))
		)
	)
	(_instantiation u2 0 45 (_entity . or_2)
		(_port
			((i1)(o1_and))
			((i2)(o2_and))
			((o1)(o1))
		)
	)
	(_object
		(_port (_internal i1 ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal i2 ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal o1 ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_signal (_internal i_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_inv ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o1_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_signal (_internal o2_and ~extieee.std_logic_1164.STD_LOGIC 0 39 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000049 55 1129          1395755565123 dataflow
(_unit VHDL (half_adder 0 28 (dataflow 0 39 ))
	(_version v98)
	(_time 1395755565124 2014.03.25 09:52:45)
	(_source (\./src/half_adder_struct_hier.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_parameters dbg)
	(_code c0ce9c95c197c7d6c7c5869a90c6c4c6c4c6c5c7c2)
	(_entity
		(_time 1395752783505)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_instantiation uut 0 41 (_entity . xor_2)
		(_port
			((i1)(a))
			((i2)(b))
			((o1)(sum))
		)
	)
	(_object
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 30 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 31 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 32 (_entity (_out ))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 33 (_entity (_out ))))
		(_process
			(line__42(_architecture 0 0 42 (_assignment (_simple)(_target(3))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . dataflow 1 -1
	)
)
V 000049 55 1827          1395755565233 behavior
(_unit VHDL (ha_mixed_tb 0 29 (behavior 0 34 ))
	(_version v98)
	(_time 1395755565234 2014.03.25 09:52:45)
	(_source (\./src/fa_test_tb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_parameters dbg)
	(_code 2d23702978792f3b787a3476742b282b29287b2a29)
	(_entity
		(_time 1395752782692)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_instantiation uut 0 39 (_entity . full_adder)
		(_port
			((a)(a_tb))
			((b)(b_tb))
			((carry_in)(carry_in_tb))
			((sum)(sum_tb))
			((carry_out)(carry_out_tb))
		)
	)
	(_object
		(_signal (_internal a_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal b_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal sum_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_in_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_signal (_internal carry_out_tb ~extieee.std_logic_1164.STD_LOGIC 0 36 (_architecture (_uni ))))
		(_constant (_internal period ~extSTD.STANDARD.TIME 0 42 (_process 0 ((ns 4626322717216342016)))))
		(_constant (_internal n ~extSTD.STANDARD.INTEGER 0 43 (_process 0 ((i 3)))))
		(_process
			(tb(_architecture 0 0 41 (_process (_wait_for)(_target(0)(1)(3))(_monitor)(_read(0)(1)(2)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extSTD.STANDARD.NATURAL (std STANDARD NATURAL)))
	)
	(_static
		(1953719668 1767990816 6579564 )
	)
	(_model . behavior 1 -1
	)
)
V 000050 55 28667         1395755565355 structure
(_unit VHDL (full_adder 0 33 (structure 0 96 ))
	(_version v98)
	(_time 1395755565356 2014.03.25 09:52:45)
	(_source (\./src/untitled.vhq\))
	(_use (std(standard))(std(TEXTIO))(j2svlib(j2svlib))(ieee(std_logic_1164)))
	(_parameters dbg usedpackagebody)
	(_code aaa4f9fcfefdadbcafa7ecf0faacaeacaeacafada8)
	(_entity
		(_time 1395755541901)
		(_use (std(standard))(std(TEXTIO))(j2svlib(j2svlib))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal tpLH09 ~extSTD.STANDARD.TIME 0 37 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL09 ~extSTD.STANDARD.TIME 0 38 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH11 ~extSTD.STANDARD.TIME 0 39 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL11 ~extSTD.STANDARD.TIME 0 40 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_iob ~extSTD.STANDARD.TIME 0 41 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL_iob ~extSTD.STANDARD.TIME 0 42 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH03 ~extSTD.STANDARD.TIME 0 43 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL03 ~extSTD.STANDARD.TIME 0 44 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH05 ~extSTD.STANDARD.TIME 0 45 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL05 ~extSTD.STANDARD.TIME 0 46 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_inco_lump ~extSTD.STANDARD.TIME 0 47 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpHL_inco_lump ~extSTD.STANDARD.TIME 0 48 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpLH_oe ~extSTD.STANDARD.TIME 0 49 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpHL_oe ~extSTD.STANDARD.TIME 0 50 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal tpLH_oe_pterm ~extSTD.STANDARD.TIME 0 51 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal tpHL_oe_pterm ~extSTD.STANDARD.TIME 0 52 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal t_preset ~extSTD.STANDARD.TIME 0 53 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal t_reset ~extSTD.STANDARD.TIME 0 54 \13.0 ns\ (_entity ((ns 4623507967449235456)))))
		(_generic (_internal t_cnt ~extSTD.STANDARD.TIME 0 55 \10.0 ns\ (_entity ((ns 4621819117588971520)))))
		(_generic (_internal T_ckout ~extSTD.STANDARD.TIME 0 56 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_setup ~extSTD.STANDARD.TIME 0 57 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_hold ~extSTD.STANDARD.TIME 0 58 \0.0 ns\ (_entity ((ns 0)))))
		(_generic (_internal t_co ~extSTD.STANDARD.TIME 0 59 \7.0 ns\ (_entity ((ns 4619567317775286272)))))
		(_generic (_internal t_cf ~extSTD.STANDARD.TIME 0 60 \3.0 ns\ (_entity ((ns 4613937818241073152)))))
		(_generic (_internal tpLH_fo_lump ~extSTD.STANDARD.TIME 0 61 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_generic (_internal tpHL_fo_lump ~extSTD.STANDARD.TIME 0 62 \4.0 ns\ (_entity ((ns 4616189618054758400)))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ((i 2))))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_in ((i 2))))))
		(_port (_internal carry_in ~extieee.std_logic_1164.STD_LOGIC 0 66 (_entity (_in ((i 2))))))
		(_port (_internal PIN05 ~extieee.std_logic_1164.STD_LOGIC 0 67 (_entity (_in ((i 2))))))
		(_port (_internal PIN06 ~extieee.std_logic_1164.STD_LOGIC 0 68 (_entity (_in ((i 2))))))
		(_port (_internal PIN07 ~extieee.std_logic_1164.STD_LOGIC 0 69 (_entity (_in ((i 2))))))
		(_port (_internal PIN09 ~extieee.std_logic_1164.STD_LOGIC 0 70 (_entity (_in ((i 2))))))
		(_port (_internal PIN10 ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ((i 2))))))
		(_port (_internal PIN11 ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ((i 2))))))
		(_port (_internal PIN12 ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ((i 2))))))
		(_port (_internal PIN13 ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ((i 2))))))
		(_port (_internal PIN16 ~extieee.std_logic_1164.STD_LOGIC 0 75 (_entity (_in ((i 2))))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 76 (_entity (_out ))))
		(_port (_internal PIN18 ~extieee.std_logic_1164.STD_LOGIC 0 77 (_entity (_inout )(_param_out))))
		(_port (_internal PIN19 ~extieee.std_logic_1164.STD_LOGIC 0 78 (_entity (_inout )(_param_out))))
		(_port (_internal PIN20 ~extieee.std_logic_1164.STD_LOGIC 0 79 (_entity (_inout )(_param_out))))
		(_port (_internal PIN21 ~extieee.std_logic_1164.STD_LOGIC 0 80 (_entity (_inout )(_param_out))))
		(_port (_internal PIN23 ~extieee.std_logic_1164.STD_LOGIC 0 81 (_entity (_inout )(_param_out))))
		(_port (_internal PIN24 ~extieee.std_logic_1164.STD_LOGIC 0 82 (_entity (_inout )(_param_out))))
		(_port (_internal PIN25 ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_inout )(_param_out))))
		(_port (_internal PIN26 ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_inout )(_param_out))))
		(_port (_internal carry_out ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_out ))))
		(_signal (_internal carry_out_ODUMMY ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_out))))
		(_signal (_internal sum_ODUMMY ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_out))))
		(_signal (_internal NODE30_ob ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni ))))
		(_signal (_internal NODE30_o ~extieee.std_logic_1164.STD_LOGIC 0 99 (_architecture (_uni )(_param_in))))
		(_signal (_internal NODE29_ob ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni ))))
		(_signal (_internal NODE29_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG26_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG25_o ~extieee.std_logic_1164.STD_LOGIC 0 100 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG24_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG23_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG21_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG20_o ~extieee.std_logic_1164.STD_LOGIC 0 101 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG19_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni )(_param_in))))
		(_signal (_internal FO_OUTREG18_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni )(_param_in))))
		(_signal (_internal NODE39_ob ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE39_o ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE38_ob ~extieee.std_logic_1164.STD_LOGIC 0 102 (_architecture (_uni ))))
		(_signal (_internal NODE38_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE37_ob ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE37_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE36_ob ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE36_o ~extieee.std_logic_1164.STD_LOGIC 0 103 (_architecture (_uni ))))
		(_signal (_internal NODE35_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE35_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE34_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE34_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE33_ob ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE33_o ~extieee.std_logic_1164.STD_LOGIC 0 104 (_architecture (_uni ))))
		(_signal (_internal NODE32_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal NODE32_o ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal OUTREG26_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG26_o ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG25_ob ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG25_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG24_ob ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG24_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG23_ob ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG23_o ~extieee.std_logic_1164.STD_LOGIC 0 106 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG21_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG21_o ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG20_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG20_o ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG19_ob ~extieee.std_logic_1164.STD_LOGIC 0 107 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG19_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG18_ob ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal OUTREG18_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in)(_param_out))))
		(_signal (_internal O2O_CKDR_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in))))
		(_signal (_internal ST027_o ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni )(_param_in))))
		(_signal (_internal ST017_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni )(_param_in))))
		(_signal (_internal PT126_5544_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT125_5500_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT124_5456_o ~extieee.std_logic_1164.STD_LOGIC 0 109 (_architecture (_uni ))))
		(_signal (_internal PT123_5412_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT004_176_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT003_132_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal PT002_88_o ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal INBUF27_ob ~extieee.std_logic_1164.STD_LOGIC 0 110 (_architecture (_uni ))))
		(_signal (_internal INBUF27_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF17_ob ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF17_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF16_ob ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF16_o ~extieee.std_logic_1164.STD_LOGIC 0 111 (_architecture (_uni ))))
		(_signal (_internal INBUF13_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF13_o ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF12_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF12_o ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF11_ob ~extieee.std_logic_1164.STD_LOGIC 0 112 (_architecture (_uni ))))
		(_signal (_internal INBUF11_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF10_ob ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF10_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF09_ob ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF09_o ~extieee.std_logic_1164.STD_LOGIC 0 113 (_architecture (_uni ))))
		(_signal (_internal INBUF07_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF07_o ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF06_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF06_o ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF05_ob ~extieee.std_logic_1164.STD_LOGIC 0 114 (_architecture (_uni ))))
		(_signal (_internal INBUF05_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF04_ob ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF04_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF03_ob ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal INBUF03_o ~extieee.std_logic_1164.STD_LOGIC 0 115 (_architecture (_uni ))))
		(_signal (_internal CLKIN1_ob ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal CLKIN1_o ~extieee.std_logic_1164.STD_LOGIC 0 116 (_architecture (_uni ))))
		(_signal (_internal PWR ~extieee.std_logic_1164.STD_LOGIC 0 118 (_architecture (_uni ((i 3)))(_param_in))))
		(_signal (_internal GND ~extieee.std_logic_1164.STD_LOGIC 0 119 (_architecture (_uni ((i 2)))(_param_in))))
		(_signal (_internal PWRUPSTATE ~extieee.std_logic_1164.STD_LOGIC 0 120 (_architecture (_uni ((i 2)))(_param_in))))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 171 (_process 39 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 171 (_process 39 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 174 (_process 40 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 174 (_process 40 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 178 (_process 42 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 178 (_process 42 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 181 (_process 43 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 181 (_process 43 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 185 (_process 45 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 185 (_process 45 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 188 (_process 46 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 188 (_process 46 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 192 (_process 48 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 192 (_process 48 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 195 (_process 49 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 195 (_process 49 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 199 (_process 51 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 199 (_process 51 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 202 (_process 52 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 202 (_process 52 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 206 (_process 54 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 206 (_process 54 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 209 (_process 55 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 209 (_process 55 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 213 (_process 57 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 213 (_process 57 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 216 (_process 58 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 216 (_process 58 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 220 (_process 60 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 220 (_process 60 )))
		(_variable (_internal lastd ~extSTD.STANDARD.TIME 0 223 (_process 61 )))
		(_variable (_internal lastc ~extSTD.STANDARD.TIME 0 223 (_process 61 )))
		(_process
			(line__126(_architecture 0 0 126 (_assignment (_simple)(_target(105))(_sensitivity(0))(_read(105)))))
			(line__127(_architecture 1 0 127 (_assignment (_simple)(_target(104))(_sensitivity(0))(_read(104)))))
			(line__128(_architecture 2 0 128 (_assignment (_simple)(_target(103))(_sensitivity(1))(_read(103)))))
			(line__129(_architecture 3 0 129 (_assignment (_simple)(_target(102))(_sensitivity(1))(_read(102)))))
			(line__130(_architecture 4 0 130 (_assignment (_simple)(_target(101))(_sensitivity(2))(_read(101)))))
			(line__131(_architecture 5 0 131 (_assignment (_simple)(_target(100))(_sensitivity(2))(_read(100)))))
			(line__132(_architecture 6 0 132 (_assignment (_simple)(_target(99))(_sensitivity(3))(_read(99)))))
			(line__133(_architecture 7 0 133 (_assignment (_simple)(_target(98))(_sensitivity(3))(_read(98)))))
			(line__134(_architecture 8 0 134 (_assignment (_simple)(_target(97))(_sensitivity(4))(_read(97)))))
			(line__135(_architecture 9 0 135 (_assignment (_simple)(_target(96))(_sensitivity(4))(_read(96)))))
			(line__136(_architecture 10 0 136 (_assignment (_simple)(_target(95))(_sensitivity(5))(_read(95)))))
			(line__137(_architecture 11 0 137 (_assignment (_simple)(_target(94))(_sensitivity(5))(_read(94)))))
			(line__138(_architecture 12 0 138 (_assignment (_simple)(_target(93))(_sensitivity(6))(_read(93)))))
			(line__139(_architecture 13 0 139 (_assignment (_simple)(_target(92))(_sensitivity(6))(_read(92)))))
			(line__140(_architecture 14 0 140 (_assignment (_simple)(_target(91))(_sensitivity(7))(_read(91)))))
			(line__141(_architecture 15 0 141 (_assignment (_simple)(_target(90))(_sensitivity(7))(_read(90)))))
			(line__142(_architecture 16 0 142 (_assignment (_simple)(_target(89))(_sensitivity(8))(_read(89)))))
			(line__143(_architecture 17 0 143 (_assignment (_simple)(_target(88))(_sensitivity(8))(_read(88)))))
			(line__144(_architecture 18 0 144 (_assignment (_simple)(_target(87))(_sensitivity(9))(_read(87)))))
			(line__145(_architecture 19 0 145 (_assignment (_simple)(_target(86))(_sensitivity(9))(_read(86)))))
			(line__146(_architecture 20 0 146 (_assignment (_simple)(_target(85))(_sensitivity(10))(_read(85)))))
			(line__147(_architecture 21 0 147 (_assignment (_simple)(_target(84))(_sensitivity(10))(_read(84)))))
			(line__148(_architecture 22 0 148 (_assignment (_simple)(_target(83))(_sensitivity(11))(_read(83)))))
			(line__149(_architecture 23 0 149 (_assignment (_simple)(_target(82))(_sensitivity(11))(_read(82)))))
			(line__150(_architecture 24 0 150 (_assignment (_simple)(_target(81))(_sensitivity(23))(_read(81)))))
			(line__151(_architecture 25 0 151 (_assignment (_simple)(_target(80))(_sensitivity(23))(_read(80)))))
			(line__152(_architecture 26 0 152 (_assignment (_simple)(_target(79))(_sensitivity(22))(_read(79)))))
			(line__153(_architecture 27 0 153 (_assignment (_simple)(_target(78))(_sensitivity(22))(_read(78)))))
			(line__156(_architecture 28 0 156 (_assignment (_simple)(_target(77))(_sensitivity(103)(105))(_read(77)))))
			(line__157(_architecture 29 0 157 (_assignment (_simple)(_target(76))(_sensitivity(101)(105))(_read(76)))))
			(line__158(_architecture 30 0 158 (_assignment (_simple)(_target(75))(_sensitivity(101)(103))(_read(75)))))
			(line__159(_architecture 31 0 159 (_assignment (_simple)(_target(74))(_sensitivity(101)(103)(105))(_read(74)))))
			(line__160(_architecture 32 0 160 (_assignment (_simple)(_target(73))(_sensitivity(101)(102)(104))(_read(73)))))
			(line__161(_architecture 33 0 161 (_assignment (_simple)(_target(72))(_sensitivity(100)(103)(104))(_read(72)))))
			(line__162(_architecture 34 0 162 (_assignment (_simple)(_target(71))(_sensitivity(100)(102)(105))(_read(71)))))
			(line__165(_architecture 35 0 165 (_assignment (_simple)(_target(70))(_sensitivity(71)(72)(73)(74))(_read(70)))))
			(line__166(_architecture 36 0 166 (_assignment (_simple)(_target(69))(_sensitivity(75)(76)(77))(_read(69)))))
			(line__169(_architecture 37 0 169 (_assignment (_simple)(_target(68))(_sensitivity(105))(_read(68)))))
			(line__170(_architecture 38 0 170 (_procedure_call (_simple)(_target(66)(67))(_sensitivity(25)(27)(66)(67)(68)(107)(108))(_monitor))))
			(line__171(_architecture 39 0 171 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__174(_architecture 40 0 174 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__177(_architecture 41 0 177 (_procedure_call (_simple)(_target(64)(65))(_sensitivity(25)(27)(64)(65)(68)(107)(108))(_monitor))))
			(line__178(_architecture 42 0 178 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__181(_architecture 43 0 181 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__184(_architecture 44 0 184 (_procedure_call (_simple)(_target(62)(63))(_sensitivity(25)(27)(62)(63)(68)(107)(108))(_monitor))))
			(line__185(_architecture 45 0 185 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__188(_architecture 46 0 188 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__191(_architecture 47 0 191 (_procedure_call (_simple)(_target(60)(61))(_sensitivity(25)(27)(60)(61)(68)(107)(108))(_monitor))))
			(line__192(_architecture 48 0 192 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__195(_architecture 49 0 195 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__198(_architecture 50 0 198 (_procedure_call (_simple)(_target(58)(59))(_sensitivity(25)(27)(58)(59)(68)(107)(108))(_monitor))))
			(line__199(_architecture 51 0 199 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__202(_architecture 52 0 202 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__205(_architecture 53 0 205 (_procedure_call (_simple)(_target(56)(57))(_sensitivity(25)(27)(56)(57)(68)(107)(108))(_monitor))))
			(line__206(_architecture 54 0 206 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__209(_architecture 55 0 209 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__212(_architecture 56 0 212 (_procedure_call (_simple)(_target(54)(55))(_sensitivity(25)(27)(54)(55)(68)(107)(108))(_monitor))))
			(line__213(_architecture 57 0 213 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__216(_architecture 58 0 216 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__219(_architecture 59 0 219 (_procedure_call (_simple)(_target(52)(53))(_sensitivity(25)(27)(52)(53)(68)(107)(108))(_monitor))))
			(line__220(_architecture 60 0 220 (_process (_simple)(_sensitivity(68)(107))(_monitor))))
			(line__223(_architecture 61 0 223 (_process (_simple)(_sensitivity(25)(68))(_monitor))))
			(line__228(_architecture 62 0 228 (_assignment (_simple)(_target(51))(_sensitivity(66))(_read(51)))))
			(line__229(_architecture 63 0 229 (_assignment (_simple)(_target(50))(_sensitivity(66))(_read(50)))))
			(line__230(_architecture 64 0 230 (_assignment (_simple)(_target(49))(_sensitivity(64))(_read(49)))))
			(line__231(_architecture 65 0 231 (_assignment (_simple)(_target(48))(_sensitivity(64))(_read(48)))))
			(line__232(_architecture 66 0 232 (_assignment (_simple)(_target(47))(_sensitivity(62))(_read(47)))))
			(line__233(_architecture 67 0 233 (_assignment (_simple)(_target(46))(_sensitivity(62))(_read(46)))))
			(line__234(_architecture 68 0 234 (_assignment (_simple)(_target(45))(_sensitivity(60))(_read(45)))))
			(line__235(_architecture 69 0 235 (_assignment (_simple)(_target(44))(_sensitivity(60))(_read(44)))))
			(line__236(_architecture 70 0 236 (_assignment (_simple)(_target(43))(_sensitivity(58))(_read(43)))))
			(line__237(_architecture 71 0 237 (_assignment (_simple)(_target(42))(_sensitivity(58))(_read(42)))))
			(line__238(_architecture 72 0 238 (_assignment (_simple)(_target(41))(_sensitivity(56))(_read(41)))))
			(line__239(_architecture 73 0 239 (_assignment (_simple)(_target(40))(_sensitivity(56))(_read(40)))))
			(line__240(_architecture 74 0 240 (_assignment (_simple)(_target(39))(_sensitivity(54))(_read(39)))))
			(line__241(_architecture 75 0 241 (_assignment (_simple)(_target(38))(_sensitivity(54))(_read(38)))))
			(line__242(_architecture 76 0 242 (_assignment (_simple)(_target(37))(_sensitivity(52))(_read(37)))))
			(line__243(_architecture 77 0 243 (_assignment (_simple)(_target(36))(_sensitivity(52))(_read(36)))))
			(line__246(_architecture 78 0 246 (_procedure_call (_simple)(_target(23))(_sensitivity(70)(106)))))
			(line__247(_architecture 79 0 247 (_assignment (_simple)(_target(35))(_sensitivity(67))(_read(35)))))
			(line__248(_architecture 80 0 248 (_procedure_call (_simple)(_target(13))(_sensitivity(35)(107)))))
			(line__249(_architecture 81 0 249 (_assignment (_simple)(_target(34))(_sensitivity(65))(_read(34)))))
			(line__250(_architecture 82 0 250 (_procedure_call (_simple)(_target(14))(_sensitivity(34)(107)))))
			(line__251(_architecture 83 0 251 (_assignment (_simple)(_target(33))(_sensitivity(63))(_read(33)))))
			(line__252(_architecture 84 0 252 (_procedure_call (_simple)(_target(15))(_sensitivity(33)(107)))))
			(line__253(_architecture 85 0 253 (_assignment (_simple)(_target(32))(_sensitivity(61))(_read(32)))))
			(line__254(_architecture 86 0 254 (_procedure_call (_simple)(_target(16))(_sensitivity(32)(107)))))
			(line__255(_architecture 87 0 255 (_assignment (_simple)(_target(31))(_sensitivity(59))(_read(31)))))
			(line__256(_architecture 88 0 256 (_procedure_call (_simple)(_target(17))(_sensitivity(31)(107)))))
			(line__257(_architecture 89 0 257 (_assignment (_simple)(_target(30))(_sensitivity(57))(_read(30)))))
			(line__258(_architecture 90 0 258 (_procedure_call (_simple)(_target(18))(_sensitivity(30)(107)))))
			(line__259(_architecture 91 0 259 (_assignment (_simple)(_target(29))(_sensitivity(55))(_read(29)))))
			(line__260(_architecture 92 0 260 (_procedure_call (_simple)(_target(19))(_sensitivity(29)(107)))))
			(line__261(_architecture 93 0 261 (_assignment (_simple)(_target(28))(_sensitivity(53))(_read(28)))))
			(line__262(_architecture 94 0 262 (_procedure_call (_simple)(_target(20))(_sensitivity(28)(107)))))
			(line__263(_architecture 95 0 263 (_procedure_call (_simple)(_target(22))(_sensitivity(69)(106)))))
			(line__264(_architecture 96 0 264 (_assignment (_simple)(_target(27))(_sensitivity(107))(_read(27)))))
			(line__265(_architecture 97 0 265 (_assignment (_simple)(_target(26))(_sensitivity(107))(_read(26)))))
			(line__266(_architecture 98 0 266 (_assignment (_simple)(_target(25))(_sensitivity(107))(_read(25)))))
			(line__267(_architecture 99 0 267 (_assignment (_simple)(_target(24))(_sensitivity(107))(_read(24)))))
			(line__268(_architecture 100 0 268 (_assignment (_simple)(_alias((sum)(sum_ODUMMY)))(_simpleassign BUF)(_target(12))(_sensitivity(23)))))
			(line__269(_architecture 101 0 269 (_assignment (_simple)(_alias((carry_out)(carry_out_ODUMMY)))(_simpleassign BUF)(_target(21))(_sensitivity(22)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
			(_external g_dff_spar (j2svlib j2svlib 6))
			(_external p_chksuho (j2svlib j2svlib 21))
			(_external g_bufif1 (j2svlib j2svlib 2))
			(_external g_notif1 (j2svlib j2svlib 4))
			(_external g_delay (j2svlib j2svlib 0))
		)
		(_type (_external ~extSTD.STANDARD.TIME (std STANDARD TIME)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.CHARACTER (std STANDARD CHARACTER)))
		(_type (_external ~extSTD.STANDARD.STRING (std STANDARD STRING)))
	)
	(_static
		(1381258575 942753605 )
		(1381258575 959530821 )
		(1381258575 808601413 )
		(1381258575 825378629 )
		(1381258575 858933061 )
		(1381258575 875710277 )
		(1381258575 892487493 )
		(1381258575 909264709 )
	)
	(_model . structure 102 -1
	)
)
