// Seed: 3995109200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_7 = (id_6);
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wand id_4,
    output tri1 id_5,
    output tri1 id_6
    , id_23,
    output supply0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri id_11,
    input tri1 id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri1 id_15,
    output tri0 id_16,
    input wire id_17,
    output wire id_18,
    input tri0 id_19,
    output tri1 id_20,
    output tri0 id_21
);
  initial begin : LABEL_0
    begin : LABEL_0
      assert (id_19#(.id_17(1)));
      fork
        id_24;
      join
    end
  end
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
