<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › powerpc › sysdev › ppc4xx_gpio.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ppc4xx_gpio.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * PPC4xx gpio driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 Harris Corporation</span>
<span class="cm"> * Copyright (c) 2008 Sascha Hauer &lt;s.hauer@pengutronix.de&gt;, Pengutronix</span>
<span class="cm"> * Copyright (c) MontaVista Software, Inc. 2008.</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Steve Falco &lt;sfalco@harris.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2</span>
<span class="cm"> * as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_gpio.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cp">#define GPIO_MASK(gpio)		(0x80000000 &gt;&gt; (gpio))</span>
<span class="cp">#define GPIO_MASK2(gpio)	(0xc0000000 &gt;&gt; ((gpio) * 2))</span>

<span class="cm">/* Physical GPIO register layout */</span>
<span class="k">struct</span> <span class="n">ppc4xx_gpio</span> <span class="p">{</span>
	<span class="n">__be32</span> <span class="n">or</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tcr</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">osrl</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">osrh</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tsrl</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">tsrh</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">odr</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ir</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rr1</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rr2</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">rr3</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr1l</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr1h</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr2l</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr2h</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr3l</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">isr3h</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="n">mm_gc</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * GPIO LIB API implementation for GPIOs</span>
<span class="cm"> *</span>
<span class="cm"> * There are a maximum of 32 gpios in each gpio controller.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="o">*</span>
<span class="nf">to_ppc4xx_gpiochip</span><span class="p">(</span><span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ppc4xx_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">in_be32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">ir</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">__ppc4xx_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span><span class="p">)</span>
		<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="k">else</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">or</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ppc4xx_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">to_ppc4xx_gpiochip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">__ppc4xx_gpio_set</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: gpio: %d val: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ppc4xx_gpio_dir_in</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">to_ppc4xx_gpiochip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Disable open-drain function */</span>
	<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">odr</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="cm">/* Float the pin */</span>
	<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="cm">/* Bits 0-15 use TSRL/OSRL, bits 16-31 use TSRH/OSRH */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">osrl</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tsrl</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">osrh</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tsrh</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">ppc4xx_gpio_dir_out</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">gpio</span><span class="p">,</span> <span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span> <span class="o">=</span> <span class="n">to_of_mm_gpio_chip</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">to_ppc4xx_gpiochip</span><span class="p">(</span><span class="n">mm_gc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ppc4xx_gpio</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* First set initial value */</span>
	<span class="n">__ppc4xx_gpio_set</span><span class="p">(</span><span class="n">gc</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="cm">/* Disable open-drain function */</span>
	<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">odr</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="cm">/* Drive the pin */</span>
	<span class="n">setbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tcr</span><span class="p">,</span> <span class="n">GPIO_MASK</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>

	<span class="cm">/* Bits 0-15 use TSRL, bits 16-31 use TSRH */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">osrl</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tsrl</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">osrh</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
		<span class="n">clrbits32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">tsrh</span><span class="p">,</span> <span class="n">GPIO_MASK2</span><span class="p">(</span><span class="n">gpio</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chip</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;%s: gpio: %d val: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ppc4xx_add_gpiochips</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">;</span>

	<span class="n">for_each_compatible_node</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;ibm,ppc4xx-gpio&quot;</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ppc4xx_gpio_chip</span> <span class="o">*</span><span class="n">ppc4xx_gc</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">of_mm_gpio_chip</span> <span class="o">*</span><span class="n">mm_gc</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>

		<span class="n">ppc4xx_gc</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">ppc4xx_gc</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ppc4xx_gc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ppc4xx_gc</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">mm_gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ppc4xx_gc</span><span class="o">-&gt;</span><span class="n">mm_gc</span><span class="p">;</span>
		<span class="n">gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">mm_gc</span><span class="o">-&gt;</span><span class="n">gc</span><span class="p">;</span>

		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">ppc4xx_gpio_dir_in</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">ppc4xx_gpio_dir_out</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">ppc4xx_gpio_get</span><span class="p">;</span>
		<span class="n">gc</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">ppc4xx_gpio_set</span><span class="p">;</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">of_mm_gpiochip_add</span><span class="p">(</span><span class="n">np</span><span class="p">,</span> <span class="n">mm_gc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">err</span><span class="p">;</span>
		<span class="k">continue</span><span class="p">;</span>
<span class="nl">err:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: registration failed with status %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">np</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="n">kfree</span><span class="p">(</span><span class="n">ppc4xx_gc</span><span class="p">);</span>
		<span class="cm">/* try others anyway */</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">ppc4xx_add_gpiochips</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
