{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 22:53:36 2020 " "Info: Processing started: Thu Dec 10 22:53:36 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RandomCount2 -c RandomCount2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RandomCount2 -c RandomCount2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "divi_1hz.v(5) " "Warning (10268): Verilog HDL information at divi_1hz.v(5): always construct contains both blocking and non-blocking assignments" {  } { { "divi_1hz.v" "" { Text "E:/EDA/RandomCount2/divi_1hz.v" 5 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divi_1hz.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file divi_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divi_1hz " "Info: Found entity 1: divi_1hz" {  } { { "divi_1hz.v" "" { Text "E:/EDA/RandomCount2/divi_1hz.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm7.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsm7.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm7 " "Info: Found entity 1: fsm7" {  } { { "fsm7.v" "" { Text "E:/EDA/RandomCount2/fsm7.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"end\";  expecting an identifier (\"end\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator seg.v(10) " "Error (10170): Verilog HDL syntax error at seg.v(10) near text \"end\";  expecting an identifier (\"end\" is a reserved keyword ), or a number, or a system task, or \"(\", or \"\{\", or unary operator" {  } { { "seg.v" "" { Text "E:/EDA/RandomCount2/seg.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement seg.v(40) " "Error (10170): Verilog HDL syntax error at seg.v(40) near text \"endmodule\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"endmodule\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "seg.v" "" { Text "E:/EDA/RandomCount2/seg.v" 40 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file seg.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RandomCount2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RandomCount2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RandomCount2 " "Info: Found entity 1: RandomCount2" {  } { { "RandomCount2.v" "" { Text "E:/EDA/RandomCount2/RandomCount2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/EDA/RandomCount2/RandomCount2.map.smsg " "Info: Generated suppressed messages file E:/EDA/RandomCount2/RandomCount2.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "222 " "Error: Peak virtual memory: 222 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 10 22:53:37 2020 " "Error: Processing ended: Thu Dec 10 22:53:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
