# //  ModelSim SE-64 2019.2 Apr 17 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {tb_NCSSK_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm -lib xil_defaultlib xil_defaultlib.tb_NCSSK xil_defaultlib.glbl 
# Start time: 15:10:19 on Nov 14,2020
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_NCSSK(fast)
# Loading work.NCSSK_top(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.rom_read_signal(fast)
# Loading work.dist_mem_gen_0(fast)
# Loading dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(fast)
# Loading work.fft_signal(fast)
# Loading work.xfft_0(fast)
# Loading work.xfft_0_xfft_v9_1_0(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.RAMB18E1(fast)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT1(fast__1)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.DSP48E1(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.RAMB18E1(fast__1)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__1)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.LUT5(fast__29)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT5(fast__30)
# Loading unisims_ver.LUT5(fast__31)
# Loading unisims_ver.LUT5(fast__32)
# Loading unisims_ver.LUT5(fast__33)
# Loading unisims_ver.LUT5(fast__34)
# Loading unisims_ver.LUT5(fast__35)
# Loading unisims_ver.LUT5(fast__36)
# Loading unisims_ver.LUT5(fast__37)
# Loading unisims_ver.LUT5(fast__38)
# Loading unisims_ver.LUT5(fast__39)
# Loading unisims_ver.LUT5(fast__40)
# Loading unisims_ver.LUT5(fast__41)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__42)
# Loading unisims_ver.LUT5(fast__43)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT3(fast__17)
# Loading unisims_ver.LUT3(fast__18)
# Loading unisims_ver.LUT3(fast__19)
# Loading unisims_ver.LUT3(fast__20)
# Loading unisims_ver.LUT3(fast__21)
# Loading unisims_ver.LUT3(fast__22)
# Loading unisims_ver.LUT3(fast__23)
# Loading unisims_ver.LUT3(fast__24)
# Loading unisims_ver.LUT3(fast__25)
# Loading unisims_ver.LUT3(fast__26)
# Loading unisims_ver.LUT4(fast__27)
# Loading work.get_phase(fast)
# Loading work.cordic_0(fast)
# Loading work.cordic_0_cordic_v6_0_14(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.LUT3(fast__27)
# Loading unisims_ver.LUT3(fast__28)
# Loading unisims_ver.LUT3(fast__29)
# Loading unisims_ver.LUT4(fast__28)
# Loading unisims_ver.LUT3(fast__30)
# Loading unisims_ver.LUT3(fast__31)
# Loading work.c_addsub_0(fast)
# Loading work.c_addsub_0_c_addsub_v12_0_12(fast)
# Loading work.ila_get_phase(fast)
# Loading work.get_phase_difference(fast)
# Loading work.c_sub_0(fast)
# Loading work.c_sub_0_c_addsub_v12_0_12(fast)
# Loading work.ila_phase_diff(fast)
# Loading work.phase_diff_times_kesai(fast)
# Loading work.mult_gen_0(fast)
# Loading work.mult_gen_0_mult_gen_v12_0_14(fast)
# Loading unisims_ver.LUT4(fast__29)
# Loading unisims_ver.LUT3(fast__32)
# Loading work.get_angle(fast)
# Loading work.mult_gen_1(fast)
# Loading work.mult_gen_1_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.c_sub_1(fast)
# Loading work.c_sub_1_c_addsub_v12_0_12(fast)
# Loading unisims_ver.LUT4(fast__30)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.DSP48E1(fast__3)
# Loading work.cordic_2(fast)
# Loading work.cordic_2_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT4(fast__31)
# Loading unisims_ver.LUT4(fast__32)
# Loading work.cordic_1(fast)
# Loading work.cordic_1_cordic_v6_0_14(fast)
# Loading work.c_addsub_1(fast)
# Loading work.c_addsub_1_c_addsub_v12_0_12(fast)
# Loading work.ila_get_angle(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (23) does not match connection size (22) for port 'add_result'. The port definition is at: ../../../../NCSSK.srcs/sources_1/new/get_angle.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_NCSSK/NCSSK_top_inst/get_angle_inst File: ../../../../NCSSK.srcs/sources_1/new/NCSSK_top.v Line: 163
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_NCSSK.NCSSK_top_inst.clock_dist_inst.inst.mmcm_adv_inst 
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.tb_NCSSK(fast)
# Loading work.NCSSK_top(fast)
# Loading work.clk_wiz_0(fast)
# Loading work.clk_wiz_0_clk_wiz_0_clk_wiz(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IBUF(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.LUT1(fast)
# Loading work.rom_read_signal(fast)
# Loading work.dist_mem_gen_0(fast)
# Loading dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(fast)
# Loading work.fft_signal(fast)
# Loading work.xfft_0(fast)
# Loading work.xfft_0_xfft_v9_1_0(fast)
# Loading unisims_ver.GND(fast)
# Loading unisims_ver.LUT3(fast)
# Loading unisims_ver.FDRE(fast)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.LUT5(fast)
# Loading unisims_ver.LUT2(fast)
# Loading unisims_ver.LUT2(fast__1)
# Loading unisims_ver.LUT4(fast__1)
# Loading unisims_ver.LUT5(fast__1)
# Loading unisims_ver.LUT6(fast__1)
# Loading unisims_ver.LUT6(fast__2)
# Loading unisims_ver.LUT2(fast__2)
# Loading unisims_ver.LUT4(fast__2)
# Loading unisims_ver.LUT6(fast__3)
# Loading unisims_ver.FDSE(fast)
# Loading unisims_ver.SRL16E(fast)
# Loading unisims_ver.LUT5(fast__2)
# Loading unisims_ver.LUT4(fast__3)
# Loading unisims_ver.LUT4(fast__4)
# Loading unisims_ver.LUT4(fast__5)
# Loading unisims_ver.LUT4(fast__6)
# Loading unisims_ver.LUT3(fast__1)
# Loading unisims_ver.LUT5(fast__3)
# Loading unisims_ver.LUT6(fast__4)
# Loading unisims_ver.LUT6(fast__5)
# Loading unisims_ver.LUT6(fast__6)
# Loading unisims_ver.LUT4(fast__7)
# Loading unisims_ver.LUT4(fast__8)
# Loading unisims_ver.LUT5(fast__4)
# Loading unisims_ver.LUT4(fast__9)
# Loading unisims_ver.LUT5(fast__5)
# Loading unisims_ver.LUT4(fast__10)
# Loading unisims_ver.LUT5(fast__6)
# Loading unisims_ver.LUT5(fast__7)
# Loading unisims_ver.LUT3(fast__2)
# Loading unisims_ver.LUT5(fast__8)
# Loading unisims_ver.LUT5(fast__9)
# Loading unisims_ver.LUT5(fast__10)
# Loading unisims_ver.LUT6(fast__7)
# Loading unisims_ver.LUT6(fast__8)
# Loading unisims_ver.LUT6(fast__9)
# Loading unisims_ver.LUT6(fast__10)
# Loading unisims_ver.LUT4(fast__11)
# Loading unisims_ver.LUT6(fast__11)
# Loading unisims_ver.LUT6(fast__12)
# Loading unisims_ver.LUT2(fast__3)
# Loading unisims_ver.LUT5(fast__11)
# Loading unisims_ver.LUT4(fast__12)
# Loading unisims_ver.LUT3(fast__3)
# Loading unisims_ver.LUT5(fast__12)
# Loading unisims_ver.LUT4(fast__13)
# Loading unisims_ver.LUT4(fast__14)
# Loading unisims_ver.LUT3(fast__4)
# Loading unisims_ver.LUT5(fast__13)
# Loading unisims_ver.LUT6(fast__13)
# Loading unisims_ver.LUT5(fast__14)
# Loading unisims_ver.LUT3(fast__5)
# Loading unisims_ver.LUT2(fast__4)
# Loading unisims_ver.FDSE(fast__1)
# Loading unisims_ver.LUT6(fast__14)
# Loading unisims_ver.LUT5(fast__15)
# Loading unisims_ver.LUT6(fast__15)
# Loading unisims_ver.LUT3(fast__6)
# Loading unisims_ver.LUT5(fast__16)
# Loading unisims_ver.LUT4(fast__15)
# Loading unisims_ver.LUT5(fast__17)
# Loading unisims_ver.LUT5(fast__18)
# Loading unisims_ver.LUT4(fast__16)
# Loading unisims_ver.LUT5(fast__19)
# Loading unisims_ver.LUT5(fast__20)
# Loading unisims_ver.CARRY4(fast)
# Loading unisims_ver.LUT6(fast__16)
# Loading unisims_ver.LUT3(fast__7)
# Loading unisims_ver.LUT4(fast__17)
# Loading unisims_ver.LUT6(fast__17)
# Loading unisims_ver.LUT5(fast__21)
# Loading unisims_ver.LUT3(fast__8)
# Loading unisims_ver.LUT6(fast__18)
# Loading unisims_ver.LUT5(fast__22)
# Loading unisims_ver.LUT3(fast__9)
# Loading unisims_ver.LUT5(fast__23)
# Loading unisims_ver.LUT6(fast__19)
# Loading unisims_ver.LUT5(fast__24)
# Loading unisims_ver.LUT4(fast__18)
# Loading unisims_ver.LUT3(fast__10)
# Loading unisims_ver.RAMB18E1(fast)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast)
# Loading unisims_ver.LUT3(fast__11)
# Loading unisims_ver.LUT3(fast__12)
# Loading unisims_ver.LUT1(fast__1)
# Loading unisims_ver.LUT3(fast__13)
# Loading unisims_ver.DSP48E1(fast)
# Loading unisims_ver.DSP48E1(fast__1)
# Loading unisims_ver.LUT2(fast__5)
# Loading unisims_ver.LUT6(fast__20)
# Loading unisims_ver.LUT4(fast__19)
# Loading unisims_ver.LUT3(fast__14)
# Loading unisims_ver.LUT5(fast__25)
# Loading unisims_ver.LUT4(fast__20)
# Loading unisims_ver.LUT6(fast__21)
# Loading unisims_ver.LUT5(fast__26)
# Loading unisims_ver.LUT6(fast__22)
# Loading unisims_ver.LUT4(fast__21)
# Loading unisims_ver.LUT3(fast__15)
# Loading unisims_ver.LUT5(fast__27)
# Loading unisims_ver.LUT4(fast__22)
# Loading unisims_ver.LUT6(fast__23)
# Loading unisims_ver.LUT5(fast__28)
# Loading unisims_ver.LUT6(fast__24)
# Loading unisims_ver.LUT6(fast__25)
# Loading unisims_ver.RAMB18E1(fast__1)
# Loading unisims_ver.RB18_INTERNAL_VLOG(fast__1)
# Loading unisims_ver.LUT4(fast__23)
# Loading unisims_ver.LUT4(fast__24)
# Loading unisims_ver.LUT4(fast__25)
# Loading unisims_ver.SRLC32E(fast)
# Loading unisims_ver.LUT5(fast__29)
# Loading unisims_ver.LUT6(fast__26)
# Loading unisims_ver.LUT6(fast__27)
# Loading unisims_ver.LUT6(fast__28)
# Loading unisims_ver.LUT6(fast__29)
# Loading unisims_ver.LUT5(fast__30)
# Loading unisims_ver.LUT5(fast__31)
# Loading unisims_ver.LUT5(fast__32)
# Loading unisims_ver.LUT5(fast__33)
# Loading unisims_ver.LUT5(fast__34)
# Loading unisims_ver.LUT5(fast__35)
# Loading unisims_ver.LUT5(fast__36)
# Loading unisims_ver.LUT5(fast__37)
# Loading unisims_ver.LUT5(fast__38)
# Loading unisims_ver.LUT5(fast__39)
# Loading unisims_ver.LUT5(fast__40)
# Loading unisims_ver.LUT5(fast__41)
# Loading unisims_ver.LUT4(fast__26)
# Loading unisims_ver.LUT5(fast__42)
# Loading unisims_ver.LUT5(fast__43)
# Loading unisims_ver.LUT2(fast__6)
# Loading unisims_ver.LUT3(fast__16)
# Loading unisims_ver.LUT3(fast__17)
# Loading unisims_ver.LUT3(fast__18)
# Loading unisims_ver.LUT3(fast__19)
# Loading unisims_ver.LUT3(fast__20)
# Loading unisims_ver.LUT3(fast__21)
# Loading unisims_ver.LUT3(fast__22)
# Loading unisims_ver.LUT3(fast__23)
# Loading unisims_ver.LUT3(fast__24)
# Loading unisims_ver.LUT3(fast__25)
# Loading unisims_ver.LUT3(fast__26)
# Loading unisims_ver.LUT4(fast__27)
# Loading work.get_phase(fast)
# Loading work.cordic_0(fast)
# Loading work.cordic_0_cordic_v6_0_14(fast)
# Loading unisims_ver.VCC(fast)
# Loading unisims_ver.LUT3(fast__27)
# Loading unisims_ver.LUT3(fast__28)
# Loading unisims_ver.LUT3(fast__29)
# Loading unisims_ver.LUT4(fast__28)
# Loading unisims_ver.LUT3(fast__30)
# Loading unisims_ver.LUT3(fast__31)
# Loading work.c_addsub_0(fast)
# Loading work.c_addsub_0_c_addsub_v12_0_12(fast)
# Loading work.ila_get_phase(fast)
# Loading work.get_phase_difference(fast)
# Loading work.c_sub_0(fast)
# Loading work.c_sub_0_c_addsub_v12_0_12(fast)
# Loading work.ila_phase_diff(fast)
# Loading work.phase_diff_times_kesai(fast)
# Loading work.mult_gen_0(fast)
# Loading work.mult_gen_0_mult_gen_v12_0_14(fast)
# Loading unisims_ver.LUT4(fast__29)
# Loading unisims_ver.LUT3(fast__32)
# Loading work.get_angle(fast)
# Loading work.mult_gen_1(fast)
# Loading work.mult_gen_1_mult_gen_v12_0_14(fast)
# Loading unisims_ver.DSP48E1(fast__2)
# Loading work.c_sub_1(fast)
# Loading work.c_sub_1_c_addsub_v12_0_12(fast)
# Loading unisims_ver.LUT4(fast__30)
# Loading unisims_ver.FDRE(fast__1)
# Loading unisims_ver.DSP48E1(fast__3)
# Loading work.cordic_2(fast)
# Loading work.cordic_2_cordic_v6_0_14(fast)
# Loading unisims_ver.LUT2(fast__7)
# Loading unisims_ver.LUT4(fast__31)
# Loading unisims_ver.LUT4(fast__32)
# Loading work.cordic_1(fast)
# Loading work.cordic_1_cordic_v6_0_14(fast)
# Loading work.c_addsub_1(fast)
# Loading work.c_addsub_1_c_addsub_v12_0_12(fast)
# Loading work.ila_get_angle(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (23) does not match connection size (22) for port 'add_result'. The port definition is at: ../../../../NCSSK.srcs/sources_1/new/get_angle.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /tb_NCSSK/NCSSK_top_inst/get_angle_inst File: ../../../../NCSSK.srcs/sources_1/new/NCSSK_top.v Line: 163
run -all
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_NCSSK.NCSSK_top_inst.clock_dist_inst.inst.mmcm_adv_inst 
# WARNING in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst at time              6070000 ns: 
# Reading from out-of-range address. Max address in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst is        1023
# WARNING in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst at time             55570000 ns: 
# Reading from out-of-range address. Max address in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst is        1023
# Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_NCSSK.NCSSK_top_inst.clock_dist_inst.inst.mmcm_adv_inst 
# WARNING in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst at time            106390000 ns: 
# Reading from out-of-range address. Max address in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst is        1023
# WARNING in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst at time            155750000 ns: 
# Reading from out-of-range address. Max address in tb_NCSSK.NCSSK_top_inst.read_signal_inst.read_signal_inst.inst is        1023
# ** Note: $stop    : ../../../../NCSSK.srcs/sim_1/new/tb_NCSSK.v(79)
#    Time: 200520 ns  Iteration: 0  Instance: /tb_NCSSK
# Break in Module tb_NCSSK at ../../../../NCSSK.srcs/sim_1/new/tb_NCSSK.v line 79
# End time: 15:59:26 on Nov 14,2020, Elapsed time: 0:49:07
# Errors: 0, Warnings: 1
