Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 17:30:22 2024
| Host         : NickAsusRogSrix running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1686)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (461)
5. checking no_input_delay (30)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1686)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[15]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/perimeter_reg[9]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/state_reg[0]/Q (HIGH)

 There are 158 register/latch pins with no clock driven by root clock pin: mnt_ccl_0/state_reg[1]/Q (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: mnt_ccl_1/state_reg[0]/Q (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: mnt_ccl_1/state_reg[1]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: my_ccl/fb1_mask/BRAM_reg_0/CASCADEOUTA (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: my_ccl/read_neighbor_wait_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: my_ccl/read_neighbor_wait_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: my_ccl/read_neighbor_wait_reg[2]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: my_ccl/read_signal_reg/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[0]_rep__0/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[1]_rep/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[1]_rep__0/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[1]_rep__1/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[2]/Q (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: my_ccl/state_reg[3]/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: my_ccl/valid_label_tl_reg_rep__0/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: my_ccl/valid_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (461)
--------------------------------------------------
 There are 461 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (30)
-------------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.527        0.000                      0                24664       -0.040       -0.058                      2                24664        0.538        0.000                       0                 10164  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        0.527        0.000                      0                24147       -0.040       -0.040                      1                24147        5.754        0.000                       0                  9885  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast         0.532        0.000                      0                  517       -0.018       -0.018                      1                  517        1.116        0.000                       0                   259  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        0.527ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.040ns,  Total Violation       -0.040ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 my_ccl/resolve_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_ccl/sum_y_table_reg[28][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 3.026ns (24.494%)  route 9.328ns (75.506%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT3=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.132ns = ( 11.336 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.634    -2.442    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, estimated)     1.532    -2.546    my_ccl/clk_pixel
    SLICE_X35Y76         FDRE                                         r  my_ccl/resolve_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDRE (Prop_fdre_C_Q)         0.456    -2.090 r  my_ccl/resolve_index_reg[1]/Q
                         net (fo=153, estimated)      1.010    -1.080    my_ccl/resolve_index_reg_n_2_[1]
    SLICE_X39Y76         LUT6 (Prop_lut6_I2_O)        0.124    -0.956 r  my_ccl/areas[63][15]_i_26/O
                         net (fo=1, estimated)        0.523    -0.433    my_ccl/areas[63][15]_i_26_n_2
    SLICE_X38Y76         LUT6 (Prop_lut6_I0_O)        0.124    -0.309 f  my_ccl/areas[63][15]_i_10/O
                         net (fo=1, estimated)        0.759     0.450    my_ccl/areas[63][15]_i_10_n_2
    SLICE_X35Y79         LUT6 (Prop_lut6_I4_O)        0.124     0.574 f  my_ccl/areas[63][15]_i_3/O
                         net (fo=128, estimated)      0.371     0.945    my_ccl/areas[63][15]_i_3_n_2
    SLICE_X35Y79         LUT1 (Prop_lut1_I0_O)        0.124     1.069 r  my_ccl/x_sums[63][23]_i_41/O
                         net (fo=128, estimated)      1.089     2.158    my_ccl/x_sums[63][23]_i_41_n_2
    SLICE_X31Y63         MUXF7 (Prop_muxf7_S_O)       0.296     2.454 r  my_ccl/y_sums_reg[63][4]_i_6/O
                         net (fo=1, routed)           0.000     2.454    my_ccl/y_sums_reg[63][4]_i_6_n_2
    SLICE_X31Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     2.558 r  my_ccl/y_sums_reg[63][4]_i_2/O
                         net (fo=1, estimated)        0.840     3.398    my_ccl/y_sums_reg[63][4]_i_2_n_2
    SLICE_X31Y70         LUT6 (Prop_lut6_I1_O)        0.316     3.714 r  my_ccl/y_sums[63][4]_i_1/O
                         net (fo=65, estimated)       1.445     5.159    my_ccl/sum_y_table[4]
    SLICE_X15Y76         LUT3 (Prop_lut3_I2_O)        0.154     5.313 r  my_ccl/sum_y_table[62][7]_i_22/O
                         net (fo=1, estimated)        0.584     5.897    my_ccl/sum_y_table[62][7]_i_22_n_2
    SLICE_X15Y80         LUT6 (Prop_lut6_I5_O)        0.327     6.224 r  my_ccl/sum_y_table[62][7]_i_10/O
                         net (fo=1, routed)           0.000     6.224    my_ccl/sum_y_table[62][7]_i_10_n_2
    SLICE_X15Y80         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.771 r  my_ccl/sum_y_table_reg[62][7]_i_2/O[2]
                         net (fo=1, estimated)        1.316     8.087    my_ccl/p_5_out[6]
    SLICE_X32Y79         LUT3 (Prop_lut3_I0_O)        0.330     8.417 r  my_ccl/sum_y_table[62][6]_i_1/O
                         net (fo=64, estimated)       1.391     9.808    my_ccl/sum_y_table[62][6]_i_1_n_2
    SLICE_X51Y67         FDRE                                         r  my_ccl/sum_y_table_reg[28][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.517    11.424    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, estimated)     1.430    11.336    my_ccl/clk_pixel
    SLICE_X51Y67         FDRE                                         r  my_ccl/sum_y_table_reg[28][6]/C
                         clock pessimism             -0.507    10.828    
                         clock uncertainty           -0.210    10.619    
    SLICE_X51Y67         FDRE (Setup_fdre_C_D)       -0.283    10.336    my_ccl/sum_y_table_reg[28][6]
  -------------------------------------------------------------------
                         required time                         10.336    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  0.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.040ns  (arrival time - required time)
  Source:                 my_ccl/div_x/quotient_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_ccl/div_x/quotient_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.304%)  route 0.151ns (51.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.595    -0.506    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, estimated)     0.553    -0.548    my_ccl/div_x/clk_pixel
    SLICE_X35Y22         FDRE                                         r  my_ccl/div_x/quotient_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  my_ccl/div_x/quotient_reg[0]/Q
                         net (fo=2, estimated)        0.151    -0.256    my_ccl/div_x/quotient_reg[0]
    SLICE_X36Y22         FDRE                                         r  my_ccl/div_x/quotient_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.864    -0.293    wizard_hdmi/sysclk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=9916, estimated)     0.820    -0.338    my_ccl/div_x/clk_pixel
    SLICE_X36Y22         FDRE                                         r  my_ccl/div_x/quotient_out_reg[0]/C
                         clock pessimism              0.052    -0.286    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.070    -0.216    my_ccl/div_x/quotient_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                 -0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X1Y17      divisor_0/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y22     classifier_0/hcount_in_ps10_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X42Y22     classifier_0/hcount_in_ps10_reg[2][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y7    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.018ns,  Total Violation       -0.018ns
PW    :            0  Failing Endpoints,  Worst Slack        1.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 cam_pclk_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mod/pixel_vcount_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.580ns (15.761%)  route 3.100ns (84.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.056ns = ( 2.944 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.506ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=257, estimated)      1.805    -2.271    clk_camera
    SLICE_X3Y109         FDRE                                         r  cam_pclk_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDRE (Prop_fdre_C_Q)         0.456    -1.815 r  cam_pclk_buf_reg[0]/Q
                         net (fo=8, estimated)        0.741    -1.074    mod/pclk_prev_reg_0
    SLICE_X2Y105         LUT4 (Prop_lut4_I2_O)        0.124    -0.950 r  mod/pixel_vcount_out[9]_i_1/O
                         net (fo=10, estimated)       2.359     1.409    mod/pixel_vcount_out[9]_i_1_n_2
    SLICE_X3Y56          FDRE                                         r  mod/pixel_vcount_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=257, estimated)      1.505     2.944    mod/clk_camera
    SLICE_X3Y56          FDRE                                         r  mod/pixel_vcount_out_reg[3]/C
                         clock pessimism             -0.506     2.437    
                         clock uncertainty           -0.067     2.371    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429     1.942    mod/pixel_vcount_out_reg[3]
  -------------------------------------------------------------------
                         required time                          1.942    
                         arrival time                          -1.409    
  -------------------------------------------------------------------
                         slack                                  0.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 addra_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            frame_buffer/BRAM_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.844%)  route 0.316ns (69.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout3_buf/O
                         net (fo=257, estimated)      0.588    -0.513    clk_camera
    SLICE_X5Y54          FDRE                                         r  addra_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  addra_reg[6]/Q
                         net (fo=2, estimated)        0.316    -0.056    frame_buffer/Q[6]
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer/BRAM_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout3_buf/O
                         net (fo=257, estimated)      0.880    -0.277    frame_buffer/clk_camera
    RAMB36_X0Y9          RAMB36E1                                     r  frame_buffer/BRAM_reg_1/CLKARDCLK
                         clock pessimism              0.056    -0.221    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.038    frame_buffer/BRAM_reg_1
  -------------------------------------------------------------------
                         required time                          0.038    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                 -0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     DSP48E1/CLK        n/a            3.884         5.000       1.116      DSP48_X0Y48     rgbtoycrcb_m/crb_reg/CLK
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X2Y60     camera_hcount_buff_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         2.500       1.520      SLICE_X2Y60     camera_hcount_buff_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y8   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



