Analysis & Synthesis report for rc4
Sun Jun 16 18:08:29 2024
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 16. Source assignments for s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1
 17. Source assignments for message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1
 18. Source assignments for message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1
 19. Source assignments for decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1
 20. Source assignments for decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1
 21. Source assignments for sld_signaltap:FSM3
 22. Parameter Settings for User Entity Instance: s_memory:s_memory_inst|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: s_memory:s_memory_inst_2|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: message:encrypted_message|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: message:encrypted_message_2|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: decrypted_message:write_decrypted_message|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:FSM3
 29. Parameter Settings for Inferred Entity Instance: mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0
 30. Parameter Settings for Inferred Entity Instance: mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "rc4_brute_force:rc4_brute_force_inst_2"
 33. Port Connectivity Checks: "rc4_brute_force:rc4_brute_force_inst"
 34. Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst6"
 35. Port Connectivity Checks: "mem_decrypt:get_decrypted_message_2"
 36. Port Connectivity Checks: "mem_decrypt:get_decrypted_message"
 37. Port Connectivity Checks: "mem_shuffle:memory_shuffle_inst_2"
 38. Port Connectivity Checks: "mem_shuffle:memory_shuffle_inst"
 39. Port Connectivity Checks: "memory_handler:memory_block_router_2"
 40. Port Connectivity Checks: "memory_handler:memory_block_router"
 41. Port Connectivity Checks: "decrypted_message:write_decrypted_message_2"
 42. Port Connectivity Checks: "decrypted_message:write_decrypted_message"
 43. SignalTap II Logic Analyzer Settings
 44. In-System Memory Content Editor Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "FSM3"
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 16 18:08:29 2024       ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                   ; rc4                                         ;
; Top-level Entity Name           ; ksa                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 2368                                        ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,627,136                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; ksa                ; rc4                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Extract Verilog State Machines                                                  ; Off                ; On                 ;
; Extract VHDL State Machines                                                     ; Off                ; On                 ;
; Iteration limit for non-constant Verilog loops                                  ; 5000               ; 250                ;
; Auto ROM Replacement                                                            ; Off                ; On                 ;
; Auto RAM Replacement                                                            ; Off                ; On                 ;
; Synchronization Register Chain Length                                           ; 2                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Off                ; Normal compilation ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+------+------------------------------------------+
; Name ; Setting                                  ;
+------+------------------------------------------+
;      ; RESTRUCTURE                              ;
+------+------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                            ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+
; mem_init.v                                                         ; yes             ; User Verilog HDL File                        ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v                                                         ;             ;
; ksa.v                                                              ; yes             ; User Verilog HDL File                        ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v                                                              ;             ;
; s_memory.v                                                         ; yes             ; User Wizard-Generated File                   ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v                                                         ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;             ;
; aglobal161.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                   ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                       ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                       ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;             ;
; db/altsyncram_2d32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf                                             ;             ;
; db/altsyncram_dsp2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_dsp2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                    ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;             ;
; message.v                                                          ; yes             ; Auto-Found Wizard-Generated File             ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v                                                          ;             ;
; db/altsyncram_8it1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf                                             ;             ;
; db/altsyncram_31v2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_31v2.tdf                                             ;             ;
; ../message.mif                                                     ; yes             ; Auto-Found Memory Initialization File        ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.mif                                                        ;             ;
; decrypted_message.v                                                ; yes             ; Auto-Found Wizard-Generated File             ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v                                                ;             ;
; db/altsyncram_0h32.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf                                             ;             ;
; db/altsyncram_nop2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_nop2.tdf                                             ;             ;
; memory_handler.sv                                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv                                                  ;             ;
; mem_shuffle.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v                                                      ;             ;
; mem_decrypt.sv                                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv                                                     ;             ;
; sevensegmentdisplaydecoder.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/sevensegmentdisplaydecoder.v                                       ;             ;
; rc4_brute_force.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v                                                  ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffeea.inc                                                       ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;             ;
; db/altsyncram_53i4.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_53i4.tdf                                             ;             ;
; db/decode_5la.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_5la.tdf                                                  ;             ;
; db/mux_fhb.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_fhb.tdf                                                     ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.tdf                                                     ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.inc                                                   ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/muxlut.inc                                                       ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/bypassff.inc                                                     ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift.inc                                                     ;             ;
; db/mux_jlc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_jlc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/declut.inc                                                       ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cmpconst.inc                                                     ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;             ;
; db/cntr_f9i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_f9i.tdf                                                    ;             ;
; db/cmpr_f9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_f9c.tdf                                                    ;             ;
; db/cntr_t3j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_t3j.tdf                                                    ;             ;
; db/cntr_69i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_69i.tdf                                                    ;             ;
; db/cmpr_d9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_d9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_99c.tdf                                                    ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_hub.vhd                                                      ; altera_sld  ;
; db/ip/sld73f98f60/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;             ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                   ;             ;
; abs_divider.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/abs_divider.inc                                                  ;             ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                              ;             ;
; db/lpm_divide_62m.tdf                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/lpm_divide_62m.tdf                                              ;             ;
; db/sign_div_unsign_9kh.tdf                                         ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/sign_div_unsign_9kh.tdf                                         ;             ;
; db/alt_u_div_ose.tdf                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/alt_u_div_ose.tdf                                               ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1466           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1470           ;
;     -- 7 input functions                    ; 107            ;
;     -- 6 input functions                    ; 316            ;
;     -- 5 input functions                    ; 348            ;
;     -- 4 input functions                    ; 214            ;
;     -- <=3 input functions                  ; 485            ;
;                                             ;                ;
; Dedicated logic registers                   ; 2368           ;
;                                             ;                ;
; I/O pins                                    ; 67             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1627136        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1575           ;
; Total fan-out                               ; 21098          ;
; Average fan-out                             ; 4.99           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |ksa                                                                                                                                    ; 1470 (5)            ; 2368 (0)                  ; 1627136           ; 0          ; 67   ; 0            ; |ksa                                                                                                                                                                                                                                                                                                                                            ; ksa                               ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1|                                                                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2|                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3|                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4|                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5|                                                                        ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst6|                                                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst6                                                                                                                                                                                                                                                                                ; SevenSegmentDisplayDecoder        ; work         ;
;    |decrypted_message:write_decrypted_message_2|                                                                                        ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2                                                                                                                                                                                                                                                                                                ; decrypted_message                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_0h32:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated                                                                                                                                                                                                                                 ; altsyncram_0h32                   ; work         ;
;             |altsyncram_nop2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                                     ; altsyncram_nop2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |decrypted_message:write_decrypted_message|                                                                                          ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message                                                                                                                                                                                                                                                                                                  ; decrypted_message                 ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_0h32:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated                                                                                                                                                                                                                                   ; altsyncram_0h32                   ; work         ;
;             |altsyncram_nop2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1                                                                                                                                                                                                       ; altsyncram_nop2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |mem_decrypt:get_decrypted_message_2|                                                                                                ; 110 (110)           ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_decrypt:get_decrypted_message_2                                                                                                                                                                                                                                                                                                        ; mem_decrypt                       ; work         ;
;    |mem_decrypt:get_decrypted_message|                                                                                                  ; 110 (110)           ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_decrypt:get_decrypted_message                                                                                                                                                                                                                                                                                                          ; mem_decrypt                       ; work         ;
;    |mem_shuffle:memory_shuffle_inst_2|                                                                                                  ; 81 (42)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst_2                                                                                                                                                                                                                                                                                                          ; mem_shuffle                       ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0                                                                                                                                                                                                                                                                                          ; lpm_divide                        ; work         ;
;          |lpm_divide_62m:auto_generated|                                                                                                ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                            ; lpm_divide_62m                    ; work         ;
;             |sign_div_unsign_9kh:divider|                                                                                               ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                ; sign_div_unsign_9kh               ; work         ;
;                |alt_u_div_ose:divider|                                                                                                  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                          ; alt_u_div_ose                     ; work         ;
;    |mem_shuffle:memory_shuffle_inst|                                                                                                    ; 81 (42)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst                                                                                                                                                                                                                                                                                                            ; mem_shuffle                       ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0                                                                                                                                                                                                                                                                                            ; lpm_divide                        ; work         ;
;          |lpm_divide_62m:auto_generated|                                                                                                ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                                                                                                                                                                                                                              ; lpm_divide_62m                    ; work         ;
;             |sign_div_unsign_9kh:divider|                                                                                               ; 39 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                                                                                                                                                                                                                                  ; sign_div_unsign_9kh               ; work         ;
;                |alt_u_div_ose:divider|                                                                                                  ; 39 (39)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider                                                                                                                                                                                                            ; alt_u_div_ose                     ; work         ;
;    |meme_init:meme_init_inst_2|                                                                                                         ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|meme_init:meme_init_inst_2                                                                                                                                                                                                                                                                                                                 ; meme_init                         ; work         ;
;    |meme_init:meme_init_inst|                                                                                                           ; 15 (15)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|meme_init:meme_init_inst                                                                                                                                                                                                                                                                                                                   ; meme_init                         ; work         ;
;    |memory_handler:memory_block_router_2|                                                                                               ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|memory_handler:memory_block_router_2                                                                                                                                                                                                                                                                                                       ; memory_handler                    ; work         ;
;    |memory_handler:memory_block_router|                                                                                                 ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|memory_handler:memory_block_router                                                                                                                                                                                                                                                                                                         ; memory_handler                    ; work         ;
;    |message:encrypted_message_2|                                                                                                        ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2                                                                                                                                                                                                                                                                                                                ; message                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                ; altsyncram                        ; work         ;
;          |altsyncram_8it1:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated                                                                                                                                                                                                                                                 ; altsyncram_8it1                   ; work         ;
;             |altsyncram_31v2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                                                     ; altsyncram_31v2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                       ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                    ; sld_rom_sr                        ; work         ;
;    |message:encrypted_message|                                                                                                          ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message                                                                                                                                                                                                                                                                                                                  ; message                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_8it1:auto_generated|                                                                                               ; 37 (0)              ; 32 (0)                    ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated                                                                                                                                                                                                                                                   ; altsyncram_8it1                   ; work         ;
;             |altsyncram_31v2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1                                                                                                                                                                                                                       ; altsyncram_31v2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 37 (20)             ; 32 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 17 (17)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |rc4_brute_force:rc4_brute_force_inst_2|                                                                                             ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_brute_force:rc4_brute_force_inst_2                                                                                                                                                                                                                                                                                                     ; rc4_brute_force                   ; work         ;
;    |rc4_brute_force:rc4_brute_force_inst|                                                                                               ; 26 (26)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|rc4_brute_force:rc4_brute_force_inst                                                                                                                                                                                                                                                                                                       ; rc4_brute_force                   ; work         ;
;    |s_memory:s_memory_inst_2|                                                                                                           ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2                                                                                                                                                                                                                                                                                                                   ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                   ; altsyncram                        ; work         ;
;          |altsyncram_2d32:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_2d32                   ; work         ;
;             |altsyncram_dsp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                                                        ; altsyncram_dsp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                          ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                       ; sld_rom_sr                        ; work         ;
;    |s_memory:s_memory_inst|                                                                                                             ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst                                                                                                                                                                                                                                                                                                                     ; s_memory                          ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;          |altsyncram_2d32:auto_generated|                                                                                               ; 41 (0)              ; 37 (0)                    ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_2d32                   ; work         ;
;             |altsyncram_dsp2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1                                                                                                                                                                                                                          ; altsyncram_dsp2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 41 (23)             ; 37 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                            ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                         ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 167 (1)             ; 209 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 166 (0)             ; 209 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 166 (0)             ; 209 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 166 (1)             ; 209 (11)                  ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 165 (0)             ; 198 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 165 (121)           ; 198 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 25 (25)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:FSM3|                                                                                                                 ; 475 (2)             ; 1597 (198)                ; 1622016           ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3                                                                                                                                                                                                                                                                                                                         ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 473 (0)             ; 1399 (0)                  ; 1622016           ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                   ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 473 (67)            ; 1399 (484)                ; 1622016           ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                            ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                             ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                         ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                               ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 2 (0)               ; 1 (0)                     ; 1622016           ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                            ; altsyncram                        ; work         ;
;                |altsyncram_53i4:auto_generated|                                                                                         ; 2 (0)               ; 1 (1)                     ; 1622016           ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_53i4:auto_generated                                                                                                                                                             ; altsyncram_53i4                   ; work         ;
;                   |decode_5la:decode2|                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_53i4:auto_generated|decode_5la:decode2                                                                                                                                          ; decode_5la                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                             ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                               ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                    ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 96 (96)             ; 79 (79)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                 ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 121 (1)             ; 511 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 99 (0)              ; 495 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                         ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 297 (297)                 ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                              ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 99 (0)              ; 198 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                          ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                    ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1                   ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                    ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 21 (21)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                  ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 144 (11)            ; 184 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                           ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 9 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                 ; lpm_counter                       ; work         ;
;                   |cntr_f9i:auto_generated|                                                                                             ; 9 (9)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_f9i:auto_generated                                                                         ; cntr_f9i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 14 (0)              ; 14 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                          ; lpm_counter                       ; work         ;
;                   |cntr_t3j:auto_generated|                                                                                             ; 14 (14)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_t3j:auto_generated                                                                                                  ; cntr_t3j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_69i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_69i:auto_generated                                                                                        ; cntr_69i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                   ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                           ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                          ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 99 (99)             ; 99 (99)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                           ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                        ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |ksa|sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; Name                                                                                                                                                                                      ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------+
; decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                         ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256     ; None           ;
; decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1|ALTSYNCRAM                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256     ; None           ;
; message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                                         ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256     ; ../message.mif ;
; message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1|ALTSYNCRAM                                                           ; M10K block ; True Dual Port   ; 32           ; 8            ; 32           ; 8            ; 256     ; ../message.mif ;
; s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                                            ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048    ; None           ;
; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1|ALTSYNCRAM                                                              ; M10K block ; True Dual Port   ; 256          ; 8            ; 256          ; 8            ; 2048    ; None           ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_53i4:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 16384        ; 99           ; 16384        ; 99           ; 1622016 ; None           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |ksa|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|s_memory:s_memory_inst                                                                                                                                                                                                                                              ; s_memory.v      ;
; Altera ; RAM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |ksa|s_memory:s_memory_inst_2                                                                                                                                                                                                                                            ; s_memory.v      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                                                                                                       ; Reason for Removal                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; meme_init:meme_init_inst_2|memory_sel[1]                                                                                                                            ; Stuck at GND due to stuck port data_in                      ;
; meme_init:meme_init_inst|memory_sel[1]                                                                                                                              ; Stuck at GND due to stuck port data_in                      ;
; mem_shuffle:memory_shuffle_inst|shuffle_mem_handler                                                                                                                 ; Merged with mem_shuffle:memory_shuffle_inst|memory_sel[0]   ;
; meme_init:meme_init_inst|memory_sel[0]                                                                                                                              ; Merged with meme_init:meme_init_inst|init_mem_handler       ;
; mem_shuffle:memory_shuffle_inst_2|shuffle_mem_handler                                                                                                               ; Merged with mem_shuffle:memory_shuffle_inst_2|memory_sel[0] ;
; meme_init:meme_init_inst_2|memory_sel[0]                                                                                                                            ; Merged with meme_init:meme_init_inst_2|init_mem_handler     ;
; mem_shuffle:memory_shuffle_inst|memory_sel[1]                                                                                                                       ; Stuck at GND due to stuck port data_in                      ;
; mem_shuffle:memory_shuffle_inst_2|memory_sel[1]                                                                                                                     ; Stuck at GND due to stuck port data_in                      ;
; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                      ; Stuck at GND due to stuck port data_in                      ;
; s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                    ; Stuck at GND due to stuck port data_in                      ;
; message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                   ; Stuck at GND due to stuck port data_in                      ;
; message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                 ; Stuck at GND due to stuck port data_in                      ;
; decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]   ; Stuck at GND due to stuck port data_in                      ;
; decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in                      ;
; Total Number of Removed Registers = 14                                                                                                                              ;                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2368  ;
; Number of registers using Synchronous Clear  ; 195   ;
; Number of registers using Synchronous Load   ; 364   ;
; Number of registers using Asynchronous Clear ; 932   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1168  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; meme_init:meme_init_inst|init_mem_handler                                                                                                                                                                                                                                                                                       ; 39      ;
; mem_shuffle:memory_shuffle_inst|state[3]                                                                                                                                                                                                                                                                                        ; 38      ;
; mem_shuffle:memory_shuffle_inst|state[2]                                                                                                                                                                                                                                                                                        ; 22      ;
; meme_init:meme_init_inst_2|init_mem_handler                                                                                                                                                                                                                                                                                     ; 39      ;
; mem_shuffle:memory_shuffle_inst_2|state[2]                                                                                                                                                                                                                                                                                      ; 22      ;
; mem_shuffle:memory_shuffle_inst_2|state[3]                                                                                                                                                                                                                                                                                      ; 38      ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                              ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13]                                                                                                                                                              ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14]                                                                                                                                                              ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                              ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                              ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                               ; 1       ;
; sld_signaltap:FSM3|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                               ; 1       ;
; Total number of inverted registers = 23                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[3] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message|data[5]                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message_2|data[7]                                                                                                                                                             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|data[7]                                                                                                                                                                 ;
; 16:1               ; 8 bits    ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|data[4]                                                                                                                                                               ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|state[0]                                                                                                                                                                ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|memory_sel[0]                                                                                                                                                           ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|j[0]                                                                                                                                                                    ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|state[0]                                                                                                                                                              ;
; 17:1               ; 2 bits    ; 22 LEs        ; 4 LEs                ; 18 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|memory_sel[0]                                                                                                                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|j[4]                                                                                                                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message|address[7]                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message_2|address[6]                                                                                                                                                          ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|i[0]                                                                                                                                                                    ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst|address[1]                                                                                                                                                              ;
; 11:1               ; 8 bits    ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|i[6]                                                                                                                                                                  ;
; 10:1               ; 8 bits    ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |ksa|mem_shuffle:memory_shuffle_inst_2|address[4]                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message|address[4]                                                                                                                                                            ;
; 7:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |ksa|mem_decrypt:get_decrypted_message_2|address[2]                                                                                                                                                          ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                           ;
; 26:1               ; 4 bits    ; 68 LEs        ; 40 LEs               ; 28 LEs                 ; Yes        ; |ksa|s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                         ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]        ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |ksa|decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|mem_shuffle:memory_shuffle_inst|Mux1                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ksa|mem_shuffle:memory_shuffle_inst|Mux6                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ksa|mem_shuffle:memory_shuffle_inst_2|Mux1                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ksa|mem_shuffle:memory_shuffle_inst_2|Mux4                                                                                                                                                                  ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router|address_d[3]                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router|address_m[4]                                                                                                                                                         ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router_2|data_d[3]                                                                                                                                                          ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router_2|address_m[1]                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router|output_data_decrypt[1]                                                                                                                                               ;
; 6:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router|address[4]                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router_2|output_data_decrypt[2]                                                                                                                                             ;
; 6:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |ksa|memory_handler:memory_block_router_2|address[4]                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                           ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                            ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                         ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                          ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Source assignments for sld_signaltap:FSM3 ;
+-----------------+-------+------+----------+
; Assignment      ; Value ; From ; To       ;
+-----------------+-------+------+----------+
; MESSAGE_DISABLE ; 13410 ; -    ; -        ;
+-----------------+-------+------+----------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:s_memory_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: s_memory:s_memory_inst_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                   ;
; WIDTH_A                            ; 8                    ; Signed Integer                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_2d32      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: message:encrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_8it1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: message:encrypted_message_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../message.mif       ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_8it1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decrypted_message:write_decrypted_message|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                             ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_0h32      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                      ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                      ;
; CBXI_PARAMETER                     ; altsyncram_0h32      ; Untyped                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:FSM3                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 99                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 99                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 16384                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 16384                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 325                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 99                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                   ;
+------------------------+----------------+--------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                ;
; LPM_WIDTHD             ; 2              ; Untyped                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                         ;
+------------------------+----------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: mem_shuffle:memory_shuffle_inst_2|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                                  ;
; LPM_WIDTHD             ; 2              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Name                                      ; Value                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                           ;
; Entity Instance                           ; s_memory:s_memory_inst|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; s_memory:s_memory_inst_2|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 256                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; message:encrypted_message|altsyncram:altsyncram_component                   ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; message:encrypted_message_2|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                         ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; decrypted_message:write_decrypted_message|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
; Entity Instance                           ; decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                 ;
;     -- WIDTH_A                            ; 8                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                ;
;     -- WIDTH_B                            ; 1                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_brute_force:rc4_brute_force_inst_2" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; init_val[21..1] ; Input ; Info     ; Stuck at GND                  ;
; init_val[0]     ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "rc4_brute_force:rc4_brute_force_inst" ;
+----------+-------+----------+------------------------------------+
; Port     ; Type  ; Severity ; Details                            ;
+----------+-------+----------+------------------------------------+
; init_val ; Input ; Info     ; Stuck at GND                       ;
+----------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst6"                                                                               ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; nIn  ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "nIn[3..2]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_decrypt:get_decrypted_message_2"                                                                                                                                                          ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iterations       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iterations[4..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_decrypt:get_decrypted_message"                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iterations       ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iterations[4..0] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_shuffle:memory_shuffle_inst_2"                                                                                                                                ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; secret_key[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; iterations         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iterations[9..8]" will be connected to GND. ;
; iterations         ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; out_j              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mem_shuffle:memory_shuffle_inst"                                                                                                                                  ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                             ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; secret_key[23..22] ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; iterations         ; Input  ; Warning  ; Input port expression (8 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "iterations[9..8]" will be connected to GND. ;
; iterations         ; Input  ; Info     ; Stuck at VCC                                                                                                                                        ;
; out_j              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                 ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_handler:memory_block_router_2"                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data_shuffle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "memory_handler:memory_block_router"                                                                ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; output_data_shuffle ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "decrypted_message:write_decrypted_message_2" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "decrypted_message:write_decrypted_message" ;
+------+--------+----------+--------------------------------------------+
; Port ; Type   ; Severity ; Details                                    ;
+------+--------+----------+--------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                     ;
+------+--------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                 ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; FSM3          ; 99                  ; 99               ; 16384        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+
; 0              ; S           ; 8     ; 256   ; Read/Write ; s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                      ;
; 1              ; S           ; 8     ; 256   ; Read/Write ; s_memory:s_memory_inst_2|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated                    ;
; 2              ; ENC         ; 8     ; 32    ; Read/Write ; message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated                   ;
; 3              ; ENC         ; 8     ; 32    ; Read/Write ; message:encrypted_message_2|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated                 ;
; 4              ; DEC         ; 8     ; 32    ; Read/Write ; decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated   ;
; 5              ; DEC         ; 8     ; 32    ; Read/Write ; decrypted_message:write_decrypted_message_2|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 562                         ;
;     CLR               ; 66                          ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 150                         ;
;     ENA CLR           ; 112                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 80                          ;
;     SCLR              ; 18                          ;
;     plain             ; 86                          ;
; arriav_lcell_comb     ; 834                         ;
;     arith             ; 190                         ;
;         0 data inputs ; 14                          ;
;         1 data inputs ; 116                         ;
;         2 data inputs ; 36                          ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 10                          ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 620                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 45                          ;
;         3 data inputs ; 42                          ;
;         4 data inputs ; 158                         ;
;         5 data inputs ; 174                         ;
;         6 data inputs ; 191                         ;
;     shared            ; 16                          ;
;         3 data inputs ; 16                          ;
; boundary_port         ; 328                         ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 12.10                       ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "FSM3"                                                                                                                                           ;
+-------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------+---------+
; Name                                            ; Type          ; Status    ; Partition Name     ; Netlist Type Used ; Actual Connection                                           ; Details ;
+-------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------+---------+
; CLOCK_50                                        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                    ; N/A     ;
; mem_decrypt:get_decrypted_message|address[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[0]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[0]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[0]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[1]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[1]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[1]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[2]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[2]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[2]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[3]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[3]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[3]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[4]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[4]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[4]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[5]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[5]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[5]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[6]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[6]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[6]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[7]                ; N/A     ;
; mem_decrypt:get_decrypted_message|address[7]    ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|address[7]                ; N/A     ;
; mem_decrypt:get_decrypted_message|clk           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                    ; N/A     ;
; mem_decrypt:get_decrypted_message|clk           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; CLOCK_50                                                    ; N/A     ;
; mem_decrypt:get_decrypted_message|data[0]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[0]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[0]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[0]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[1]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[1]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[1]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[1]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[2]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[2]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[2]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[2]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[3]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[3]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[3]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[3]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[4]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[4]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[4]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[4]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[5]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[5]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[5]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[5]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[6]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[6]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[6]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[6]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[7]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[7]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|data[7]       ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|data[7]                   ; N/A     ;
; mem_decrypt:get_decrypted_message|f[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|f[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|f[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|finish        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|finish                    ; N/A     ;
; mem_decrypt:get_decrypted_message|finish        ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|finish                    ; N/A     ;
; mem_decrypt:get_decrypted_message|i[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|i[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|i[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[6]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[6]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|j[7]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|j[7]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[0]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[0]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[1]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[1]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[2]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[2]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[3]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[3]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[4]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[4]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|k[5]          ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|k[5]                      ; N/A     ;
; mem_decrypt:get_decrypted_message|memory_sel[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|memory_sel[0]             ; N/A     ;
; mem_decrypt:get_decrypted_message|memory_sel[0] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|memory_sel[0]             ; N/A     ;
; mem_decrypt:get_decrypted_message|memory_sel[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|memory_sel[1]             ; N/A     ;
; mem_decrypt:get_decrypted_message|memory_sel[1] ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|memory_sel[1]             ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[0]~1 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[0]~1 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[1]~2 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[1]~2 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[2]~3 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[2]~3 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[3]~4 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[3]~4 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[4]~5 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[4]~5 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[5]~6 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[5]~6 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[6]~7 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[6]~7 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[7]~8 ; N/A     ;
; mem_decrypt:get_decrypted_message|q_data[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; memory_handler:memory_block_router|output_data_decrypt[7]~8 ; N/A     ;
; mem_decrypt:get_decrypted_message|reset         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; comb~0                                                      ; N/A     ;
; mem_decrypt:get_decrypted_message|reset         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; comb~0                                                      ; N/A     ;
; mem_decrypt:get_decrypted_message|result[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|result[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|result[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|start_sig     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_shuffle:memory_shuffle_inst|finish                      ; N/A     ;
; mem_decrypt:get_decrypted_message|start_sig     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_shuffle:memory_shuffle_inst|finish                      ; N/A     ;
; mem_decrypt:get_decrypted_message|state[0]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[0]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[0]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[0]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[1]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[1]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[1]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[1]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[2]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[2]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[2]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[2]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[3]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[3]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[3]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[3]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[4]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[4]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|state[4]      ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|state[4]                  ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_i[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_i[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_j[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_j[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[0]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[0]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[1]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[1]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[2]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[2]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[3]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[3]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[4]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[4]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[5]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[5]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[6]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[6]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|temp_k[7]     ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|temp_k[7]                 ; N/A     ;
; mem_decrypt:get_decrypted_message|valid         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|valid~1                   ; N/A     ;
; mem_decrypt:get_decrypted_message|valid         ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|valid~1                   ; N/A     ;
; mem_decrypt:get_decrypted_message|wen           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|wen                       ; N/A     ;
; mem_decrypt:get_decrypted_message|wen           ; pre-synthesis ; connected ; Top                ; post-synthesis    ; mem_decrypt:get_decrypted_message|wen                       ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|gnd                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~GND                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
; FSM3|vcc                                        ; post-fitting  ; connected ; sld_signaltap:FSM3 ; post-synthesis    ; sld_signaltap:FSM3|~VCC                                     ; N/A     ;
+-------------------------------------------------+---------------+-----------+--------------------+-------------------+-------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 16 18:07:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rc4 -c rc4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Warning (12019): Can't analyze file -- file memory_handler.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mem_init.v
    Info (12023): Found entity 1: meme_init File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ksa.v
    Info (12023): Found entity 1: ksa File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file s_memory.v
    Info (12023): Found entity 1: s_memory File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v Line: 40
Info (12127): Elaborating entity "ksa" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ksa.v(14): object "reset_n" assigned a value but never read File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 14
Warning (10034): Output port "LEDR[9..6]" at ksa.v(5) has no driver File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
Warning (10034): Output port "LEDR[3..1]" at ksa.v(5) has no driver File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
Info (12128): Elaborating entity "s_memory" for hierarchy "s_memory:s_memory_inst" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v Line: 86
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_inst|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v Line: 86
Info (12133): Instantiated megafunction "s_memory:s_memory_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/s_memory.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=S"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d32.tdf
    Info (12023): Found entity 1: altsyncram_2d32 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_2d32" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsp2.tdf
    Info (12023): Found entity 1: altsyncram_dsp2 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_dsp2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dsp2" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|altsyncram_dsp2:altsyncram1" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf Line: 38
Info (12133): Instantiated megafunction "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_2d32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1392508928"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "s_memory:s_memory_inst|altsyncram:altsyncram_component|altsyncram_2d32:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Warning (12125): Using design file message.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: message File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v Line: 40
Info (12128): Elaborating entity "message" for hierarchy "message:encrypted_message" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 47
Info (12128): Elaborating entity "altsyncram" for hierarchy "message:encrypted_message|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v Line: 82
Info (12130): Elaborated megafunction instantiation "message:encrypted_message|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v Line: 82
Info (12133): Instantiated megafunction "message:encrypted_message|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/message.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../message.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ENC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8it1.tdf
    Info (12023): Found entity 1: altsyncram_8it1 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8it1" for hierarchy "message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_31v2.tdf
    Info (12023): Found entity 1: altsyncram_31v2 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_31v2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_31v2" for hierarchy "message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|altsyncram_31v2:altsyncram1" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf Line: 36
Info (12133): Instantiated megafunction "message:encrypted_message|altsyncram:altsyncram_component|altsyncram_8it1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_8it1.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1162756864"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Warning (12125): Using design file decrypted_message.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: decrypted_message File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v Line: 40
Info (12128): Elaborating entity "decrypted_message" for hierarchy "decrypted_message:write_decrypted_message" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 66
Info (12128): Elaborating entity "altsyncram" for hierarchy "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v Line: 86
Info (12130): Elaborated megafunction instantiation "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v Line: 86
Info (12133): Instantiated megafunction "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/decrypted_message.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=DEC"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0h32.tdf
    Info (12023): Found entity 1: altsyncram_0h32 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0h32" for hierarchy "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nop2.tdf
    Info (12023): Found entity 1: altsyncram_nop2 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_nop2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_nop2" for hierarchy "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|altsyncram_nop2:altsyncram1" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf Line: 38
Info (12133): Instantiated megafunction "decrypted_message:write_decrypted_message|altsyncram:altsyncram_component|altsyncram_0h32:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_0h32.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1145389824"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Warning (12125): Using design file memory_handler.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memory_handler File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv Line: 1
Info (12128): Elaborating entity "memory_handler" for hierarchy "memory_handler:memory_block_router" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 111
Warning (10230): Verilog HDL assignment warning at memory_handler.sv(131): truncated value with size 8 to match size of target (5) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv Line: 131
Warning (10230): Verilog HDL assignment warning at memory_handler.sv(145): truncated value with size 8 to match size of target (5) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/memory_handler.sv Line: 145
Info (12128): Elaborating entity "meme_init" for hierarchy "meme_init:meme_init_inst" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 164
Warning (10230): Verilog HDL assignment warning at mem_init.v(33): truncated value with size 32 to match size of target (9) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v Line: 33
Warning (10230): Verilog HDL assignment warning at mem_init.v(45): truncated value with size 9 to match size of target (8) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v Line: 45
Warning (10230): Verilog HDL assignment warning at mem_init.v(46): truncated value with size 9 to match size of target (8) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_init.v Line: 46
Warning (12125): Using design file mem_shuffle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_shuffle File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 1
Info (12128): Elaborating entity "mem_shuffle" for hierarchy "mem_shuffle:memory_shuffle_inst" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 202
Warning (10230): Verilog HDL assignment warning at mem_shuffle.v(135): truncated value with size 32 to match size of target (8) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 135
Warning (12125): Using design file mem_decrypt.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mem_decrypt File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv Line: 1
Info (12128): Elaborating entity "mem_decrypt" for hierarchy "mem_decrypt:get_decrypted_message" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 248
Warning (10230): Verilog HDL assignment warning at mem_decrypt.sv(149): truncated value with size 32 to match size of target (8) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv Line: 149
Warning (10230): Verilog HDL assignment warning at mem_decrypt.sv(313): truncated value with size 32 to match size of target (6) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_decrypt.sv Line: 313
Warning (12125): Using design file sevensegmentdisplaydecoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplayDecoder File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/sevensegmentdisplaydecoder.v Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplayDecoder" for hierarchy "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 274
Warning (12125): Using design file rc4_brute_force.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: rc4_brute_force File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v Line: 1
Info (12128): Elaborating entity "rc4_brute_force" for hierarchy "rc4_brute_force:rc4_brute_force_inst" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 309
Warning (10230): Verilog HDL assignment warning at rc4_brute_force.v(37): truncated value with size 32 to match size of target (22) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v Line: 37
Warning (10240): Verilog HDL Always Construct warning at rc4_brute_force.v(19): inferring latch(es) for variable "counter", which holds its previous value in one or more paths through the always construct File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v Line: 19
Info (10041): Inferred latch for "counter[0]" at rc4_brute_force.v(19) File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/rc4_brute_force.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53i4.tdf
    Info (12023): Found entity 1: altsyncram_53i4 File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/altsyncram_53i4.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_fhb.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_jlc.tdf
    Info (12023): Found entity 1: mux_jlc File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/mux_jlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_f9i.tdf
    Info (12023): Found entity 1: cntr_f9i File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_f9i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_f9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t3j.tdf
    Info (12023): Found entity 1: cntr_t3j File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_t3j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf
    Info (12023): Found entity 1: cntr_69i File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_69i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "FSM3"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.06.16.18:08:13 Progress: Loading sld73f98f60/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 342
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/ip/sld73f98f60/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 2 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mem_shuffle:memory_shuffle_inst|Mod0" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 88
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "mem_shuffle:memory_shuffle_inst_2|Mod0" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 88
Info (12130): Elaborated megafunction instantiation "mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 88
Info (12133): Instantiated megafunction "mem_shuffle:memory_shuffle_inst|lpm_divide:Mod0" with the following parameter: File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/mem_shuffle.v Line: 88
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/lpm_divide_62m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/db/alt_u_div_ose.tdf Line: 23
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 5
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 12
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (144001): Generated suppressed messages file C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg
Info (35024): Successfully connected in-system debug instance "FSM3" to all 231 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (15752): Ignored 12 Virtual Pin logic option assignments
    Warning (15751): Ignored Virtual Pin assignment to "LCD_ON".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[3]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[1]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[7]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_EN".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[6]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RS".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[5]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[4]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[0]".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_RW".
    Warning (15751): Ignored Virtual Pin assignment to "LCD_DATA[2]".
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 3
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 3
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/ksa.v Line: 4
Info (21057): Implemented 3409 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 3091 logic cells
    Info (21064): Implemented 246 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings
    Info: Peak virtual memory: 5028 megabytes
    Info: Processing ended: Sun Jun 16 18:08:29 2024
    Info: Elapsed time: 00:00:36
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Paulo_Lin_86240645_Lab_4/Lab4_template_de1soc/rtl/output_files/rc4.map.smsg.


