# Reading pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/andre/LSD/LSD/P7/P1/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:17:03 on May 11,2022
# vcom -reportprogress 300 -93 -work work C:/Users/andre/LSD/LSD/P7/P1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 11:17:03 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.dec2_4en
# vsim work.dec2_4en 
# Start time: 11:17:08 on May 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en(behavioral)
run
add wave -position end  sim:/dec2_4en/outputs
add wave -position end  sim:/dec2_4en/inputs
add wave -position end  sim:/dec2_4en/enable
run
vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:19:59 on May 11,2022
# vcom -reportprogress 300 -work work C:/Users/andre/LSD/LSD/P7/P1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 11:19:59 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb
# End time: 11:20:13 on May 11,2022, Elapsed time: 0:03:05
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb 
# Start time: 11:20:13 on May 11,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
restart
run
run
restart
run
# End time: 11:34:47 on May 11,2022, Elapsed time: 0:14:34
# Errors: 0, Warnings: 0
