#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cdf1f022b0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001cdf1f87c10_0 .net "PC", 31 0, v000001cdf1f80740_0;  1 drivers
v000001cdf1f86770_0 .var "clk", 0 0;
v000001cdf1f878f0_0 .net "clkout", 0 0, L_000001cdf1f88bc0;  1 drivers
v000001cdf1f869f0_0 .net "cycles_consumed", 31 0, v000001cdf1f86270_0;  1 drivers
v000001cdf1f87710_0 .var "rst", 0 0;
S_000001cdf1ea4190 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001cdf1f022b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cdf1f20b70 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf1f20ba8 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf1f20be0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf1f20c18 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf1f20c50 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf1f20c88 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf1f20cc0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf1f20cf8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf1f20d30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf1f20d68 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf1f20da0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf1f20dd8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf1f20e10 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf1f20e48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf1f20e80 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf1f20eb8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf1f20ef0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf1f20f28 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf1f20f60 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf1f20f98 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf1f20fd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf1f21008 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf1f21040 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf1f21078 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf1f210b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf1f210e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001cdf1f88f40 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f887d0 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88760 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88840 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88450 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88fb0 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88290 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f888b0 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88bc0 .functor OR 1, v000001cdf1f86770_0, v000001cdf1f0a430_0, C4<0>, C4<0>;
L_000001cdf1f88370 .functor OR 1, L_000001cdf1fd15c0, L_000001cdf1fd3000, C4<0>, C4<0>;
L_000001cdf1f88680 .functor AND 1, L_000001cdf1fd2b00, L_000001cdf1fd2920, C4<1>, C4<1>;
L_000001cdf1f88140 .functor NOT 1, v000001cdf1f87710_0, C4<0>, C4<0>, C4<0>;
L_000001cdf1f88b50 .functor OR 1, L_000001cdf1fd2ec0, L_000001cdf1fd1200, C4<0>, C4<0>;
L_000001cdf1f88df0 .functor OR 1, L_000001cdf1f88b50, L_000001cdf1fd12a0, C4<0>, C4<0>;
L_000001cdf1f88920 .functor OR 1, L_000001cdf1fd1ca0, L_000001cdf1fe3540, C4<0>, C4<0>;
L_000001cdf1f883e0 .functor AND 1, L_000001cdf1fd1c00, L_000001cdf1f88920, C4<1>, C4<1>;
L_000001cdf1f88990 .functor OR 1, L_000001cdf1fe4ee0, L_000001cdf1fe3680, C4<0>, C4<0>;
L_000001cdf1f88220 .functor AND 1, L_000001cdf1fe5020, L_000001cdf1f88990, C4<1>, C4<1>;
L_000001cdf1f88a00 .functor NOT 1, L_000001cdf1f88bc0, C4<0>, C4<0>, C4<0>;
v000001cdf1f81640_0 .net "ALUOp", 3 0, v000001cdf1f09210_0;  1 drivers
v000001cdf1f81960_0 .net "ALUResult", 31 0, v000001cdf1f80ec0_0;  1 drivers
v000001cdf1f81aa0_0 .net "ALUSrc", 0 0, v000001cdf1f09c10_0;  1 drivers
v000001cdf1f83b50_0 .net "ALUin2", 31 0, L_000001cdf1fe4580;  1 drivers
v000001cdf1f83a10_0 .net "MemReadEn", 0 0, v000001cdf1f08c70_0;  1 drivers
v000001cdf1f82110_0 .net "MemWriteEn", 0 0, v000001cdf1f09b70_0;  1 drivers
v000001cdf1f831f0_0 .net "MemtoReg", 0 0, v000001cdf1f09850_0;  1 drivers
v000001cdf1f83470_0 .net "PC", 31 0, v000001cdf1f80740_0;  alias, 1 drivers
v000001cdf1f83ab0_0 .net "PCPlus1", 31 0, L_000001cdf1fd2060;  1 drivers
v000001cdf1f82930_0 .net "PCsrc", 0 0, v000001cdf1f80ba0_0;  1 drivers
v000001cdf1f82bb0_0 .net "RegDst", 0 0, v000001cdf1f09cb0_0;  1 drivers
v000001cdf1f83010_0 .net "RegWriteEn", 0 0, v000001cdf1f093f0_0;  1 drivers
v000001cdf1f829d0_0 .net "WriteRegister", 4 0, L_000001cdf1fd2560;  1 drivers
v000001cdf1f83510_0 .net *"_ivl_0", 0 0, L_000001cdf1f88f40;  1 drivers
L_000001cdf1f89150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82e30_0 .net/2u *"_ivl_10", 4 0, L_000001cdf1f89150;  1 drivers
L_000001cdf1f89540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f821b0_0 .net *"_ivl_101", 15 0, L_000001cdf1f89540;  1 drivers
v000001cdf1f83bf0_0 .net *"_ivl_102", 31 0, L_000001cdf1fd2100;  1 drivers
L_000001cdf1f89588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f835b0_0 .net *"_ivl_105", 25 0, L_000001cdf1f89588;  1 drivers
L_000001cdf1f895d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82d90_0 .net/2u *"_ivl_106", 31 0, L_000001cdf1f895d0;  1 drivers
v000001cdf1f82ed0_0 .net *"_ivl_108", 0 0, L_000001cdf1fd2b00;  1 drivers
L_000001cdf1f89618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f83650_0 .net/2u *"_ivl_110", 5 0, L_000001cdf1f89618;  1 drivers
v000001cdf1f82430_0 .net *"_ivl_112", 0 0, L_000001cdf1fd2920;  1 drivers
v000001cdf1f83c90_0 .net *"_ivl_115", 0 0, L_000001cdf1f88680;  1 drivers
v000001cdf1f830b0_0 .net *"_ivl_116", 47 0, L_000001cdf1fd2e20;  1 drivers
L_000001cdf1f89660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f83f10_0 .net *"_ivl_119", 15 0, L_000001cdf1f89660;  1 drivers
L_000001cdf1f89198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf1f83830_0 .net/2u *"_ivl_12", 5 0, L_000001cdf1f89198;  1 drivers
v000001cdf1f82250_0 .net *"_ivl_120", 47 0, L_000001cdf1fd1de0;  1 drivers
L_000001cdf1f896a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82f70_0 .net *"_ivl_123", 15 0, L_000001cdf1f896a8;  1 drivers
v000001cdf1f83150_0 .net *"_ivl_125", 0 0, L_000001cdf1fd2ba0;  1 drivers
v000001cdf1f83e70_0 .net *"_ivl_126", 31 0, L_000001cdf1fd17a0;  1 drivers
v000001cdf1f82b10_0 .net *"_ivl_128", 47 0, L_000001cdf1fd2c40;  1 drivers
v000001cdf1f83790_0 .net *"_ivl_130", 47 0, L_000001cdf1fd2380;  1 drivers
v000001cdf1f83330_0 .net *"_ivl_132", 47 0, L_000001cdf1fd1840;  1 drivers
v000001cdf1f82c50_0 .net *"_ivl_134", 47 0, L_000001cdf1fd1980;  1 drivers
v000001cdf1f82a70_0 .net *"_ivl_14", 0 0, L_000001cdf1f87cb0;  1 drivers
v000001cdf1f833d0_0 .net *"_ivl_140", 0 0, L_000001cdf1f88140;  1 drivers
L_000001cdf1f89738 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f83290_0 .net/2u *"_ivl_142", 31 0, L_000001cdf1f89738;  1 drivers
L_000001cdf1f89810 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cdf1f836f0_0 .net/2u *"_ivl_146", 5 0, L_000001cdf1f89810;  1 drivers
v000001cdf1f83d30_0 .net *"_ivl_148", 0 0, L_000001cdf1fd2ec0;  1 drivers
L_000001cdf1f89858 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cdf1f838d0_0 .net/2u *"_ivl_150", 5 0, L_000001cdf1f89858;  1 drivers
v000001cdf1f83970_0 .net *"_ivl_152", 0 0, L_000001cdf1fd1200;  1 drivers
v000001cdf1f83fb0_0 .net *"_ivl_155", 0 0, L_000001cdf1f88b50;  1 drivers
L_000001cdf1f898a0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cdf1f83dd0_0 .net/2u *"_ivl_156", 5 0, L_000001cdf1f898a0;  1 drivers
v000001cdf1f822f0_0 .net *"_ivl_158", 0 0, L_000001cdf1fd12a0;  1 drivers
L_000001cdf1f891e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82390_0 .net/2u *"_ivl_16", 4 0, L_000001cdf1f891e0;  1 drivers
v000001cdf1f824d0_0 .net *"_ivl_161", 0 0, L_000001cdf1f88df0;  1 drivers
L_000001cdf1f898e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82570_0 .net/2u *"_ivl_162", 15 0, L_000001cdf1f898e8;  1 drivers
v000001cdf1f82610_0 .net *"_ivl_164", 31 0, L_000001cdf1fd1340;  1 drivers
v000001cdf1f826b0_0 .net *"_ivl_167", 0 0, L_000001cdf1fd13e0;  1 drivers
v000001cdf1f827f0_0 .net *"_ivl_168", 15 0, L_000001cdf1fd2740;  1 drivers
v000001cdf1f82890_0 .net *"_ivl_170", 31 0, L_000001cdf1fd1a20;  1 drivers
v000001cdf1f82cf0_0 .net *"_ivl_174", 31 0, L_000001cdf1fd1b60;  1 drivers
L_000001cdf1f89930 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f82750_0 .net *"_ivl_177", 25 0, L_000001cdf1f89930;  1 drivers
L_000001cdf1f89978 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84580_0 .net/2u *"_ivl_178", 31 0, L_000001cdf1f89978;  1 drivers
v000001cdf1f85ac0_0 .net *"_ivl_180", 0 0, L_000001cdf1fd1c00;  1 drivers
L_000001cdf1f899c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f846c0_0 .net/2u *"_ivl_182", 5 0, L_000001cdf1f899c0;  1 drivers
v000001cdf1f85c00_0 .net *"_ivl_184", 0 0, L_000001cdf1fd1ca0;  1 drivers
L_000001cdf1f89a08 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85ca0_0 .net/2u *"_ivl_186", 5 0, L_000001cdf1f89a08;  1 drivers
v000001cdf1f85f20_0 .net *"_ivl_188", 0 0, L_000001cdf1fe3540;  1 drivers
v000001cdf1f84760_0 .net *"_ivl_19", 4 0, L_000001cdf1f87d50;  1 drivers
v000001cdf1f849e0_0 .net *"_ivl_191", 0 0, L_000001cdf1f88920;  1 drivers
v000001cdf1f850c0_0 .net *"_ivl_193", 0 0, L_000001cdf1f883e0;  1 drivers
L_000001cdf1f89a50 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85d40_0 .net/2u *"_ivl_194", 5 0, L_000001cdf1f89a50;  1 drivers
v000001cdf1f84300_0 .net *"_ivl_196", 0 0, L_000001cdf1fe4bc0;  1 drivers
L_000001cdf1f89a98 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84620_0 .net/2u *"_ivl_198", 31 0, L_000001cdf1f89a98;  1 drivers
L_000001cdf1f89108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84260_0 .net/2u *"_ivl_2", 5 0, L_000001cdf1f89108;  1 drivers
v000001cdf1f85b60_0 .net *"_ivl_20", 4 0, L_000001cdf1f87df0;  1 drivers
v000001cdf1f85de0_0 .net *"_ivl_200", 31 0, L_000001cdf1fe49e0;  1 drivers
v000001cdf1f85e80_0 .net *"_ivl_204", 31 0, L_000001cdf1fe41c0;  1 drivers
L_000001cdf1f89ae0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85fc0_0 .net *"_ivl_207", 25 0, L_000001cdf1f89ae0;  1 drivers
L_000001cdf1f89b28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f844e0_0 .net/2u *"_ivl_208", 31 0, L_000001cdf1f89b28;  1 drivers
v000001cdf1f84f80_0 .net *"_ivl_210", 0 0, L_000001cdf1fe5020;  1 drivers
L_000001cdf1f89b70 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84440_0 .net/2u *"_ivl_212", 5 0, L_000001cdf1f89b70;  1 drivers
v000001cdf1f85340_0 .net *"_ivl_214", 0 0, L_000001cdf1fe4ee0;  1 drivers
L_000001cdf1f89bb8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84120_0 .net/2u *"_ivl_216", 5 0, L_000001cdf1f89bb8;  1 drivers
v000001cdf1f857a0_0 .net *"_ivl_218", 0 0, L_000001cdf1fe3680;  1 drivers
v000001cdf1f841c0_0 .net *"_ivl_221", 0 0, L_000001cdf1f88990;  1 drivers
v000001cdf1f84e40_0 .net *"_ivl_223", 0 0, L_000001cdf1f88220;  1 drivers
L_000001cdf1f89c00 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf1f843a0_0 .net/2u *"_ivl_224", 5 0, L_000001cdf1f89c00;  1 drivers
v000001cdf1f85020_0 .net *"_ivl_226", 0 0, L_000001cdf1fe43a0;  1 drivers
v000001cdf1f85660_0 .net *"_ivl_228", 31 0, L_000001cdf1fe44e0;  1 drivers
v000001cdf1f84800_0 .net *"_ivl_24", 0 0, L_000001cdf1f88760;  1 drivers
L_000001cdf1f89228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84bc0_0 .net/2u *"_ivl_26", 4 0, L_000001cdf1f89228;  1 drivers
v000001cdf1f848a0_0 .net *"_ivl_29", 4 0, L_000001cdf1f87fd0;  1 drivers
v000001cdf1f853e0_0 .net *"_ivl_32", 0 0, L_000001cdf1f88840;  1 drivers
L_000001cdf1f89270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85160_0 .net/2u *"_ivl_34", 4 0, L_000001cdf1f89270;  1 drivers
v000001cdf1f85200_0 .net *"_ivl_37", 4 0, L_000001cdf1f861d0;  1 drivers
v000001cdf1f84940_0 .net *"_ivl_40", 0 0, L_000001cdf1f88450;  1 drivers
L_000001cdf1f892b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84a80_0 .net/2u *"_ivl_42", 15 0, L_000001cdf1f892b8;  1 drivers
v000001cdf1f852a0_0 .net *"_ivl_45", 15 0, L_000001cdf1fd1480;  1 drivers
v000001cdf1f85480_0 .net *"_ivl_48", 0 0, L_000001cdf1f88fb0;  1 drivers
v000001cdf1f84b20_0 .net *"_ivl_5", 5 0, L_000001cdf1f87e90;  1 drivers
L_000001cdf1f89300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85520_0 .net/2u *"_ivl_50", 36 0, L_000001cdf1f89300;  1 drivers
L_000001cdf1f89348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85a20_0 .net/2u *"_ivl_52", 31 0, L_000001cdf1f89348;  1 drivers
v000001cdf1f855c0_0 .net *"_ivl_55", 4 0, L_000001cdf1fd2ce0;  1 drivers
v000001cdf1f85700_0 .net *"_ivl_56", 36 0, L_000001cdf1fd1f20;  1 drivers
v000001cdf1f84c60_0 .net *"_ivl_58", 36 0, L_000001cdf1fd24c0;  1 drivers
v000001cdf1f84d00_0 .net *"_ivl_62", 0 0, L_000001cdf1f88290;  1 drivers
L_000001cdf1f89390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f84da0_0 .net/2u *"_ivl_64", 5 0, L_000001cdf1f89390;  1 drivers
v000001cdf1f84ee0_0 .net *"_ivl_67", 5 0, L_000001cdf1fd21a0;  1 drivers
v000001cdf1f85840_0 .net *"_ivl_70", 0 0, L_000001cdf1f888b0;  1 drivers
L_000001cdf1f893d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f858e0_0 .net/2u *"_ivl_72", 57 0, L_000001cdf1f893d8;  1 drivers
L_000001cdf1f89420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f85980_0 .net/2u *"_ivl_74", 31 0, L_000001cdf1f89420;  1 drivers
v000001cdf1f87350_0 .net *"_ivl_77", 25 0, L_000001cdf1fd1700;  1 drivers
v000001cdf1f87490_0 .net *"_ivl_78", 57 0, L_000001cdf1fd2f60;  1 drivers
v000001cdf1f86b30_0 .net *"_ivl_8", 0 0, L_000001cdf1f887d0;  1 drivers
v000001cdf1f87210_0 .net *"_ivl_80", 57 0, L_000001cdf1fd1fc0;  1 drivers
L_000001cdf1f89468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cdf1f86450_0 .net/2u *"_ivl_84", 31 0, L_000001cdf1f89468;  1 drivers
L_000001cdf1f894b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cdf1f87170_0 .net/2u *"_ivl_88", 5 0, L_000001cdf1f894b0;  1 drivers
v000001cdf1f86db0_0 .net *"_ivl_90", 0 0, L_000001cdf1fd15c0;  1 drivers
L_000001cdf1f894f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cdf1f87a30_0 .net/2u *"_ivl_92", 5 0, L_000001cdf1f894f8;  1 drivers
v000001cdf1f87ad0_0 .net *"_ivl_94", 0 0, L_000001cdf1fd3000;  1 drivers
v000001cdf1f868b0_0 .net *"_ivl_97", 0 0, L_000001cdf1f88370;  1 drivers
v000001cdf1f86310_0 .net *"_ivl_98", 47 0, L_000001cdf1fd2600;  1 drivers
v000001cdf1f86950_0 .net "adderResult", 31 0, L_000001cdf1fd29c0;  1 drivers
v000001cdf1f873f0_0 .net "address", 31 0, L_000001cdf1fd2880;  1 drivers
v000001cdf1f86e50_0 .net "clk", 0 0, L_000001cdf1f88bc0;  alias, 1 drivers
v000001cdf1f86270_0 .var "cycles_consumed", 31 0;
v000001cdf1f863b0_0 .net "extImm", 31 0, L_000001cdf1fd1ac0;  1 drivers
v000001cdf1f86c70_0 .net "funct", 5 0, L_000001cdf1fd1520;  1 drivers
v000001cdf1f864f0_0 .net "hlt", 0 0, v000001cdf1f0a430_0;  1 drivers
v000001cdf1f86d10_0 .net "imm", 15 0, L_000001cdf1fd27e0;  1 drivers
v000001cdf1f86ef0_0 .net "immediate", 31 0, L_000001cdf1fe4c60;  1 drivers
v000001cdf1f86bd0_0 .net "input_clk", 0 0, v000001cdf1f86770_0;  1 drivers
v000001cdf1f86590_0 .net "instruction", 31 0, L_000001cdf1fd2240;  1 drivers
v000001cdf1f86f90_0 .net "memoryReadData", 31 0, v000001cdf1f80ce0_0;  1 drivers
v000001cdf1f86630_0 .net "nextPC", 31 0, L_000001cdf1fd2a60;  1 drivers
v000001cdf1f87530_0 .net "opcode", 5 0, L_000001cdf1f870d0;  1 drivers
v000001cdf1f87b70_0 .net "rd", 4 0, L_000001cdf1f87f30;  1 drivers
v000001cdf1f87850_0 .net "readData1", 31 0, L_000001cdf1f885a0;  1 drivers
v000001cdf1f87030_0 .net "readData1_w", 31 0, L_000001cdf1fe4e40;  1 drivers
v000001cdf1f877b0_0 .net "readData2", 31 0, L_000001cdf1f881b0;  1 drivers
v000001cdf1f866d0_0 .net "rs", 4 0, L_000001cdf1f86130;  1 drivers
v000001cdf1f875d0_0 .net "rst", 0 0, v000001cdf1f87710_0;  1 drivers
v000001cdf1f87670_0 .net "rt", 4 0, L_000001cdf1fd1660;  1 drivers
v000001cdf1f872b0_0 .net "shamt", 31 0, L_000001cdf1fd1160;  1 drivers
v000001cdf1f86a90_0 .net "wire_instruction", 31 0, L_000001cdf1f88ae0;  1 drivers
v000001cdf1f86810_0 .net "writeData", 31 0, L_000001cdf1fe3c20;  1 drivers
v000001cdf1f87990_0 .net "zero", 0 0, L_000001cdf1fe3180;  1 drivers
L_000001cdf1f87e90 .part L_000001cdf1fd2240, 26, 6;
L_000001cdf1f870d0 .functor MUXZ 6, L_000001cdf1f87e90, L_000001cdf1f89108, L_000001cdf1f88f40, C4<>;
L_000001cdf1f87cb0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f89198;
L_000001cdf1f87d50 .part L_000001cdf1fd2240, 11, 5;
L_000001cdf1f87df0 .functor MUXZ 5, L_000001cdf1f87d50, L_000001cdf1f891e0, L_000001cdf1f87cb0, C4<>;
L_000001cdf1f87f30 .functor MUXZ 5, L_000001cdf1f87df0, L_000001cdf1f89150, L_000001cdf1f887d0, C4<>;
L_000001cdf1f87fd0 .part L_000001cdf1fd2240, 21, 5;
L_000001cdf1f86130 .functor MUXZ 5, L_000001cdf1f87fd0, L_000001cdf1f89228, L_000001cdf1f88760, C4<>;
L_000001cdf1f861d0 .part L_000001cdf1fd2240, 16, 5;
L_000001cdf1fd1660 .functor MUXZ 5, L_000001cdf1f861d0, L_000001cdf1f89270, L_000001cdf1f88840, C4<>;
L_000001cdf1fd1480 .part L_000001cdf1fd2240, 0, 16;
L_000001cdf1fd27e0 .functor MUXZ 16, L_000001cdf1fd1480, L_000001cdf1f892b8, L_000001cdf1f88450, C4<>;
L_000001cdf1fd2ce0 .part L_000001cdf1fd2240, 6, 5;
L_000001cdf1fd1f20 .concat [ 5 32 0 0], L_000001cdf1fd2ce0, L_000001cdf1f89348;
L_000001cdf1fd24c0 .functor MUXZ 37, L_000001cdf1fd1f20, L_000001cdf1f89300, L_000001cdf1f88fb0, C4<>;
L_000001cdf1fd1160 .part L_000001cdf1fd24c0, 0, 32;
L_000001cdf1fd21a0 .part L_000001cdf1fd2240, 0, 6;
L_000001cdf1fd1520 .functor MUXZ 6, L_000001cdf1fd21a0, L_000001cdf1f89390, L_000001cdf1f88290, C4<>;
L_000001cdf1fd1700 .part L_000001cdf1fd2240, 0, 26;
L_000001cdf1fd2f60 .concat [ 26 32 0 0], L_000001cdf1fd1700, L_000001cdf1f89420;
L_000001cdf1fd1fc0 .functor MUXZ 58, L_000001cdf1fd2f60, L_000001cdf1f893d8, L_000001cdf1f888b0, C4<>;
L_000001cdf1fd2880 .part L_000001cdf1fd1fc0, 0, 32;
L_000001cdf1fd2060 .arith/sum 32, v000001cdf1f80740_0, L_000001cdf1f89468;
L_000001cdf1fd15c0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f894b0;
L_000001cdf1fd3000 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f894f8;
L_000001cdf1fd2600 .concat [ 32 16 0 0], L_000001cdf1fd2880, L_000001cdf1f89540;
L_000001cdf1fd2100 .concat [ 6 26 0 0], L_000001cdf1f870d0, L_000001cdf1f89588;
L_000001cdf1fd2b00 .cmp/eq 32, L_000001cdf1fd2100, L_000001cdf1f895d0;
L_000001cdf1fd2920 .cmp/eq 6, L_000001cdf1fd1520, L_000001cdf1f89618;
L_000001cdf1fd2e20 .concat [ 32 16 0 0], L_000001cdf1f885a0, L_000001cdf1f89660;
L_000001cdf1fd1de0 .concat [ 32 16 0 0], v000001cdf1f80740_0, L_000001cdf1f896a8;
L_000001cdf1fd2ba0 .part L_000001cdf1fd27e0, 15, 1;
LS_000001cdf1fd17a0_0_0 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_4 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_8 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_12 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_16 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_20 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_24 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_0_28 .concat [ 1 1 1 1], L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0, L_000001cdf1fd2ba0;
LS_000001cdf1fd17a0_1_0 .concat [ 4 4 4 4], LS_000001cdf1fd17a0_0_0, LS_000001cdf1fd17a0_0_4, LS_000001cdf1fd17a0_0_8, LS_000001cdf1fd17a0_0_12;
LS_000001cdf1fd17a0_1_4 .concat [ 4 4 4 4], LS_000001cdf1fd17a0_0_16, LS_000001cdf1fd17a0_0_20, LS_000001cdf1fd17a0_0_24, LS_000001cdf1fd17a0_0_28;
L_000001cdf1fd17a0 .concat [ 16 16 0 0], LS_000001cdf1fd17a0_1_0, LS_000001cdf1fd17a0_1_4;
L_000001cdf1fd2c40 .concat [ 16 32 0 0], L_000001cdf1fd27e0, L_000001cdf1fd17a0;
L_000001cdf1fd2380 .arith/sum 48, L_000001cdf1fd1de0, L_000001cdf1fd2c40;
L_000001cdf1fd1840 .functor MUXZ 48, L_000001cdf1fd2380, L_000001cdf1fd2e20, L_000001cdf1f88680, C4<>;
L_000001cdf1fd1980 .functor MUXZ 48, L_000001cdf1fd1840, L_000001cdf1fd2600, L_000001cdf1f88370, C4<>;
L_000001cdf1fd29c0 .part L_000001cdf1fd1980, 0, 32;
L_000001cdf1fd2a60 .functor MUXZ 32, L_000001cdf1fd2060, L_000001cdf1fd29c0, v000001cdf1f80ba0_0, C4<>;
L_000001cdf1fd2240 .functor MUXZ 32, L_000001cdf1f88ae0, L_000001cdf1f89738, L_000001cdf1f88140, C4<>;
L_000001cdf1fd2ec0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f89810;
L_000001cdf1fd1200 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f89858;
L_000001cdf1fd12a0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f898a0;
L_000001cdf1fd1340 .concat [ 16 16 0 0], L_000001cdf1fd27e0, L_000001cdf1f898e8;
L_000001cdf1fd13e0 .part L_000001cdf1fd27e0, 15, 1;
LS_000001cdf1fd2740_0_0 .concat [ 1 1 1 1], L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0;
LS_000001cdf1fd2740_0_4 .concat [ 1 1 1 1], L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0;
LS_000001cdf1fd2740_0_8 .concat [ 1 1 1 1], L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0;
LS_000001cdf1fd2740_0_12 .concat [ 1 1 1 1], L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0, L_000001cdf1fd13e0;
L_000001cdf1fd2740 .concat [ 4 4 4 4], LS_000001cdf1fd2740_0_0, LS_000001cdf1fd2740_0_4, LS_000001cdf1fd2740_0_8, LS_000001cdf1fd2740_0_12;
L_000001cdf1fd1a20 .concat [ 16 16 0 0], L_000001cdf1fd27e0, L_000001cdf1fd2740;
L_000001cdf1fd1ac0 .functor MUXZ 32, L_000001cdf1fd1a20, L_000001cdf1fd1340, L_000001cdf1f88df0, C4<>;
L_000001cdf1fd1b60 .concat [ 6 26 0 0], L_000001cdf1f870d0, L_000001cdf1f89930;
L_000001cdf1fd1c00 .cmp/eq 32, L_000001cdf1fd1b60, L_000001cdf1f89978;
L_000001cdf1fd1ca0 .cmp/eq 6, L_000001cdf1fd1520, L_000001cdf1f899c0;
L_000001cdf1fe3540 .cmp/eq 6, L_000001cdf1fd1520, L_000001cdf1f89a08;
L_000001cdf1fe4bc0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f89a50;
L_000001cdf1fe49e0 .functor MUXZ 32, L_000001cdf1fd1ac0, L_000001cdf1f89a98, L_000001cdf1fe4bc0, C4<>;
L_000001cdf1fe4c60 .functor MUXZ 32, L_000001cdf1fe49e0, L_000001cdf1fd1160, L_000001cdf1f883e0, C4<>;
L_000001cdf1fe41c0 .concat [ 6 26 0 0], L_000001cdf1f870d0, L_000001cdf1f89ae0;
L_000001cdf1fe5020 .cmp/eq 32, L_000001cdf1fe41c0, L_000001cdf1f89b28;
L_000001cdf1fe4ee0 .cmp/eq 6, L_000001cdf1fd1520, L_000001cdf1f89b70;
L_000001cdf1fe3680 .cmp/eq 6, L_000001cdf1fd1520, L_000001cdf1f89bb8;
L_000001cdf1fe43a0 .cmp/eq 6, L_000001cdf1f870d0, L_000001cdf1f89c00;
L_000001cdf1fe44e0 .functor MUXZ 32, L_000001cdf1f885a0, v000001cdf1f80740_0, L_000001cdf1fe43a0, C4<>;
L_000001cdf1fe4e40 .functor MUXZ 32, L_000001cdf1fe44e0, L_000001cdf1f881b0, L_000001cdf1f88220, C4<>;
S_000001cdf1ea4320 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cdf1f13510 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cdf1f884c0 .functor NOT 1, v000001cdf1f09c10_0, C4<0>, C4<0>, C4<0>;
v000001cdf1f09170_0 .net *"_ivl_0", 0 0, L_000001cdf1f884c0;  1 drivers
v000001cdf1f08ef0_0 .net "in1", 31 0, L_000001cdf1f881b0;  alias, 1 drivers
v000001cdf1f0a070_0 .net "in2", 31 0, L_000001cdf1fe4c60;  alias, 1 drivers
v000001cdf1f0aa70_0 .net "out", 31 0, L_000001cdf1fe4580;  alias, 1 drivers
v000001cdf1f08bd0_0 .net "s", 0 0, v000001cdf1f09c10_0;  alias, 1 drivers
L_000001cdf1fe4580 .functor MUXZ 32, L_000001cdf1fe4c60, L_000001cdf1f881b0, L_000001cdf1f884c0, C4<>;
S_000001cdf1e529c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cdf1f391b0 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf1f391e8 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf1f39220 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf1f39258 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf1f39290 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf1f392c8 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf1f39300 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf1f39338 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf1f39370 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf1f393a8 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf1f393e0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf1f39418 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf1f39450 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf1f39488 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf1f394c0 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf1f394f8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf1f39530 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf1f39568 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf1f395a0 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf1f395d8 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf1f39610 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf1f39648 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf1f39680 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf1f396b8 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf1f396f0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf1f39728 .param/l "xori" 0 4 8, C4<001110>;
v000001cdf1f09210_0 .var "ALUOp", 3 0;
v000001cdf1f09c10_0 .var "ALUSrc", 0 0;
v000001cdf1f08c70_0 .var "MemReadEn", 0 0;
v000001cdf1f09b70_0 .var "MemWriteEn", 0 0;
v000001cdf1f09850_0 .var "MemtoReg", 0 0;
v000001cdf1f09cb0_0 .var "RegDst", 0 0;
v000001cdf1f093f0_0 .var "RegWriteEn", 0 0;
v000001cdf1f09490_0 .net "funct", 5 0, L_000001cdf1fd1520;  alias, 1 drivers
v000001cdf1f0a430_0 .var "hlt", 0 0;
v000001cdf1f0a390_0 .net "opcode", 5 0, L_000001cdf1f870d0;  alias, 1 drivers
v000001cdf1f09530_0 .net "rst", 0 0, v000001cdf1f87710_0;  alias, 1 drivers
E_000001cdf1f13750 .event anyedge, v000001cdf1f09530_0, v000001cdf1f0a390_0, v000001cdf1f09490_0;
S_000001cdf1e52b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cdf1f12e90 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cdf1f88ae0 .functor BUFZ 32, L_000001cdf1fd1e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cdf1f0a2f0_0 .net "Data_Out", 31 0, L_000001cdf1f88ae0;  alias, 1 drivers
v000001cdf1f09d50 .array "InstMem", 2047 0, 31 0;
v000001cdf1f09df0_0 .net *"_ivl_0", 31 0, L_000001cdf1fd1e80;  1 drivers
v000001cdf1f0a110_0 .net *"_ivl_3", 10 0, L_000001cdf1fd1d40;  1 drivers
v000001cdf1f098f0_0 .net *"_ivl_4", 12 0, L_000001cdf1fd18e0;  1 drivers
L_000001cdf1f896f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf1f09030_0 .net *"_ivl_7", 1 0, L_000001cdf1f896f0;  1 drivers
v000001cdf1f0a1b0_0 .net "addr", 31 0, v000001cdf1f80740_0;  alias, 1 drivers
v000001cdf1f0a6b0_0 .var/i "i", 31 0;
L_000001cdf1fd1e80 .array/port v000001cdf1f09d50, L_000001cdf1fd18e0;
L_000001cdf1fd1d40 .part v000001cdf1f80740_0, 0, 11;
L_000001cdf1fd18e0 .concat [ 11 2 0 0], L_000001cdf1fd1d40, L_000001cdf1f896f0;
S_000001cdf1ea2840 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cdf1f885a0 .functor BUFZ 32, L_000001cdf1fd22e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cdf1f881b0 .functor BUFZ 32, L_000001cdf1fd2d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cdf1f0a750_0 .net *"_ivl_0", 31 0, L_000001cdf1fd22e0;  1 drivers
v000001cdf1f0a7f0_0 .net *"_ivl_10", 6 0, L_000001cdf1fd26a0;  1 drivers
L_000001cdf1f897c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf1ee59e0_0 .net *"_ivl_13", 1 0, L_000001cdf1f897c8;  1 drivers
v000001cdf1ee6160_0 .net *"_ivl_2", 6 0, L_000001cdf1fd2420;  1 drivers
L_000001cdf1f89780 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cdf1f80a60_0 .net *"_ivl_5", 1 0, L_000001cdf1f89780;  1 drivers
v000001cdf1f810a0_0 .net *"_ivl_8", 31 0, L_000001cdf1fd2d80;  1 drivers
v000001cdf1f81140_0 .net "clk", 0 0, L_000001cdf1f88bc0;  alias, 1 drivers
v000001cdf1f81320_0 .var/i "i", 31 0;
v000001cdf1f80f60_0 .net "readData1", 31 0, L_000001cdf1f885a0;  alias, 1 drivers
v000001cdf1f81280_0 .net "readData2", 31 0, L_000001cdf1f881b0;  alias, 1 drivers
v000001cdf1f81500_0 .net "readRegister1", 4 0, L_000001cdf1f86130;  alias, 1 drivers
v000001cdf1f807e0_0 .net "readRegister2", 4 0, L_000001cdf1fd1660;  alias, 1 drivers
v000001cdf1f81d20 .array "registers", 31 0, 31 0;
v000001cdf1f81be0_0 .net "rst", 0 0, v000001cdf1f87710_0;  alias, 1 drivers
v000001cdf1f818c0_0 .net "we", 0 0, v000001cdf1f093f0_0;  alias, 1 drivers
v000001cdf1f80560_0 .net "writeData", 31 0, L_000001cdf1fe3c20;  alias, 1 drivers
v000001cdf1f80b00_0 .net "writeRegister", 4 0, L_000001cdf1fd2560;  alias, 1 drivers
E_000001cdf1f13950/0 .event negedge, v000001cdf1f09530_0;
E_000001cdf1f13950/1 .event posedge, v000001cdf1f81140_0;
E_000001cdf1f13950 .event/or E_000001cdf1f13950/0, E_000001cdf1f13950/1;
L_000001cdf1fd22e0 .array/port v000001cdf1f81d20, L_000001cdf1fd2420;
L_000001cdf1fd2420 .concat [ 5 2 0 0], L_000001cdf1f86130, L_000001cdf1f89780;
L_000001cdf1fd2d80 .array/port v000001cdf1f81d20, L_000001cdf1fd26a0;
L_000001cdf1fd26a0 .concat [ 5 2 0 0], L_000001cdf1fd1660, L_000001cdf1f897c8;
S_000001cdf1ea29d0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cdf1ea2840;
 .timescale 0 0;
v000001cdf1f0a570_0 .var/i "i", 31 0;
S_000001cdf1ed5eb0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cdf1f13090 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cdf1f89020 .functor NOT 1, v000001cdf1f09cb0_0, C4<0>, C4<0>, C4<0>;
v000001cdf1f80100_0 .net *"_ivl_0", 0 0, L_000001cdf1f89020;  1 drivers
v000001cdf1f81780_0 .net "in1", 4 0, L_000001cdf1fd1660;  alias, 1 drivers
v000001cdf1f801a0_0 .net "in2", 4 0, L_000001cdf1f87f30;  alias, 1 drivers
v000001cdf1f81c80_0 .net "out", 4 0, L_000001cdf1fd2560;  alias, 1 drivers
v000001cdf1f80e20_0 .net "s", 0 0, v000001cdf1f09cb0_0;  alias, 1 drivers
L_000001cdf1fd2560 .functor MUXZ 5, L_000001cdf1f87f30, L_000001cdf1fd1660, L_000001cdf1f89020, C4<>;
S_000001cdf1ed6040 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cdf1f131d0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cdf1f88ed0 .functor NOT 1, v000001cdf1f09850_0, C4<0>, C4<0>, C4<0>;
v000001cdf1f80600_0 .net *"_ivl_0", 0 0, L_000001cdf1f88ed0;  1 drivers
v000001cdf1f81dc0_0 .net "in1", 31 0, v000001cdf1f80ec0_0;  alias, 1 drivers
v000001cdf1f81b40_0 .net "in2", 31 0, v000001cdf1f80ce0_0;  alias, 1 drivers
v000001cdf1f809c0_0 .net "out", 31 0, L_000001cdf1fe3c20;  alias, 1 drivers
v000001cdf1f80420_0 .net "s", 0 0, v000001cdf1f09850_0;  alias, 1 drivers
L_000001cdf1fe3c20 .functor MUXZ 32, v000001cdf1f80ce0_0, v000001cdf1f80ec0_0, L_000001cdf1f88ed0, C4<>;
S_000001cdf1ec0690 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cdf1ec0820 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cdf1ec0858 .param/l "AND" 0 9 12, C4<0010>;
P_000001cdf1ec0890 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cdf1ec08c8 .param/l "OR" 0 9 12, C4<0011>;
P_000001cdf1ec0900 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cdf1ec0938 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cdf1ec0970 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cdf1ec09a8 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cdf1ec09e0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cdf1ec0a18 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cdf1ec0a50 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cdf1ec0a88 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cdf1f89c48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cdf1f81f00_0 .net/2u *"_ivl_0", 31 0, L_000001cdf1f89c48;  1 drivers
v000001cdf1f80d80_0 .net "opSel", 3 0, v000001cdf1f09210_0;  alias, 1 drivers
v000001cdf1f816e0_0 .net "operand1", 31 0, L_000001cdf1fe4e40;  alias, 1 drivers
v000001cdf1f81460_0 .net "operand2", 31 0, L_000001cdf1fe4580;  alias, 1 drivers
v000001cdf1f80ec0_0 .var "result", 31 0;
v000001cdf1f813c0_0 .net "zero", 0 0, L_000001cdf1fe3180;  alias, 1 drivers
E_000001cdf1f13550 .event anyedge, v000001cdf1f09210_0, v000001cdf1f816e0_0, v000001cdf1f0aa70_0;
L_000001cdf1fe3180 .cmp/eq 32, v000001cdf1f80ec0_0, L_000001cdf1f89c48;
S_000001cdf1e86ac0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cdf1f39770 .param/l "RType" 0 4 2, C4<000000>;
P_000001cdf1f397a8 .param/l "add" 0 4 5, C4<100000>;
P_000001cdf1f397e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cdf1f39818 .param/l "addu" 0 4 5, C4<100001>;
P_000001cdf1f39850 .param/l "and_" 0 4 5, C4<100100>;
P_000001cdf1f39888 .param/l "andi" 0 4 8, C4<001100>;
P_000001cdf1f398c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cdf1f398f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cdf1f39930 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cdf1f39968 .param/l "j" 0 4 12, C4<000010>;
P_000001cdf1f399a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cdf1f399d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cdf1f39a10 .param/l "lw" 0 4 8, C4<100011>;
P_000001cdf1f39a48 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cdf1f39a80 .param/l "or_" 0 4 5, C4<100101>;
P_000001cdf1f39ab8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cdf1f39af0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cdf1f39b28 .param/l "sll" 0 4 6, C4<000000>;
P_000001cdf1f39b60 .param/l "slt" 0 4 5, C4<101010>;
P_000001cdf1f39b98 .param/l "slti" 0 4 8, C4<101010>;
P_000001cdf1f39bd0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cdf1f39c08 .param/l "sub" 0 4 5, C4<100010>;
P_000001cdf1f39c40 .param/l "subu" 0 4 5, C4<100011>;
P_000001cdf1f39c78 .param/l "sw" 0 4 8, C4<101011>;
P_000001cdf1f39cb0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cdf1f39ce8 .param/l "xori" 0 4 8, C4<001110>;
v000001cdf1f80ba0_0 .var "PCsrc", 0 0;
v000001cdf1f804c0_0 .net "funct", 5 0, L_000001cdf1fd1520;  alias, 1 drivers
v000001cdf1f81e60_0 .net "opcode", 5 0, L_000001cdf1f870d0;  alias, 1 drivers
v000001cdf1f81fa0_0 .net "operand1", 31 0, L_000001cdf1f885a0;  alias, 1 drivers
v000001cdf1f80240_0 .net "operand2", 31 0, L_000001cdf1fe4580;  alias, 1 drivers
v000001cdf1f802e0_0 .net "rst", 0 0, v000001cdf1f87710_0;  alias, 1 drivers
E_000001cdf1f13290/0 .event anyedge, v000001cdf1f09530_0, v000001cdf1f0a390_0, v000001cdf1f80f60_0, v000001cdf1f0aa70_0;
E_000001cdf1f13290/1 .event anyedge, v000001cdf1f09490_0;
E_000001cdf1f13290 .event/or E_000001cdf1f13290/0, E_000001cdf1f13290/1;
S_000001cdf1f39d30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cdf1f81000 .array "DataMem", 2047 0, 31 0;
v000001cdf1f80c40_0 .net "address", 31 0, v000001cdf1f80ec0_0;  alias, 1 drivers
v000001cdf1f815a0_0 .net "clock", 0 0, L_000001cdf1f88a00;  1 drivers
v000001cdf1f81a00_0 .net "data", 31 0, L_000001cdf1f881b0;  alias, 1 drivers
v000001cdf1f80380_0 .var/i "i", 31 0;
v000001cdf1f80ce0_0 .var "q", 31 0;
v000001cdf1f811e0_0 .net "rden", 0 0, v000001cdf1f08c70_0;  alias, 1 drivers
v000001cdf1f81820_0 .net "wren", 0 0, v000001cdf1f09b70_0;  alias, 1 drivers
E_000001cdf1f14a10 .event posedge, v000001cdf1f815a0_0;
S_000001cdf1e86c50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cdf1ea4190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cdf1f13250 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cdf1f806a0_0 .net "PCin", 31 0, L_000001cdf1fd2a60;  alias, 1 drivers
v000001cdf1f80740_0 .var "PCout", 31 0;
v000001cdf1f80880_0 .net "clk", 0 0, L_000001cdf1f88bc0;  alias, 1 drivers
v000001cdf1f80920_0 .net "rst", 0 0, v000001cdf1f87710_0;  alias, 1 drivers
    .scope S_000001cdf1e86ac0;
T_0 ;
    %wait E_000001cdf1f13290;
    %load/vec4 v000001cdf1f802e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cdf1f80ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cdf1f81e60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cdf1f81fa0_0;
    %load/vec4 v000001cdf1f80240_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cdf1f81e60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cdf1f81fa0_0;
    %load/vec4 v000001cdf1f80240_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cdf1f81e60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cdf1f81e60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cdf1f81e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cdf1f804c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cdf1f80ba0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cdf1e86c50;
T_1 ;
    %wait E_000001cdf1f13950;
    %load/vec4 v000001cdf1f80920_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cdf1f80740_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cdf1f806a0_0;
    %assign/vec4 v000001cdf1f80740_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cdf1e52b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf1f0a6b0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cdf1f0a6b0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf1f0a6b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %load/vec4 v000001cdf1f0a6b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf1f0a6b0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537722900, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 22560, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 23111718, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 24608, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 25210918, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 2393374720, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 2395537408, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 17387562, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 289406982, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 16783392, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 18890784, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 6309920, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 2930245632, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 2932408320, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 562823169, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 26038314, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 356581364, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 23941162, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 356581359, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f09d50, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cdf1e529c0;
T_3 ;
    %wait E_000001cdf1f13750;
    %load/vec4 v000001cdf1f09530_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f0a430_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f09b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f09850_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cdf1f08c70_0, 0;
    %assign/vec4 v000001cdf1f09cb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cdf1f0a430_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cdf1f09210_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cdf1f09c10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf1f093f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf1f09b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf1f09850_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cdf1f08c70_0, 0, 1;
    %store/vec4 v000001cdf1f09cb0_0, 0, 1;
    %load/vec4 v000001cdf1f0a390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f0a430_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %load/vec4 v000001cdf1f09490_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cdf1f09cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f08c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f093f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09850_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cdf1f09c10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cdf1f09210_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cdf1ea2840;
T_4 ;
    %wait E_000001cdf1f13950;
    %fork t_1, S_000001cdf1ea29d0;
    %jmp t_0;
    .scope S_000001cdf1ea29d0;
t_1 ;
    %load/vec4 v000001cdf1f81be0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf1f0a570_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cdf1f0a570_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf1f0a570_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81d20, 0, 4;
    %load/vec4 v000001cdf1f0a570_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf1f0a570_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cdf1f818c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cdf1f80560_0;
    %load/vec4 v000001cdf1f80b00_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81d20, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81d20, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cdf1ea2840;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cdf1ea2840;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf1f81320_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cdf1f81320_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cdf1f81320_0;
    %ix/getv/s 4, v000001cdf1f81320_0;
    %load/vec4a v000001cdf1f81d20, 4;
    %ix/getv/s 4, v000001cdf1f81320_0;
    %load/vec4a v000001cdf1f81d20, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cdf1f81320_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf1f81320_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cdf1ec0690;
T_6 ;
    %wait E_000001cdf1f13550;
    %load/vec4 v000001cdf1f80d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %add;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %sub;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %and;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %or;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %xor;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %or;
    %inv;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cdf1f816e0_0;
    %load/vec4 v000001cdf1f81460_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cdf1f81460_0;
    %load/vec4 v000001cdf1f816e0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cdf1f816e0_0;
    %ix/getv 4, v000001cdf1f81460_0;
    %shiftl 4;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cdf1f816e0_0;
    %ix/getv 4, v000001cdf1f81460_0;
    %shiftr 4;
    %assign/vec4 v000001cdf1f80ec0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cdf1f39d30;
T_7 ;
    %wait E_000001cdf1f14a10;
    %load/vec4 v000001cdf1f811e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cdf1f80c40_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001cdf1f81000, 4;
    %assign/vec4 v000001cdf1f80ce0_0, 0;
T_7.0 ;
    %load/vec4 v000001cdf1f81820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cdf1f81a00_0;
    %ix/getv 3, v000001cdf1f80c40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cdf1f39d30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf1f80380_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cdf1f80380_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cdf1f80380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %load/vec4 v000001cdf1f80380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf1f80380_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 171, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 173, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 153, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 51, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 34, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %pushi/vec4 121, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cdf1f81000, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001cdf1f39d30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cdf1f80380_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cdf1f80380_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cdf1f80380_0;
    %load/vec4a v000001cdf1f81000, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cdf1f80380_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cdf1f80380_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cdf1f80380_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cdf1ea4190;
T_10 ;
    %wait E_000001cdf1f13950;
    %load/vec4 v000001cdf1f875d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cdf1f86270_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cdf1f86270_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cdf1f86270_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cdf1f022b0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf1f86770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf1f87710_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cdf1f022b0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cdf1f86770_0;
    %inv;
    %assign/vec4 v000001cdf1f86770_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cdf1f022b0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./SelectionSort/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cdf1f87710_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cdf1f87710_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001cdf1f869f0_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
