
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 4.14

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    0.30 ^ counter_reg[3]$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.30   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.14    0.14   library removal time
                                  0.14   data required time
-----------------------------------------------------------------------------
                                  0.14   data required time
                                 -0.30   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: enable (input port clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _15_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.02    0.13    0.15    0.35 ^ _15_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _04_ (net)
                  0.13    0.00    0.35 ^ _29_/A1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.03    0.09    0.44 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _03_ (net)
                  0.03    0.00    0.44 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    0.30 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.13    0.26    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.13    0.00    0.55 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.55   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  4.64   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.11    0.53    0.53 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.11    0.00    0.53 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.06    0.12    0.65 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.06    0.00    0.65 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.06    0.07    0.73 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.06    0.00    0.73 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.73   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  4.14   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input1/A (sky130_fd_sc_hd__clkbuf_1)
     2    0.01    0.09    0.10    0.30 ^ input1/X (sky130_fd_sc_hd__clkbuf_1)
                                         net2 (net)
                  0.09    0.00    0.30 ^ hold1/A (sky130_fd_sc_hd__clkdlybuf4s15_1)
     3    0.01    0.13    0.26    0.55 ^ hold1/X (sky130_fd_sc_hd__clkdlybuf4s15_1)
                                         net1 (net)
                  0.13    0.00    0.55 ^ counter_reg[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  0.55   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.19    5.19   library recovery time
                                  5.19   data required time
-----------------------------------------------------------------------------
                                  5.19   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  4.64   slack (MET)


Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
     4    0.01    0.11    0.53    0.53 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
                                         net7 (net)
                  0.11    0.00    0.53 ^ _17_/A (sky130_fd_sc_hd__or2_0)
     1    0.00    0.06    0.12    0.65 ^ _17_/X (sky130_fd_sc_hd__or2_0)
                                         _06_ (net)
                  0.06    0.00    0.65 ^ _19_/A3 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.06    0.07    0.73 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _00_ (net)
                  0.06    0.00    0.73 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.73   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.13    4.87   library setup time
                                  4.87   data required time
-----------------------------------------------------------------------------
                                  4.87   data required time
                                 -0.73   data arrival time
-----------------------------------------------------------------------------
                                  4.14   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.3317886590957642

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8879

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.06333035975694656

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.06592799723148346

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9606

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.53    0.53 ^ counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.12    0.65 ^ _17_/X (sky130_fd_sc_hd__or2_0)
   0.07    0.73 v _19_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.73 v counter_reg[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.73   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
  -0.13    4.87   library setup time
           4.87   data required time
---------------------------------------------------------
           4.87   data required time
          -0.73   data arrival time
---------------------------------------------------------
           4.14   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[3]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[3]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.36    0.36 v counter_reg[3]$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_1)
   0.10    0.46 ^ _28_/Y (sky130_fd_sc_hd__nor2_1)
   0.04    0.50 v _29_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    0.50 v counter_reg[3]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_1)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[3]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_1)
  -0.02   -0.02   library hold time
          -0.02   data required time
---------------------------------------------------------
          -0.02   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.52   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7275

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
4.1419

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
569.333333

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.94e-05   6.78e-06   4.22e-11   4.62e-05  76.0%
Combinational          8.92e-06   5.67e-06   5.21e-11   1.46e-05  24.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.84e-05   1.24e-05   9.43e-11   6.08e-05 100.0%
                          79.5%      20.5%       0.0%
