# Generated by Yosys 0.36 (git sha1 8f07a0d8404, clang 14.0.0-1ubuntu1.1 -fPIC -Os)
autoidx 1
attribute \STRUCTURAL_NETLIST "yes"
attribute \ECO_CHECKSUM "c90cfdf4"
attribute \hdlname "\\lut_loop"
attribute \top 1
attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:18.1-41.10"
module \lut_loop
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:21.9-21.11"
  wire input 1 \en
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:25.8-25.15"
  wire \en_IBUF
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:22.10-22.11"
  wire output 2 \q
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:27.8-27.14"
  wire \q_OBUF
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:29.8-31.21"
  cell \IBUF \en_IBUF_inst
    connect \I \en
    connect \O \en_IBUF
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:32.8-34.15"
  cell \OBUF \q_OBUF_inst
    connect \I \q_OBUF
    connect \O \q
  end
  attribute \module_not_derived 1
  attribute \src "simple-designs/lut_loop/outputs_vivado_xilinx_7/netlist.v:37.5-40.20"
  cell \LUT2 \q_OBUF_inst_i_1
    parameter \INIT 4'0111
    connect \I0 \en_IBUF
    connect \I1 \q_OBUF
    connect \O \q_OBUF
  end
end
