
008_Queues_n_Timers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007630  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001c0  08007800  08007800  00017800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079c0  080079c0  00020020  2**0
                  CONTENTS
  4 .ARM          00000008  080079c0  080079c0  000179c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079c8  080079c8  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079c8  080079c8  000179c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080079cc  080079cc  000179cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  080079d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012ea8  20000020  080079f0  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20012ec8  080079f0  00022ec8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020050  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015cda  00000000  00000000  00020093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000035ca  00000000  00000000  00035d6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001390  00000000  00000000  00039338  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f36  00000000  00000000  0003a6c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002490d  00000000  00000000  0003b5fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00017b65  00000000  00000000  0005ff0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000df8b3  00000000  00000000  00077a70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000517c  00000000  00000000  00157324  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0015c4a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000020 	.word	0x20000020
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080077e8 	.word	0x080077e8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000024 	.word	0x20000024
 800020c:	080077e8 	.word	0x080077e8

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_uldivmod>:
 8000234:	b953      	cbnz	r3, 800024c <__aeabi_uldivmod+0x18>
 8000236:	b94a      	cbnz	r2, 800024c <__aeabi_uldivmod+0x18>
 8000238:	2900      	cmp	r1, #0
 800023a:	bf08      	it	eq
 800023c:	2800      	cmpeq	r0, #0
 800023e:	bf1c      	itt	ne
 8000240:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000244:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000248:	f000 b970 	b.w	800052c <__aeabi_idiv0>
 800024c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000250:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000254:	f000 f806 	bl	8000264 <__udivmoddi4>
 8000258:	f8dd e004 	ldr.w	lr, [sp, #4]
 800025c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000260:	b004      	add	sp, #16
 8000262:	4770      	bx	lr

08000264 <__udivmoddi4>:
 8000264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000268:	9e08      	ldr	r6, [sp, #32]
 800026a:	460d      	mov	r5, r1
 800026c:	4604      	mov	r4, r0
 800026e:	460f      	mov	r7, r1
 8000270:	2b00      	cmp	r3, #0
 8000272:	d14a      	bne.n	800030a <__udivmoddi4+0xa6>
 8000274:	428a      	cmp	r2, r1
 8000276:	4694      	mov	ip, r2
 8000278:	d965      	bls.n	8000346 <__udivmoddi4+0xe2>
 800027a:	fab2 f382 	clz	r3, r2
 800027e:	b143      	cbz	r3, 8000292 <__udivmoddi4+0x2e>
 8000280:	fa02 fc03 	lsl.w	ip, r2, r3
 8000284:	f1c3 0220 	rsb	r2, r3, #32
 8000288:	409f      	lsls	r7, r3
 800028a:	fa20 f202 	lsr.w	r2, r0, r2
 800028e:	4317      	orrs	r7, r2
 8000290:	409c      	lsls	r4, r3
 8000292:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000296:	fa1f f58c 	uxth.w	r5, ip
 800029a:	fbb7 f1fe 	udiv	r1, r7, lr
 800029e:	0c22      	lsrs	r2, r4, #16
 80002a0:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002a8:	fb01 f005 	mul.w	r0, r1, r5
 80002ac:	4290      	cmp	r0, r2
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x62>
 80002b0:	eb1c 0202 	adds.w	r2, ip, r2
 80002b4:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 80002b8:	f080 811c 	bcs.w	80004f4 <__udivmoddi4+0x290>
 80002bc:	4290      	cmp	r0, r2
 80002be:	f240 8119 	bls.w	80004f4 <__udivmoddi4+0x290>
 80002c2:	3902      	subs	r1, #2
 80002c4:	4462      	add	r2, ip
 80002c6:	1a12      	subs	r2, r2, r0
 80002c8:	b2a4      	uxth	r4, r4
 80002ca:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ce:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d6:	fb00 f505 	mul.w	r5, r0, r5
 80002da:	42a5      	cmp	r5, r4
 80002dc:	d90a      	bls.n	80002f4 <__udivmoddi4+0x90>
 80002de:	eb1c 0404 	adds.w	r4, ip, r4
 80002e2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80002e6:	f080 8107 	bcs.w	80004f8 <__udivmoddi4+0x294>
 80002ea:	42a5      	cmp	r5, r4
 80002ec:	f240 8104 	bls.w	80004f8 <__udivmoddi4+0x294>
 80002f0:	4464      	add	r4, ip
 80002f2:	3802      	subs	r0, #2
 80002f4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f8:	1b64      	subs	r4, r4, r5
 80002fa:	2100      	movs	r1, #0
 80002fc:	b11e      	cbz	r6, 8000306 <__udivmoddi4+0xa2>
 80002fe:	40dc      	lsrs	r4, r3
 8000300:	2300      	movs	r3, #0
 8000302:	e9c6 4300 	strd	r4, r3, [r6]
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	428b      	cmp	r3, r1
 800030c:	d908      	bls.n	8000320 <__udivmoddi4+0xbc>
 800030e:	2e00      	cmp	r6, #0
 8000310:	f000 80ed 	beq.w	80004ee <__udivmoddi4+0x28a>
 8000314:	2100      	movs	r1, #0
 8000316:	e9c6 0500 	strd	r0, r5, [r6]
 800031a:	4608      	mov	r0, r1
 800031c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000320:	fab3 f183 	clz	r1, r3
 8000324:	2900      	cmp	r1, #0
 8000326:	d149      	bne.n	80003bc <__udivmoddi4+0x158>
 8000328:	42ab      	cmp	r3, r5
 800032a:	d302      	bcc.n	8000332 <__udivmoddi4+0xce>
 800032c:	4282      	cmp	r2, r0
 800032e:	f200 80f8 	bhi.w	8000522 <__udivmoddi4+0x2be>
 8000332:	1a84      	subs	r4, r0, r2
 8000334:	eb65 0203 	sbc.w	r2, r5, r3
 8000338:	2001      	movs	r0, #1
 800033a:	4617      	mov	r7, r2
 800033c:	2e00      	cmp	r6, #0
 800033e:	d0e2      	beq.n	8000306 <__udivmoddi4+0xa2>
 8000340:	e9c6 4700 	strd	r4, r7, [r6]
 8000344:	e7df      	b.n	8000306 <__udivmoddi4+0xa2>
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xe6>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f382 	clz	r3, r2
 800034e:	2b00      	cmp	r3, #0
 8000350:	f040 8090 	bne.w	8000474 <__udivmoddi4+0x210>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800035a:	fa1f fe8c 	uxth.w	lr, ip
 800035e:	2101      	movs	r1, #1
 8000360:	fbb2 f5f7 	udiv	r5, r2, r7
 8000364:	fb07 2015 	mls	r0, r7, r5, r2
 8000368:	0c22      	lsrs	r2, r4, #16
 800036a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800036e:	fb0e f005 	mul.w	r0, lr, r5
 8000372:	4290      	cmp	r0, r2
 8000374:	d908      	bls.n	8000388 <__udivmoddi4+0x124>
 8000376:	eb1c 0202 	adds.w	r2, ip, r2
 800037a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x122>
 8000380:	4290      	cmp	r0, r2
 8000382:	f200 80cb 	bhi.w	800051c <__udivmoddi4+0x2b8>
 8000386:	4645      	mov	r5, r8
 8000388:	1a12      	subs	r2, r2, r0
 800038a:	b2a4      	uxth	r4, r4
 800038c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000390:	fb07 2210 	mls	r2, r7, r0, r2
 8000394:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000398:	fb0e fe00 	mul.w	lr, lr, r0
 800039c:	45a6      	cmp	lr, r4
 800039e:	d908      	bls.n	80003b2 <__udivmoddi4+0x14e>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80003a8:	d202      	bcs.n	80003b0 <__udivmoddi4+0x14c>
 80003aa:	45a6      	cmp	lr, r4
 80003ac:	f200 80bb 	bhi.w	8000526 <__udivmoddi4+0x2c2>
 80003b0:	4610      	mov	r0, r2
 80003b2:	eba4 040e 	sub.w	r4, r4, lr
 80003b6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003ba:	e79f      	b.n	80002fc <__udivmoddi4+0x98>
 80003bc:	f1c1 0720 	rsb	r7, r1, #32
 80003c0:	408b      	lsls	r3, r1
 80003c2:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c6:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ca:	fa05 f401 	lsl.w	r4, r5, r1
 80003ce:	fa20 f307 	lsr.w	r3, r0, r7
 80003d2:	40fd      	lsrs	r5, r7
 80003d4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003d8:	4323      	orrs	r3, r4
 80003da:	fbb5 f8f9 	udiv	r8, r5, r9
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	fb09 5518 	mls	r5, r9, r8, r5
 80003e6:	0c1c      	lsrs	r4, r3, #16
 80003e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003ec:	fb08 f50e 	mul.w	r5, r8, lr
 80003f0:	42a5      	cmp	r5, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	fa00 f001 	lsl.w	r0, r0, r1
 80003fa:	d90b      	bls.n	8000414 <__udivmoddi4+0x1b0>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000404:	f080 8088 	bcs.w	8000518 <__udivmoddi4+0x2b4>
 8000408:	42a5      	cmp	r5, r4
 800040a:	f240 8085 	bls.w	8000518 <__udivmoddi4+0x2b4>
 800040e:	f1a8 0802 	sub.w	r8, r8, #2
 8000412:	4464      	add	r4, ip
 8000414:	1b64      	subs	r4, r4, r5
 8000416:	b29d      	uxth	r5, r3
 8000418:	fbb4 f3f9 	udiv	r3, r4, r9
 800041c:	fb09 4413 	mls	r4, r9, r3, r4
 8000420:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000424:	fb03 fe0e 	mul.w	lr, r3, lr
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x1da>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000434:	d26c      	bcs.n	8000510 <__udivmoddi4+0x2ac>
 8000436:	45a6      	cmp	lr, r4
 8000438:	d96a      	bls.n	8000510 <__udivmoddi4+0x2ac>
 800043a:	3b02      	subs	r3, #2
 800043c:	4464      	add	r4, ip
 800043e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000442:	fba3 9502 	umull	r9, r5, r3, r2
 8000446:	eba4 040e 	sub.w	r4, r4, lr
 800044a:	42ac      	cmp	r4, r5
 800044c:	46c8      	mov	r8, r9
 800044e:	46ae      	mov	lr, r5
 8000450:	d356      	bcc.n	8000500 <__udivmoddi4+0x29c>
 8000452:	d053      	beq.n	80004fc <__udivmoddi4+0x298>
 8000454:	b156      	cbz	r6, 800046c <__udivmoddi4+0x208>
 8000456:	ebb0 0208 	subs.w	r2, r0, r8
 800045a:	eb64 040e 	sbc.w	r4, r4, lr
 800045e:	fa04 f707 	lsl.w	r7, r4, r7
 8000462:	40ca      	lsrs	r2, r1
 8000464:	40cc      	lsrs	r4, r1
 8000466:	4317      	orrs	r7, r2
 8000468:	e9c6 7400 	strd	r7, r4, [r6]
 800046c:	4618      	mov	r0, r3
 800046e:	2100      	movs	r1, #0
 8000470:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000474:	f1c3 0120 	rsb	r1, r3, #32
 8000478:	fa02 fc03 	lsl.w	ip, r2, r3
 800047c:	fa20 f201 	lsr.w	r2, r0, r1
 8000480:	fa25 f101 	lsr.w	r1, r5, r1
 8000484:	409d      	lsls	r5, r3
 8000486:	432a      	orrs	r2, r5
 8000488:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800048c:	fa1f fe8c 	uxth.w	lr, ip
 8000490:	fbb1 f0f7 	udiv	r0, r1, r7
 8000494:	fb07 1510 	mls	r5, r7, r0, r1
 8000498:	0c11      	lsrs	r1, r2, #16
 800049a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800049e:	fb00 f50e 	mul.w	r5, r0, lr
 80004a2:	428d      	cmp	r5, r1
 80004a4:	fa04 f403 	lsl.w	r4, r4, r3
 80004a8:	d908      	bls.n	80004bc <__udivmoddi4+0x258>
 80004aa:	eb1c 0101 	adds.w	r1, ip, r1
 80004ae:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 80004b2:	d22f      	bcs.n	8000514 <__udivmoddi4+0x2b0>
 80004b4:	428d      	cmp	r5, r1
 80004b6:	d92d      	bls.n	8000514 <__udivmoddi4+0x2b0>
 80004b8:	3802      	subs	r0, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	1b49      	subs	r1, r1, r5
 80004be:	b292      	uxth	r2, r2
 80004c0:	fbb1 f5f7 	udiv	r5, r1, r7
 80004c4:	fb07 1115 	mls	r1, r7, r5, r1
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	fb05 f10e 	mul.w	r1, r5, lr
 80004d0:	4291      	cmp	r1, r2
 80004d2:	d908      	bls.n	80004e6 <__udivmoddi4+0x282>
 80004d4:	eb1c 0202 	adds.w	r2, ip, r2
 80004d8:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80004dc:	d216      	bcs.n	800050c <__udivmoddi4+0x2a8>
 80004de:	4291      	cmp	r1, r2
 80004e0:	d914      	bls.n	800050c <__udivmoddi4+0x2a8>
 80004e2:	3d02      	subs	r5, #2
 80004e4:	4462      	add	r2, ip
 80004e6:	1a52      	subs	r2, r2, r1
 80004e8:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004ec:	e738      	b.n	8000360 <__udivmoddi4+0xfc>
 80004ee:	4631      	mov	r1, r6
 80004f0:	4630      	mov	r0, r6
 80004f2:	e708      	b.n	8000306 <__udivmoddi4+0xa2>
 80004f4:	4639      	mov	r1, r7
 80004f6:	e6e6      	b.n	80002c6 <__udivmoddi4+0x62>
 80004f8:	4610      	mov	r0, r2
 80004fa:	e6fb      	b.n	80002f4 <__udivmoddi4+0x90>
 80004fc:	4548      	cmp	r0, r9
 80004fe:	d2a9      	bcs.n	8000454 <__udivmoddi4+0x1f0>
 8000500:	ebb9 0802 	subs.w	r8, r9, r2
 8000504:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000508:	3b01      	subs	r3, #1
 800050a:	e7a3      	b.n	8000454 <__udivmoddi4+0x1f0>
 800050c:	4645      	mov	r5, r8
 800050e:	e7ea      	b.n	80004e6 <__udivmoddi4+0x282>
 8000510:	462b      	mov	r3, r5
 8000512:	e794      	b.n	800043e <__udivmoddi4+0x1da>
 8000514:	4640      	mov	r0, r8
 8000516:	e7d1      	b.n	80004bc <__udivmoddi4+0x258>
 8000518:	46d0      	mov	r8, sl
 800051a:	e77b      	b.n	8000414 <__udivmoddi4+0x1b0>
 800051c:	3d02      	subs	r5, #2
 800051e:	4462      	add	r2, ip
 8000520:	e732      	b.n	8000388 <__udivmoddi4+0x124>
 8000522:	4608      	mov	r0, r1
 8000524:	e70a      	b.n	800033c <__udivmoddi4+0xd8>
 8000526:	4464      	add	r4, ip
 8000528:	3802      	subs	r0, #2
 800052a:	e742      	b.n	80003b2 <__udivmoddi4+0x14e>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <led_effect_stop>:
 */

#include "main.h"


void led_effect_stop(void){
 8000530:	b580      	push	{r7, lr}
 8000532:	b084      	sub	sp, #16
 8000534:	af02      	add	r7, sp, #8

	for(int i=0; i<4; i++){
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
 800053a:	e00e      	b.n	800055a <led_effect_stop+0x2a>
		xTimerStop(led_timer_handle[i], portMAX_DELAY);
 800053c:	4a0b      	ldr	r2, [pc, #44]	; (800056c <led_effect_stop+0x3c>)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000544:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000548:	9300      	str	r3, [sp, #0]
 800054a:	2300      	movs	r3, #0
 800054c:	2200      	movs	r2, #0
 800054e:	2103      	movs	r1, #3
 8000550:	f006 fa32 	bl	80069b8 <xTimerGenericCommand>
	for(int i=0; i<4; i++){
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	3301      	adds	r3, #1
 8000558:	607b      	str	r3, [r7, #4]
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b03      	cmp	r3, #3
 800055e:	dded      	ble.n	800053c <led_effect_stop+0xc>
	}

}
 8000560:	bf00      	nop
 8000562:	bf00      	nop
 8000564:	3708      	adds	r7, #8
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	200000c4 	.word	0x200000c4

08000570 <led_effect>:


void led_effect(int n){
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af02      	add	r7, sp, #8
 8000576:	6078      	str	r0, [r7, #4]

	led_effect_stop();
 8000578:	f7ff ffda 	bl	8000530 <led_effect_stop>
	xTimerStart(led_timer_handle[n-1], portMAX_DELAY);
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	3b01      	subs	r3, #1
 8000580:	4a08      	ldr	r2, [pc, #32]	; (80005a4 <led_effect+0x34>)
 8000582:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8000586:	f005 f96d 	bl	8005864 <xTaskGetTickCount>
 800058a:	4602      	mov	r2, r0
 800058c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000590:	9300      	str	r3, [sp, #0]
 8000592:	2300      	movs	r3, #0
 8000594:	2101      	movs	r1, #1
 8000596:	4620      	mov	r0, r4
 8000598:	f006 fa0e 	bl	80069b8 <xTimerGenericCommand>

}
 800059c:	bf00      	nop
 800059e:	370c      	adds	r7, #12
 80005a0:	46bd      	mov	sp, r7
 80005a2:	bd90      	pop	{r4, r7, pc}
 80005a4:	200000c4 	.word	0x200000c4

080005a8 <turn_off_all_leds>:


void turn_off_all_leds(void){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_RESET);
 80005ac:	2200      	movs	r2, #0
 80005ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005b2:	480b      	ldr	r0, [pc, #44]	; (80005e0 <turn_off_all_leds+0x38>)
 80005b4:	f001 fa5e 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005be:	4808      	ldr	r0, [pc, #32]	; (80005e0 <turn_off_all_leds+0x38>)
 80005c0:	f001 fa58 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ca:	4806      	ldr	r0, [pc, #24]	; (80005e4 <turn_off_all_leds+0x3c>)
 80005cc:	f001 fa52 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2110      	movs	r1, #16
 80005d4:	4803      	ldr	r0, [pc, #12]	; (80005e4 <turn_off_all_leds+0x3c>)
 80005d6:	f001 fa4d 	bl	8001a74 <HAL_GPIO_WritePin>

}
 80005da:	bf00      	nop
 80005dc:	bd80      	pop	{r7, pc}
 80005de:	bf00      	nop
 80005e0:	40020000 	.word	0x40020000
 80005e4:	40020400 	.word	0x40020400

080005e8 <turn_on_all_leds>:


void turn_on_all_leds(void){
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_SET);
 80005ec:	2201      	movs	r2, #1
 80005ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f2:	480b      	ldr	r0, [pc, #44]	; (8000620 <turn_on_all_leds+0x38>)
 80005f4:	f001 fa3e 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_SET);
 80005f8:	2201      	movs	r2, #1
 80005fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005fe:	4808      	ldr	r0, [pc, #32]	; (8000620 <turn_on_all_leds+0x38>)
 8000600:	f001 fa38 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_SET);
 8000604:	2201      	movs	r2, #1
 8000606:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800060a:	4806      	ldr	r0, [pc, #24]	; (8000624 <turn_on_all_leds+0x3c>)
 800060c:	f001 fa32 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_SET);
 8000610:	2201      	movs	r2, #1
 8000612:	2110      	movs	r1, #16
 8000614:	4803      	ldr	r0, [pc, #12]	; (8000624 <turn_on_all_leds+0x3c>)
 8000616:	f001 fa2d 	bl	8001a74 <HAL_GPIO_WritePin>

}
 800061a:	bf00      	nop
 800061c:	bd80      	pop	{r7, pc}
 800061e:	bf00      	nop
 8000620:	40020000 	.word	0x40020000
 8000624:	40020400 	.word	0x40020400

08000628 <turn_on_even_leds>:


void turn_on_even_leds(void){
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_RESET);
 800062c:	2200      	movs	r2, #0
 800062e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000632:	480b      	ldr	r0, [pc, #44]	; (8000660 <turn_on_even_leds+0x38>)
 8000634:	f001 fa1e 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_SET);
 8000638:	2201      	movs	r2, #1
 800063a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800063e:	4808      	ldr	r0, [pc, #32]	; (8000660 <turn_on_even_leds+0x38>)
 8000640:	f001 fa18 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800064a:	4806      	ldr	r0, [pc, #24]	; (8000664 <turn_on_even_leds+0x3c>)
 800064c:	f001 fa12 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_SET);
 8000650:	2201      	movs	r2, #1
 8000652:	2110      	movs	r1, #16
 8000654:	4803      	ldr	r0, [pc, #12]	; (8000664 <turn_on_even_leds+0x3c>)
 8000656:	f001 fa0d 	bl	8001a74 <HAL_GPIO_WritePin>

}
 800065a:	bf00      	nop
 800065c:	bd80      	pop	{r7, pc}
 800065e:	bf00      	nop
 8000660:	40020000 	.word	0x40020000
 8000664:	40020400 	.word	0x40020400

08000668 <turn_on_odd_leds>:


void turn_on_odd_leds(void){
 8000668:	b580      	push	{r7, lr}
 800066a:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(LD3_GPIO_Port, RED1_LED, GPIO_PIN_SET);
 800066c:	2201      	movs	r2, #1
 800066e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000672:	480b      	ldr	r0, [pc, #44]	; (80006a0 <turn_on_odd_leds+0x38>)
 8000674:	f001 f9fe 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD4_GPIO_Port, RED2_LED, GPIO_PIN_RESET);
 8000678:	2200      	movs	r2, #0
 800067a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800067e:	4808      	ldr	r0, [pc, #32]	; (80006a0 <turn_on_odd_leds+0x38>)
 8000680:	f001 f9f8 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD5_GPIO_Port, GREEN1_LED, GPIO_PIN_SET);
 8000684:	2201      	movs	r2, #1
 8000686:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800068a:	4806      	ldr	r0, [pc, #24]	; (80006a4 <turn_on_odd_leds+0x3c>)
 800068c:	f001 f9f2 	bl	8001a74 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LD6_GPIO_Port, GREEN2_LED, GPIO_PIN_RESET);
 8000690:	2200      	movs	r2, #0
 8000692:	2110      	movs	r1, #16
 8000694:	4803      	ldr	r0, [pc, #12]	; (80006a4 <turn_on_odd_leds+0x3c>)
 8000696:	f001 f9ed 	bl	8001a74 <HAL_GPIO_WritePin>

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40020000 	.word	0x40020000
 80006a4:	40020400 	.word	0x40020400

080006a8 <LED_control>:


void LED_control(int val){
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

	for(int i=0; i<4; i++){
 80006b0:	2300      	movs	r3, #0
 80006b2:	60fb      	str	r3, [r7, #12]
 80006b4:	e014      	b.n	80006e0 <LED_control+0x38>
		HAL_GPIO_WritePin(LD3_GPIO_Port, (RED1_LED << i), ((val >> i)& 0x1));
 80006b6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	fa02 f303 	lsl.w	r3, r2, r3
 80006c0:	b299      	uxth	r1, r3
 80006c2:	687a      	ldr	r2, [r7, #4]
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	fa42 f303 	asr.w	r3, r2, r3
 80006ca:	b2db      	uxtb	r3, r3
 80006cc:	f003 0301 	and.w	r3, r3, #1
 80006d0:	b2db      	uxtb	r3, r3
 80006d2:	461a      	mov	r2, r3
 80006d4:	4806      	ldr	r0, [pc, #24]	; (80006f0 <LED_control+0x48>)
 80006d6:	f001 f9cd 	bl	8001a74 <HAL_GPIO_WritePin>
	for(int i=0; i<4; i++){
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	3301      	adds	r3, #1
 80006de:	60fb      	str	r3, [r7, #12]
 80006e0:	68fb      	ldr	r3, [r7, #12]
 80006e2:	2b03      	cmp	r3, #3
 80006e4:	dde7      	ble.n	80006b6 <LED_control+0xe>
	}

}
 80006e6:	bf00      	nop
 80006e8:	bf00      	nop
 80006ea:	3710      	adds	r7, #16
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	40020000 	.word	0x40020000

080006f4 <LED_effect1>:


// Toggle all LEDs
void LED_effect1(void){
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0

	static int flag = 1;
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 80006f8:	4b08      	ldr	r3, [pc, #32]	; (800071c <LED_effect1+0x28>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f083 0301 	eor.w	r3, r3, #1
 8000700:	4a06      	ldr	r2, [pc, #24]	; (800071c <LED_effect1+0x28>)
 8000702:	6013      	str	r3, [r2, #0]
 8000704:	4b05      	ldr	r3, [pc, #20]	; (800071c <LED_effect1+0x28>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	2b00      	cmp	r3, #0
 800070a:	d002      	beq.n	8000712 <LED_effect1+0x1e>
 800070c:	f7ff ff4c 	bl	80005a8 <turn_off_all_leds>

}
 8000710:	e001      	b.n	8000716 <LED_effect1+0x22>
	(flag ^= 1) ? turn_off_all_leds() : turn_on_all_leds();
 8000712:	f7ff ff69 	bl	80005e8 <turn_on_all_leds>
}
 8000716:	bf00      	nop
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	20000000 	.word	0x20000000

08000720 <LED_effect2>:


// Toggle even and odd LEDs
void LED_effect2(void){
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0

	static int flag = 1;
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 8000724:	4b08      	ldr	r3, [pc, #32]	; (8000748 <LED_effect2+0x28>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	f083 0301 	eor.w	r3, r3, #1
 800072c:	4a06      	ldr	r2, [pc, #24]	; (8000748 <LED_effect2+0x28>)
 800072e:	6013      	str	r3, [r2, #0]
 8000730:	4b05      	ldr	r3, [pc, #20]	; (8000748 <LED_effect2+0x28>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	2b00      	cmp	r3, #0
 8000736:	d002      	beq.n	800073e <LED_effect2+0x1e>
 8000738:	f7ff ff76 	bl	8000628 <turn_on_even_leds>

}
 800073c:	e001      	b.n	8000742 <LED_effect2+0x22>
	(flag ^= 1) ? turn_on_even_leds() : turn_on_odd_leds();
 800073e:	f7ff ff93 	bl	8000668 <turn_on_odd_leds>
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000004 	.word	0x20000004

0800074c <LED_effect3>:


// Count up LEDs
void LED_effect3(void){
 800074c:	b580      	push	{r7, lr}
 800074e:	af00      	add	r7, sp, #0

	static int i = 0;
	LED_control( 0x1 << (i++ % 4));
 8000750:	4b09      	ldr	r3, [pc, #36]	; (8000778 <LED_effect3+0x2c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	1c5a      	adds	r2, r3, #1
 8000756:	4908      	ldr	r1, [pc, #32]	; (8000778 <LED_effect3+0x2c>)
 8000758:	600a      	str	r2, [r1, #0]
 800075a:	425a      	negs	r2, r3
 800075c:	f003 0303 	and.w	r3, r3, #3
 8000760:	f002 0203 	and.w	r2, r2, #3
 8000764:	bf58      	it	pl
 8000766:	4253      	negpl	r3, r2
 8000768:	2201      	movs	r2, #1
 800076a:	fa02 f303 	lsl.w	r3, r2, r3
 800076e:	4618      	mov	r0, r3
 8000770:	f7ff ff9a 	bl	80006a8 <LED_control>

}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	2000003c 	.word	0x2000003c

0800077c <LED_effect4>:


// Count down LEDs
void LED_effect4(void){
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0

	static int i = 0;
	LED_control( 0x08 >> (i++ % 4));
 8000780:	4b09      	ldr	r3, [pc, #36]	; (80007a8 <LED_effect4+0x2c>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	1c5a      	adds	r2, r3, #1
 8000786:	4908      	ldr	r1, [pc, #32]	; (80007a8 <LED_effect4+0x2c>)
 8000788:	600a      	str	r2, [r1, #0]
 800078a:	425a      	negs	r2, r3
 800078c:	f003 0303 	and.w	r3, r3, #3
 8000790:	f002 0203 	and.w	r2, r2, #3
 8000794:	bf58      	it	pl
 8000796:	4253      	negpl	r3, r2
 8000798:	2208      	movs	r2, #8
 800079a:	fa42 f303 	asr.w	r3, r2, r3
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ff82 	bl	80006a8 <LED_control>

}
 80007a4:	bf00      	nop
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	20000040 	.word	0x20000040

080007ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08c      	sub	sp, #48	; 0x30
 80007b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007b2:	f000 fe15 	bl	80013e0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b6:	f000 f8ff 	bl	80009b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ba:	f000 f9bd 	bl	8000b38 <MX_GPIO_Init>
  MX_RTC_Init();
 80007be:	f000 f96b 	bl	8000a98 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80007c2:	f000 f98f 	bl	8000ae4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */


  status = xTaskCreate(menu_task_handler, "menu_task", 250, NULL, 2, &menu_task_handle);
 80007c6:	4b66      	ldr	r3, [pc, #408]	; (8000960 <main+0x1b4>)
 80007c8:	9301      	str	r3, [sp, #4]
 80007ca:	2302      	movs	r3, #2
 80007cc:	9300      	str	r3, [sp, #0]
 80007ce:	2300      	movs	r3, #0
 80007d0:	22fa      	movs	r2, #250	; 0xfa
 80007d2:	4964      	ldr	r1, [pc, #400]	; (8000964 <main+0x1b8>)
 80007d4:	4864      	ldr	r0, [pc, #400]	; (8000968 <main+0x1bc>)
 80007d6:	f004 fd7f 	bl	80052d8 <xTaskCreate>
 80007da:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 80007dc:	6a3b      	ldr	r3, [r7, #32]
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d00a      	beq.n	80007f8 <main+0x4c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80007e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007e6:	f383 8811 	msr	BASEPRI, r3
 80007ea:	f3bf 8f6f 	isb	sy
 80007ee:	f3bf 8f4f 	dsb	sy
 80007f2:	61fb      	str	r3, [r7, #28]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80007f4:	bf00      	nop
 80007f6:	e7fe      	b.n	80007f6 <main+0x4a>

  status = xTaskCreate(cmd_task_handler, "cmd_task", 250, NULL, 2, &cmd_task_handle);
 80007f8:	4b5c      	ldr	r3, [pc, #368]	; (800096c <main+0x1c0>)
 80007fa:	9301      	str	r3, [sp, #4]
 80007fc:	2302      	movs	r3, #2
 80007fe:	9300      	str	r3, [sp, #0]
 8000800:	2300      	movs	r3, #0
 8000802:	22fa      	movs	r2, #250	; 0xfa
 8000804:	495a      	ldr	r1, [pc, #360]	; (8000970 <main+0x1c4>)
 8000806:	485b      	ldr	r0, [pc, #364]	; (8000974 <main+0x1c8>)
 8000808:	f004 fd66 	bl	80052d8 <xTaskCreate>
 800080c:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 800080e:	6a3b      	ldr	r3, [r7, #32]
 8000810:	2b01      	cmp	r3, #1
 8000812:	d00a      	beq.n	800082a <main+0x7e>
        __asm volatile
 8000814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000818:	f383 8811 	msr	BASEPRI, r3
 800081c:	f3bf 8f6f 	isb	sy
 8000820:	f3bf 8f4f 	dsb	sy
 8000824:	61bb      	str	r3, [r7, #24]
    }
 8000826:	bf00      	nop
 8000828:	e7fe      	b.n	8000828 <main+0x7c>

  status = xTaskCreate(print_task_handler, "print_task", 250, NULL, 2, &print_task_handle);
 800082a:	4b53      	ldr	r3, [pc, #332]	; (8000978 <main+0x1cc>)
 800082c:	9301      	str	r3, [sp, #4]
 800082e:	2302      	movs	r3, #2
 8000830:	9300      	str	r3, [sp, #0]
 8000832:	2300      	movs	r3, #0
 8000834:	22fa      	movs	r2, #250	; 0xfa
 8000836:	4951      	ldr	r1, [pc, #324]	; (800097c <main+0x1d0>)
 8000838:	4851      	ldr	r0, [pc, #324]	; (8000980 <main+0x1d4>)
 800083a:	f004 fd4d 	bl	80052d8 <xTaskCreate>
 800083e:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000840:	6a3b      	ldr	r3, [r7, #32]
 8000842:	2b01      	cmp	r3, #1
 8000844:	d00a      	beq.n	800085c <main+0xb0>
        __asm volatile
 8000846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800084a:	f383 8811 	msr	BASEPRI, r3
 800084e:	f3bf 8f6f 	isb	sy
 8000852:	f3bf 8f4f 	dsb	sy
 8000856:	617b      	str	r3, [r7, #20]
    }
 8000858:	bf00      	nop
 800085a:	e7fe      	b.n	800085a <main+0xae>

  status = xTaskCreate(led_task_handler, "led_task", 250, NULL, 2, &led_task_handle);
 800085c:	4b49      	ldr	r3, [pc, #292]	; (8000984 <main+0x1d8>)
 800085e:	9301      	str	r3, [sp, #4]
 8000860:	2302      	movs	r3, #2
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	2300      	movs	r3, #0
 8000866:	22fa      	movs	r2, #250	; 0xfa
 8000868:	4947      	ldr	r1, [pc, #284]	; (8000988 <main+0x1dc>)
 800086a:	4848      	ldr	r0, [pc, #288]	; (800098c <main+0x1e0>)
 800086c:	f004 fd34 	bl	80052d8 <xTaskCreate>
 8000870:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 8000872:	6a3b      	ldr	r3, [r7, #32]
 8000874:	2b01      	cmp	r3, #1
 8000876:	d00a      	beq.n	800088e <main+0xe2>
        __asm volatile
 8000878:	f04f 0350 	mov.w	r3, #80	; 0x50
 800087c:	f383 8811 	msr	BASEPRI, r3
 8000880:	f3bf 8f6f 	isb	sy
 8000884:	f3bf 8f4f 	dsb	sy
 8000888:	613b      	str	r3, [r7, #16]
    }
 800088a:	bf00      	nop
 800088c:	e7fe      	b.n	800088c <main+0xe0>

  status = xTaskCreate(rtc_task_handler, "rtc_task", 250, NULL, 2, &rtc_task_handle);
 800088e:	4b40      	ldr	r3, [pc, #256]	; (8000990 <main+0x1e4>)
 8000890:	9301      	str	r3, [sp, #4]
 8000892:	2302      	movs	r3, #2
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	2300      	movs	r3, #0
 8000898:	22fa      	movs	r2, #250	; 0xfa
 800089a:	493e      	ldr	r1, [pc, #248]	; (8000994 <main+0x1e8>)
 800089c:	483e      	ldr	r0, [pc, #248]	; (8000998 <main+0x1ec>)
 800089e:	f004 fd1b 	bl	80052d8 <xTaskCreate>
 80008a2:	6238      	str	r0, [r7, #32]

  configASSERT(status == pdPASS);
 80008a4:	6a3b      	ldr	r3, [r7, #32]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d00a      	beq.n	80008c0 <main+0x114>
        __asm volatile
 80008aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008ae:	f383 8811 	msr	BASEPRI, r3
 80008b2:	f3bf 8f6f 	isb	sy
 80008b6:	f3bf 8f4f 	dsb	sy
 80008ba:	60fb      	str	r3, [r7, #12]
    }
 80008bc:	bf00      	nop
 80008be:	e7fe      	b.n	80008be <main+0x112>

  q_data_handle = xQueueCreate(10, sizeof(char));
 80008c0:	2200      	movs	r2, #0
 80008c2:	2101      	movs	r1, #1
 80008c4:	200a      	movs	r0, #10
 80008c6:	f003 ff97 	bl	80047f8 <xQueueGenericCreate>
 80008ca:	4603      	mov	r3, r0
 80008cc:	4a33      	ldr	r2, [pc, #204]	; (800099c <main+0x1f0>)
 80008ce:	6013      	str	r3, [r2, #0]

  configASSERT(q_data_handle != NULL);
 80008d0:	4b32      	ldr	r3, [pc, #200]	; (800099c <main+0x1f0>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d10a      	bne.n	80008ee <main+0x142>
        __asm volatile
 80008d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008dc:	f383 8811 	msr	BASEPRI, r3
 80008e0:	f3bf 8f6f 	isb	sy
 80008e4:	f3bf 8f4f 	dsb	sy
 80008e8:	60bb      	str	r3, [r7, #8]
    }
 80008ea:	bf00      	nop
 80008ec:	e7fe      	b.n	80008ec <main+0x140>

  q_print_handle = xQueueCreate(10, sizeof(size_t));
 80008ee:	2200      	movs	r2, #0
 80008f0:	2104      	movs	r1, #4
 80008f2:	200a      	movs	r0, #10
 80008f4:	f003 ff80 	bl	80047f8 <xQueueGenericCreate>
 80008f8:	4603      	mov	r3, r0
 80008fa:	4a29      	ldr	r2, [pc, #164]	; (80009a0 <main+0x1f4>)
 80008fc:	6013      	str	r3, [r2, #0]

  configASSERT(q_print_handle != NULL);
 80008fe:	4b28      	ldr	r3, [pc, #160]	; (80009a0 <main+0x1f4>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2b00      	cmp	r3, #0
 8000904:	d10a      	bne.n	800091c <main+0x170>
        __asm volatile
 8000906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800090a:	f383 8811 	msr	BASEPRI, r3
 800090e:	f3bf 8f6f 	isb	sy
 8000912:	f3bf 8f4f 	dsb	sy
 8000916:	607b      	str	r3, [r7, #4]
    }
 8000918:	bf00      	nop
 800091a:	e7fe      	b.n	800091a <main+0x16e>

  // Create software timers for LED effects
  for(int i=0; i<4; i++){
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	; 0x24
 8000920:	e013      	b.n	800094a <main+0x19e>
	  led_timer_handle[i] = xTimerCreate("led_timer", pdMS_TO_TICKS(500), pdTRUE, (void*)(i+1), led_effect_callback);
 8000922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000924:	3301      	adds	r3, #1
 8000926:	461a      	mov	r2, r3
 8000928:	4b1e      	ldr	r3, [pc, #120]	; (80009a4 <main+0x1f8>)
 800092a:	9300      	str	r3, [sp, #0]
 800092c:	4613      	mov	r3, r2
 800092e:	2201      	movs	r2, #1
 8000930:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000934:	481c      	ldr	r0, [pc, #112]	; (80009a8 <main+0x1fc>)
 8000936:	f005 ffe5 	bl	8006904 <xTimerCreate>
 800093a:	4602      	mov	r2, r0
 800093c:	491b      	ldr	r1, [pc, #108]	; (80009ac <main+0x200>)
 800093e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000940:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for(int i=0; i<4; i++){
 8000944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000946:	3301      	adds	r3, #1
 8000948:	627b      	str	r3, [r7, #36]	; 0x24
 800094a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800094c:	2b03      	cmp	r3, #3
 800094e:	dde8      	ble.n	8000922 <main+0x176>

  }

  HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000950:	2201      	movs	r2, #1
 8000952:	4917      	ldr	r1, [pc, #92]	; (80009b0 <main+0x204>)
 8000954:	4817      	ldr	r0, [pc, #92]	; (80009b4 <main+0x208>)
 8000956:	f002 fe72 	bl	800363e <HAL_UART_Receive_IT>

  vTaskStartScheduler();
 800095a:	f004 fe27 	bl	80055ac <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800095e:	e7fe      	b.n	800095e <main+0x1b2>
 8000960:	200000a8 	.word	0x200000a8
 8000964:	08007800 	.word	0x08007800
 8000968:	08001011 	.word	0x08001011
 800096c:	200000ac 	.word	0x200000ac
 8000970:	0800780c 	.word	0x0800780c
 8000974:	080010f9 	.word	0x080010f9
 8000978:	200000b0 	.word	0x200000b0
 800097c:	08007818 	.word	0x08007818
 8000980:	08001215 	.word	0x08001215
 8000984:	200000b4 	.word	0x200000b4
 8000988:	08007824 	.word	0x08007824
 800098c:	08001255 	.word	0x08001255
 8000990:	200000b8 	.word	0x200000b8
 8000994:	08007830 	.word	0x08007830
 8000998:	08001381 	.word	0x08001381
 800099c:	200000bc 	.word	0x200000bc
 80009a0:	200000c0 	.word	0x200000c0
 80009a4:	08000c49 	.word	0x08000c49
 80009a8:	0800783c 	.word	0x0800783c
 80009ac:	200000c4 	.word	0x200000c4
 80009b0:	200000d4 	.word	0x200000d4
 80009b4:	20000064 	.word	0x20000064

080009b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b094      	sub	sp, #80	; 0x50
 80009bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009be:	f107 031c 	add.w	r3, r7, #28
 80009c2:	2234      	movs	r2, #52	; 0x34
 80009c4:	2100      	movs	r1, #0
 80009c6:	4618      	mov	r0, r3
 80009c8:	f006 fed4 	bl	8007774 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009cc:	f107 0308 	add.w	r3, r7, #8
 80009d0:	2200      	movs	r2, #0
 80009d2:	601a      	str	r2, [r3, #0]
 80009d4:	605a      	str	r2, [r3, #4]
 80009d6:	609a      	str	r2, [r3, #8]
 80009d8:	60da      	str	r2, [r3, #12]
 80009da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009dc:	2300      	movs	r3, #0
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	4b2b      	ldr	r3, [pc, #172]	; (8000a90 <SystemClock_Config+0xd8>)
 80009e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e4:	4a2a      	ldr	r2, [pc, #168]	; (8000a90 <SystemClock_Config+0xd8>)
 80009e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009ea:	6413      	str	r3, [r2, #64]	; 0x40
 80009ec:	4b28      	ldr	r3, [pc, #160]	; (8000a90 <SystemClock_Config+0xd8>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009f8:	2300      	movs	r3, #0
 80009fa:	603b      	str	r3, [r7, #0]
 80009fc:	4b25      	ldr	r3, [pc, #148]	; (8000a94 <SystemClock_Config+0xdc>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	4a24      	ldr	r2, [pc, #144]	; (8000a94 <SystemClock_Config+0xdc>)
 8000a02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000a06:	6013      	str	r3, [r2, #0]
 8000a08:	4b22      	ldr	r3, [pc, #136]	; (8000a94 <SystemClock_Config+0xdc>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000a10:	603b      	str	r3, [r7, #0]
 8000a12:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000a14:	230a      	movs	r3, #10
 8000a16:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSEState = RCC_LSE_OFF;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a20:	2310      	movs	r3, #16
 8000a22:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000a24:	2301      	movs	r3, #1
 8000a26:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a28:	2302      	movs	r3, #2
 8000a2a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000a30:	2308      	movs	r3, #8
 8000a32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000a34:	23a8      	movs	r3, #168	; 0xa8
 8000a36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000a40:	2302      	movs	r3, #2
 8000a42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a44:	f107 031c 	add.w	r3, r7, #28
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f001 fed3 	bl	80027f4 <HAL_RCC_OscConfig>
 8000a4e:	4603      	mov	r3, r0
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d001      	beq.n	8000a58 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000a54:	f000 f97c 	bl	8000d50 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a58:	230f      	movs	r3, #15
 8000a5a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a5c:	2302      	movs	r3, #2
 8000a5e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a60:	2300      	movs	r3, #0
 8000a62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000a64:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000a68:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a6e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000a70:	f107 0308 	add.w	r3, r7, #8
 8000a74:	2105      	movs	r1, #5
 8000a76:	4618      	mov	r0, r3
 8000a78:	f001 f816 	bl	8001aa8 <HAL_RCC_ClockConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000a82:	f000 f965 	bl	8000d50 <Error_Handler>
  }
}
 8000a86:	bf00      	nop
 8000a88:	3750      	adds	r7, #80	; 0x50
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40007000 	.word	0x40007000

08000a98 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000a9c:	4b0f      	ldr	r3, [pc, #60]	; (8000adc <MX_RTC_Init+0x44>)
 8000a9e:	4a10      	ldr	r2, [pc, #64]	; (8000ae0 <MX_RTC_Init+0x48>)
 8000aa0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_12;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <MX_RTC_Init+0x44>)
 8000aa4:	2240      	movs	r2, #64	; 0x40
 8000aa6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <MX_RTC_Init+0x44>)
 8000aaa:	227f      	movs	r2, #127	; 0x7f
 8000aac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <MX_RTC_Init+0x44>)
 8000ab0:	22ff      	movs	r2, #255	; 0xff
 8000ab2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <MX_RTC_Init+0x44>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000aba:	4b08      	ldr	r3, [pc, #32]	; (8000adc <MX_RTC_Init+0x44>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <MX_RTC_Init+0x44>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	; (8000adc <MX_RTC_Init+0x44>)
 8000ac8:	f002 f932 	bl	8002d30 <HAL_RTC_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000ad2:	f000 f93d 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000044 	.word	0x20000044
 8000ae0:	40002800 	.word	0x40002800

08000ae4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ae8:	4b11      	ldr	r3, [pc, #68]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000aea:	4a12      	ldr	r2, [pc, #72]	; (8000b34 <MX_USART2_UART_Init+0x50>)
 8000aec:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000aee:	4b10      	ldr	r3, [pc, #64]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000af0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000af4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000af6:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000afc:	4b0c      	ldr	r3, [pc, #48]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b0a:	220c      	movs	r2, #12
 8000b0c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <MX_USART2_UART_Init+0x4c>)
 8000b1c:	f002 fcb0 	bl	8003480 <HAL_UART_Init>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000b26:	f000 f913 	bl	8000d50 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	20000064 	.word	0x20000064
 8000b34:	40004400 	.word	0x40004400

08000b38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	; 0x28
 8000b3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b3e:	f107 0314 	add.w	r3, r7, #20
 8000b42:	2200      	movs	r2, #0
 8000b44:	601a      	str	r2, [r3, #0]
 8000b46:	605a      	str	r2, [r3, #4]
 8000b48:	609a      	str	r2, [r3, #8]
 8000b4a:	60da      	str	r2, [r3, #12]
 8000b4c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	4b39      	ldr	r3, [pc, #228]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	4a38      	ldr	r2, [pc, #224]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b58:	f043 0304 	orr.w	r3, r3, #4
 8000b5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5e:	4b36      	ldr	r3, [pc, #216]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	f003 0304 	and.w	r3, r3, #4
 8000b66:	613b      	str	r3, [r7, #16]
 8000b68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
 8000b6e:	4b32      	ldr	r3, [pc, #200]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b72:	4a31      	ldr	r2, [pc, #196]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b78:	6313      	str	r3, [r2, #48]	; 0x30
 8000b7a:	4b2f      	ldr	r3, [pc, #188]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
 8000b8a:	4b2b      	ldr	r3, [pc, #172]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8e:	4a2a      	ldr	r2, [pc, #168]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b90:	f043 0301 	orr.w	r3, r3, #1
 8000b94:	6313      	str	r3, [r2, #48]	; 0x30
 8000b96:	4b28      	ldr	r3, [pc, #160]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9a:	f003 0301 	and.w	r3, r3, #1
 8000b9e:	60bb      	str	r3, [r7, #8]
 8000ba0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	607b      	str	r3, [r7, #4]
 8000ba6:	4b24      	ldr	r3, [pc, #144]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a23      	ldr	r2, [pc, #140]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000bac:	f043 0302 	orr.w	r3, r3, #2
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b21      	ldr	r3, [pc, #132]	; (8000c38 <MX_GPIO_Init+0x100>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0302 	and.w	r3, r3, #2
 8000bba:	607b      	str	r3, [r7, #4]
 8000bbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f44f 7148 	mov.w	r1, #800	; 0x320
 8000bc4:	481d      	ldr	r0, [pc, #116]	; (8000c3c <MX_GPIO_Init+0x104>)
 8000bc6:	f000 ff55 	bl	8001a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD5_Pin|LD6_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	f44f 6182 	mov.w	r1, #1040	; 0x410
 8000bd0:	481b      	ldr	r0, [pc, #108]	; (8000c40 <MX_GPIO_Init+0x108>)
 8000bd2:	f000 ff4f 	bl	8001a74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000bd6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000bdc:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000be0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000be6:	f107 0314 	add.w	r3, r7, #20
 8000bea:	4619      	mov	r1, r3
 8000bec:	4815      	ldr	r0, [pc, #84]	; (8000c44 <MX_GPIO_Init+0x10c>)
 8000bee:	f000 fdad 	bl	800174c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LD4_Pin|LD3_Pin;
 8000bf2:	f44f 7348 	mov.w	r3, #800	; 0x320
 8000bf6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c00:	2300      	movs	r3, #0
 8000c02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c04:	f107 0314 	add.w	r3, r7, #20
 8000c08:	4619      	mov	r1, r3
 8000c0a:	480c      	ldr	r0, [pc, #48]	; (8000c3c <MX_GPIO_Init+0x104>)
 8000c0c:	f000 fd9e 	bl	800174c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD5_Pin LD6_Pin */
  GPIO_InitStruct.Pin = LD5_Pin|LD6_Pin;
 8000c10:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8000c14:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c16:	2301      	movs	r3, #1
 8000c18:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c1e:	2300      	movs	r3, #0
 8000c20:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c22:	f107 0314 	add.w	r3, r7, #20
 8000c26:	4619      	mov	r1, r3
 8000c28:	4805      	ldr	r0, [pc, #20]	; (8000c40 <MX_GPIO_Init+0x108>)
 8000c2a:	f000 fd8f 	bl	800174c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c2e:	bf00      	nop
 8000c30:	3728      	adds	r7, #40	; 0x28
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40023800 	.word	0x40023800
 8000c3c:	40020000 	.word	0x40020000
 8000c40:	40020400 	.word	0x40020400
 8000c44:	40020800 	.word	0x40020800

08000c48 <led_effect_callback>:

/* USER CODE BEGIN 4 */

void led_effect_callback(TimerHandle_t xTimer){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]

	int id;
	id = (uint32_t) pvTimerGetTimerID(xTimer);
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f006 f951 	bl	8006ef8 <pvTimerGetTimerID>
 8000c56:	4603      	mov	r3, r0
 8000c58:	60fb      	str	r3, [r7, #12]

	switch(id){
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	3b01      	subs	r3, #1
 8000c5e:	2b03      	cmp	r3, #3
 8000c60:	d816      	bhi.n	8000c90 <led_effect_callback+0x48>
 8000c62:	a201      	add	r2, pc, #4	; (adr r2, 8000c68 <led_effect_callback+0x20>)
 8000c64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c68:	08000c79 	.word	0x08000c79
 8000c6c:	08000c7f 	.word	0x08000c7f
 8000c70:	08000c85 	.word	0x08000c85
 8000c74:	08000c8b 	.word	0x08000c8b
	case 1:
		LED_effect1();
 8000c78:	f7ff fd3c 	bl	80006f4 <LED_effect1>
		break;
 8000c7c:	e008      	b.n	8000c90 <led_effect_callback+0x48>
	case 2:
		LED_effect2();
 8000c7e:	f7ff fd4f 	bl	8000720 <LED_effect2>
		break;
 8000c82:	e005      	b.n	8000c90 <led_effect_callback+0x48>
	case 3:
		LED_effect3();
 8000c84:	f7ff fd62 	bl	800074c <LED_effect3>
		break;
 8000c88:	e002      	b.n	8000c90 <led_effect_callback+0x48>
	case 4:
		LED_effect4();
 8000c8a:	f7ff fd77 	bl	800077c <LED_effect4>
		break;
 8000c8e:	bf00      	nop
	}
}
 8000c90:	bf00      	nop
 8000c92:	3710      	adds	r7, #16
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <HAL_UART_RxCpltCallback>:

// This function is called from the UART interrupt handler
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b086      	sub	sp, #24
 8000c9c:	af02      	add	r7, sp, #8
 8000c9e:	6078      	str	r0, [r7, #4]

	if(!xQueueIsQueueFullFromISR(q_data_handle)){
 8000ca0:	4b1e      	ldr	r3, [pc, #120]	; (8000d1c <HAL_UART_RxCpltCallback+0x84>)
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f004 fa6e 	bl	8005186 <xQueueIsQueueFullFromISR>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d107      	bne.n	8000cc0 <HAL_UART_RxCpltCallback+0x28>
		// Enqueue Data
		xQueueSendFromISR(q_data_handle, (void*)&user_data, NULL);
 8000cb0:	4b1a      	ldr	r3, [pc, #104]	; (8000d1c <HAL_UART_RxCpltCallback+0x84>)
 8000cb2:	6818      	ldr	r0, [r3, #0]
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	4919      	ldr	r1, [pc, #100]	; (8000d20 <HAL_UART_RxCpltCallback+0x88>)
 8000cba:	f003 ff0d 	bl	8004ad8 <xQueueGenericSendFromISR>
 8000cbe:	e013      	b.n	8000ce8 <HAL_UART_RxCpltCallback+0x50>
	}else{
		if(user_data == '\n'){
 8000cc0:	4b17      	ldr	r3, [pc, #92]	; (8000d20 <HAL_UART_RxCpltCallback+0x88>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	b2db      	uxtb	r3, r3
 8000cc6:	2b0a      	cmp	r3, #10
 8000cc8:	d10e      	bne.n	8000ce8 <HAL_UART_RxCpltCallback+0x50>
			// Remove the last item in the Queue
			uint8_t empty_data;
			xQueueReceiveFromISR(q_data_handle, (void*)&empty_data, NULL);
 8000cca:	4b14      	ldr	r3, [pc, #80]	; (8000d1c <HAL_UART_RxCpltCallback+0x84>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f107 010f 	add.w	r1, r7, #15
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	f004 f891 	bl	8004dfc <xQueueReceiveFromISR>
			// Enqueue the \n
			xQueueSendFromISR(q_data_handle, (void*)&user_data, NULL);
 8000cda:	4b10      	ldr	r3, [pc, #64]	; (8000d1c <HAL_UART_RxCpltCallback+0x84>)
 8000cdc:	6818      	ldr	r0, [r3, #0]
 8000cde:	2300      	movs	r3, #0
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	490f      	ldr	r1, [pc, #60]	; (8000d20 <HAL_UART_RxCpltCallback+0x88>)
 8000ce4:	f003 fef8 	bl	8004ad8 <xQueueGenericSendFromISR>
		}
	}

	// If data is \n then notify the cmd_task
	if(user_data == '\n'){
 8000ce8:	4b0d      	ldr	r3, [pc, #52]	; (8000d20 <HAL_UART_RxCpltCallback+0x88>)
 8000cea:	781b      	ldrb	r3, [r3, #0]
 8000cec:	b2db      	uxtb	r3, r3
 8000cee:	2b0a      	cmp	r3, #10
 8000cf0:	d10a      	bne.n	8000d08 <HAL_UART_RxCpltCallback+0x70>
		xTaskNotifyFromISR(cmd_task_handle, 0, eNoAction, NULL);
 8000cf2:	4b0c      	ldr	r3, [pc, #48]	; (8000d24 <HAL_UART_RxCpltCallback+0x8c>)
 8000cf4:	6818      	ldr	r0, [r3, #0]
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	9301      	str	r3, [sp, #4]
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	2300      	movs	r3, #0
 8000d00:	2200      	movs	r2, #0
 8000d02:	2100      	movs	r1, #0
 8000d04:	f005 fbf0 	bl	80064e8 <xTaskGenericNotifyFromISR>
	}

	// Enable UART data byte reception
	HAL_UART_Receive_IT(&huart2, (uint8_t*)&user_data, 1);
 8000d08:	2201      	movs	r2, #1
 8000d0a:	4905      	ldr	r1, [pc, #20]	; (8000d20 <HAL_UART_RxCpltCallback+0x88>)
 8000d0c:	4806      	ldr	r0, [pc, #24]	; (8000d28 <HAL_UART_RxCpltCallback+0x90>)
 8000d0e:	f002 fc96 	bl	800363e <HAL_UART_Receive_IT>


}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	200000bc 	.word	0x200000bc
 8000d20:	200000d4 	.word	0x200000d4
 8000d24:	200000ac 	.word	0x200000ac
 8000d28:	20000064 	.word	0x20000064

08000d2c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	4a04      	ldr	r2, [pc, #16]	; (8000d4c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000d3a:	4293      	cmp	r3, r2
 8000d3c:	d101      	bne.n	8000d42 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000d3e:	f000 fb71 	bl	8001424 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000d42:	bf00      	nop
 8000d44:	3708      	adds	r7, #8
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40001000 	.word	0x40001000

08000d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d50:	b480      	push	{r7}
 8000d52:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d54:	b672      	cpsid	i
}
 8000d56:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d58:	e7fe      	b.n	8000d58 <Error_Handler+0x8>
	...

08000d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	607b      	str	r3, [r7, #4]
 8000d66:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d6a:	4a0f      	ldr	r2, [pc, #60]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d70:	6453      	str	r3, [r2, #68]	; 0x44
 8000d72:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d7a:	607b      	str	r3, [r7, #4]
 8000d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d7e:	2300      	movs	r3, #0
 8000d80:	603b      	str	r3, [r7, #0]
 8000d82:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d8e:	4b06      	ldr	r3, [pc, #24]	; (8000da8 <HAL_MspInit+0x4c>)
 8000d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d96:	603b      	str	r3, [r7, #0]
 8000d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
 8000da6:	bf00      	nop
 8000da8:	40023800 	.word	0x40023800

08000dac <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b09a      	sub	sp, #104	; 0x68
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000db4:	f107 030c 	add.w	r3, r7, #12
 8000db8:	225c      	movs	r2, #92	; 0x5c
 8000dba:	2100      	movs	r1, #0
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f006 fcd9 	bl	8007774 <memset>
  if(hrtc->Instance==RTC)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a0c      	ldr	r2, [pc, #48]	; (8000df8 <HAL_RTC_MspInit+0x4c>)
 8000dc8:	4293      	cmp	r3, r2
 8000dca:	d111      	bne.n	8000df0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dcc:	2320      	movs	r3, #32
 8000dce:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000dd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dd4:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f000 ffb0 	bl	8001d40 <HAL_RCCEx_PeriphCLKConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000de6:	f7ff ffb3 	bl	8000d50 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dea:	4b04      	ldr	r3, [pc, #16]	; (8000dfc <HAL_RTC_MspInit+0x50>)
 8000dec:	2201      	movs	r2, #1
 8000dee:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000df0:	bf00      	nop
 8000df2:	3768      	adds	r7, #104	; 0x68
 8000df4:	46bd      	mov	sp, r7
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40002800 	.word	0x40002800
 8000dfc:	42470e3c 	.word	0x42470e3c

08000e00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b08a      	sub	sp, #40	; 0x28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a1d      	ldr	r2, [pc, #116]	; (8000e94 <HAL_UART_MspInit+0x94>)
 8000e1e:	4293      	cmp	r3, r2
 8000e20:	d133      	bne.n	8000e8a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e22:	2300      	movs	r3, #0
 8000e24:	613b      	str	r3, [r7, #16]
 8000e26:	4b1c      	ldr	r3, [pc, #112]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e2a:	4a1b      	ldr	r2, [pc, #108]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e30:	6413      	str	r3, [r2, #64]	; 0x40
 8000e32:	4b19      	ldr	r3, [pc, #100]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e3a:	613b      	str	r3, [r7, #16]
 8000e3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e3e:	2300      	movs	r3, #0
 8000e40:	60fb      	str	r3, [r7, #12]
 8000e42:	4b15      	ldr	r3, [pc, #84]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e46:	4a14      	ldr	r2, [pc, #80]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e4e:	4b12      	ldr	r3, [pc, #72]	; (8000e98 <HAL_UART_MspInit+0x98>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	60fb      	str	r3, [r7, #12]
 8000e58:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000e5a:	230c      	movs	r3, #12
 8000e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e62:	2300      	movs	r3, #0
 8000e64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e66:	2303      	movs	r3, #3
 8000e68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e6a:	2307      	movs	r3, #7
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e6e:	f107 0314 	add.w	r3, r7, #20
 8000e72:	4619      	mov	r1, r3
 8000e74:	4809      	ldr	r0, [pc, #36]	; (8000e9c <HAL_UART_MspInit+0x9c>)
 8000e76:	f000 fc69 	bl	800174c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2106      	movs	r1, #6
 8000e7e:	2026      	movs	r0, #38	; 0x26
 8000e80:	f000 fba8 	bl	80015d4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e84:	2026      	movs	r0, #38	; 0x26
 8000e86:	f000 fbc1 	bl	800160c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000e8a:	bf00      	nop
 8000e8c:	3728      	adds	r7, #40	; 0x28
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	40004400 	.word	0x40004400
 8000e98:	40023800 	.word	0x40023800
 8000e9c:	40020000 	.word	0x40020000

08000ea0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b08e      	sub	sp, #56	; 0x38
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000eac:	2300      	movs	r3, #0
 8000eae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	60fb      	str	r3, [r7, #12]
 8000eb4:	4b33      	ldr	r3, [pc, #204]	; (8000f84 <HAL_InitTick+0xe4>)
 8000eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eb8:	4a32      	ldr	r2, [pc, #200]	; (8000f84 <HAL_InitTick+0xe4>)
 8000eba:	f043 0310 	orr.w	r3, r3, #16
 8000ebe:	6413      	str	r3, [r2, #64]	; 0x40
 8000ec0:	4b30      	ldr	r3, [pc, #192]	; (8000f84 <HAL_InitTick+0xe4>)
 8000ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ec4:	f003 0310 	and.w	r3, r3, #16
 8000ec8:	60fb      	str	r3, [r7, #12]
 8000eca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000ecc:	f107 0210 	add.w	r2, r7, #16
 8000ed0:	f107 0314 	add.w	r3, r7, #20
 8000ed4:	4611      	mov	r1, r2
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	f000 ff00 	bl	8001cdc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000edc:	6a3b      	ldr	r3, [r7, #32]
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d103      	bne.n	8000eee <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000ee6:	f000 fed1 	bl	8001c8c <HAL_RCC_GetPCLK1Freq>
 8000eea:	6378      	str	r0, [r7, #52]	; 0x34
 8000eec:	e004      	b.n	8000ef8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000eee:	f000 fecd 	bl	8001c8c <HAL_RCC_GetPCLK1Freq>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000efa:	4a23      	ldr	r2, [pc, #140]	; (8000f88 <HAL_InitTick+0xe8>)
 8000efc:	fba2 2303 	umull	r2, r3, r2, r3
 8000f00:	0c9b      	lsrs	r3, r3, #18
 8000f02:	3b01      	subs	r3, #1
 8000f04:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000f06:	4b21      	ldr	r3, [pc, #132]	; (8000f8c <HAL_InitTick+0xec>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	; (8000f90 <HAL_InitTick+0xf0>)
 8000f0a:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <HAL_InitTick+0xec>)
 8000f0e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000f12:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000f14:	4a1d      	ldr	r2, [pc, #116]	; (8000f8c <HAL_InitTick+0xec>)
 8000f16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f18:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	; (8000f8c <HAL_InitTick+0xec>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <HAL_InitTick+0xec>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	; (8000f8c <HAL_InitTick+0xec>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000f2c:	4817      	ldr	r0, [pc, #92]	; (8000f8c <HAL_InitTick+0xec>)
 8000f2e:	f001 fff9 	bl	8002f24 <HAL_TIM_Base_Init>
 8000f32:	4603      	mov	r3, r0
 8000f34:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000f38:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d11b      	bne.n	8000f78 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000f40:	4812      	ldr	r0, [pc, #72]	; (8000f8c <HAL_InitTick+0xec>)
 8000f42:	f002 f849 	bl	8002fd8 <HAL_TIM_Base_Start_IT>
 8000f46:	4603      	mov	r3, r0
 8000f48:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000f4c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d111      	bne.n	8000f78 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000f54:	2036      	movs	r0, #54	; 0x36
 8000f56:	f000 fb59 	bl	800160c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2b0f      	cmp	r3, #15
 8000f5e:	d808      	bhi.n	8000f72 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000f60:	2200      	movs	r2, #0
 8000f62:	6879      	ldr	r1, [r7, #4]
 8000f64:	2036      	movs	r0, #54	; 0x36
 8000f66:	f000 fb35 	bl	80015d4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f6a:	4a0a      	ldr	r2, [pc, #40]	; (8000f94 <HAL_InitTick+0xf4>)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	e002      	b.n	8000f78 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000f78:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3738      	adds	r7, #56	; 0x38
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40023800 	.word	0x40023800
 8000f88:	431bde83 	.word	0x431bde83
 8000f8c:	200000d8 	.word	0x200000d8
 8000f90:	40001000 	.word	0x40001000
 8000f94:	20000010 	.word	0x20000010

08000f98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f9c:	e7fe      	b.n	8000f9c <NMI_Handler+0x4>

08000f9e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f9e:	b480      	push	{r7}
 8000fa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa2:	e7fe      	b.n	8000fa2 <HardFault_Handler+0x4>

08000fa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <MemManage_Handler+0x4>

08000faa <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fae:	e7fe      	b.n	8000fae <BusFault_Handler+0x4>

08000fb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <UsageFault_Handler+0x4>

08000fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000fc8:	4802      	ldr	r0, [pc, #8]	; (8000fd4 <USART2_IRQHandler+0x10>)
 8000fca:	f002 fb69 	bl	80036a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	20000064 	.word	0x20000064

08000fd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000fdc:	4802      	ldr	r0, [pc, #8]	; (8000fe8 <TIM6_DAC_IRQHandler+0x10>)
 8000fde:	f002 f86b 	bl	80030b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	200000d8 	.word	0x200000d8

08000fec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ff0:	4b06      	ldr	r3, [pc, #24]	; (800100c <SystemInit+0x20>)
 8000ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ff6:	4a05      	ldr	r2, [pc, #20]	; (800100c <SystemInit+0x20>)
 8000ff8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ffc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
 800100a:	bf00      	nop
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <menu_task_handler>:
void process_command(command_t* cmd);

const char* msg_inv = "//////Invalid Option//////\n";


void menu_task_handler(void* param){
 8001010:	b580      	push	{r7, lr}
 8001012:	b088      	sub	sp, #32
 8001014:	af02      	add	r7, sp, #8
 8001016:	6078      	str	r0, [r7, #4]

	uint32_t cmd_addr;
	command_t* cmd;
	int option;
	const char* msg_menu = "  =================== \n"
 8001018:	4b31      	ldr	r3, [pc, #196]	; (80010e0 <menu_task_handler+0xd0>)
 800101a:	60bb      	str	r3, [r7, #8]
							"Exit          ----> 2\n"
							"Enter your choice here: ";

	while(1){
		// Send message to the menu
		xQueueSend(q_print_handle, &msg_menu, portMAX_DELAY);
 800101c:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <menu_task_handler+0xd4>)
 800101e:	6818      	ldr	r0, [r3, #0]
 8001020:	f107 0108 	add.w	r1, r7, #8
 8001024:	2300      	movs	r3, #0
 8001026:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800102a:	f003 fc57 	bl	80048dc <xQueueGenericSend>

		// Wait for a response and put it into the cmd_addr
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 800102e:	f107 030c 	add.w	r3, r7, #12
 8001032:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001036:	9200      	str	r2, [sp, #0]
 8001038:	2200      	movs	r2, #0
 800103a:	2100      	movs	r1, #0
 800103c:	2000      	movs	r0, #0
 800103e:	f005 f8b1 	bl	80061a4 <xTaskGenericNotifyWait>

		// Cast it to a command_t pointer and assign the address to cmd
		cmd = (command_t*)cmd_addr;
 8001042:	68fb      	ldr	r3, [r7, #12]
 8001044:	617b      	str	r3, [r7, #20]

		// Ensure the cmd is a valid entry of length 1. Valid Commands: 0, 1, or 2
		if(cmd->len == 1){
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	7a9b      	ldrb	r3, [r3, #10]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d133      	bne.n	80010b6 <menu_task_handler+0xa6>

			// Convert the ASCI to number by subtracting 48
			option = cmd->payload[0] - 48;
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	3b30      	subs	r3, #48	; 0x30
 8001054:	613b      	str	r3, [r7, #16]

			switch(option){
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d035      	beq.n	80010c8 <menu_task_handler+0xb8>
 800105c:	693b      	ldr	r3, [r7, #16]
 800105e:	2b02      	cmp	r3, #2
 8001060:	dc20      	bgt.n	80010a4 <menu_task_handler+0x94>
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <menu_task_handler+0x60>
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d00d      	beq.n	800108a <menu_task_handler+0x7a>
 800106e:	e019      	b.n	80010a4 <menu_task_handler+0x94>
			case 0:
				// Led Effects
				curr_state = sLedEffect;
 8001070:	4b1d      	ldr	r3, [pc, #116]	; (80010e8 <menu_task_handler+0xd8>)
 8001072:	2201      	movs	r2, #1
 8001074:	701a      	strb	r2, [r3, #0]
				xTaskNotify(led_task_handle, 0, eNoAction);
 8001076:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <menu_task_handler+0xdc>)
 8001078:	6818      	ldr	r0, [r3, #0]
 800107a:	2300      	movs	r3, #0
 800107c:	9300      	str	r3, [sp, #0]
 800107e:	2300      	movs	r3, #0
 8001080:	2200      	movs	r2, #0
 8001082:	2100      	movs	r1, #0
 8001084:	f005 f90e 	bl	80062a4 <xTaskGenericNotify>
				break;
 8001088:	e01f      	b.n	80010ca <menu_task_handler+0xba>
			case 1:
				// RTC Menu
				curr_state = sRtcMenu;
 800108a:	4b17      	ldr	r3, [pc, #92]	; (80010e8 <menu_task_handler+0xd8>)
 800108c:	2202      	movs	r2, #2
 800108e:	701a      	strb	r2, [r3, #0]
				xTaskNotify(rtc_task_handle, 0, eNoAction);
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <menu_task_handler+0xe0>)
 8001092:	6818      	ldr	r0, [r3, #0]
 8001094:	2300      	movs	r3, #0
 8001096:	9300      	str	r3, [sp, #0]
 8001098:	2300      	movs	r3, #0
 800109a:	2200      	movs	r2, #0
 800109c:	2100      	movs	r1, #0
 800109e:	f005 f901 	bl	80062a4 <xTaskGenericNotify>
				break;
 80010a2:	e012      	b.n	80010ca <menu_task_handler+0xba>
			case 2:
				// Exit

				break;
			default:
				xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 80010a4:	4b0f      	ldr	r3, [pc, #60]	; (80010e4 <menu_task_handler+0xd4>)
 80010a6:	6818      	ldr	r0, [r3, #0]
 80010a8:	2300      	movs	r3, #0
 80010aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010ae:	4911      	ldr	r1, [pc, #68]	; (80010f4 <menu_task_handler+0xe4>)
 80010b0:	f003 fc14 	bl	80048dc <xQueueGenericSend>
				continue;
 80010b4:	e012      	b.n	80010dc <menu_task_handler+0xcc>
			}

		}else{

			// Invalid Entry
			xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 80010b6:	4b0b      	ldr	r3, [pc, #44]	; (80010e4 <menu_task_handler+0xd4>)
 80010b8:	6818      	ldr	r0, [r3, #0]
 80010ba:	2300      	movs	r3, #0
 80010bc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80010c0:	490c      	ldr	r1, [pc, #48]	; (80010f4 <menu_task_handler+0xe4>)
 80010c2:	f003 fc0b 	bl	80048dc <xQueueGenericSend>
 80010c6:	e000      	b.n	80010ca <menu_task_handler+0xba>
				break;
 80010c8:	bf00      	nop

		}

		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 80010ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80010ce:	9300      	str	r3, [sp, #0]
 80010d0:	2300      	movs	r3, #0
 80010d2:	2200      	movs	r2, #0
 80010d4:	2100      	movs	r1, #0
 80010d6:	2000      	movs	r0, #0
 80010d8:	f005 f864 	bl	80061a4 <xTaskGenericNotifyWait>
		xQueueSend(q_print_handle, &msg_menu, portMAX_DELAY);
 80010dc:	e79e      	b.n	800101c <menu_task_handler+0xc>
 80010de:	bf00      	nop
 80010e0:	08007864 	.word	0x08007864
 80010e4:	200000c0 	.word	0x200000c0
 80010e8:	200000d5 	.word	0x200000d5
 80010ec:	200000b4 	.word	0x200000b4
 80010f0:	200000b8 	.word	0x200000b8
 80010f4:	2000000c 	.word	0x2000000c

080010f8 <cmd_task_handler>:

	}
}


void cmd_task_handler(void* param){
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	6078      	str	r0, [r7, #4]
	command_t command;

	while(1){

		// Notify wait until notification
		returnedVal = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2300      	movs	r3, #0
 8001108:	2200      	movs	r2, #0
 800110a:	2100      	movs	r1, #0
 800110c:	2000      	movs	r0, #0
 800110e:	f005 f849 	bl	80061a4 <xTaskGenericNotifyWait>
 8001112:	6178      	str	r0, [r7, #20]
		// Process the user data(command) stored in input data queue
		if(returnedVal == pdTRUE){
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	2b01      	cmp	r3, #1
 8001118:	d1f2      	bne.n	8001100 <cmd_task_handler+0x8>
			process_command(&command);
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	4618      	mov	r0, r3
 8001120:	f000 f802 	bl	8001128 <process_command>
		returnedVal = xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001124:	e7ec      	b.n	8001100 <cmd_task_handler+0x8>
	...

08001128 <process_command>:
		// Notify the command to relevant task
	}
}

// Helper function for Command
void process_command(command_t* cmd){
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af02      	add	r7, sp, #8
 800112e:	6078      	str	r0, [r7, #4]

	extract_command(cmd);
 8001130:	6878      	ldr	r0, [r7, #4]
 8001132:	f000 f835 	bl	80011a0 <extract_command>

	switch(curr_state){
 8001136:	4b16      	ldr	r3, [pc, #88]	; (8001190 <process_command+0x68>)
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b05      	cmp	r3, #5
 800113c:	dc24      	bgt.n	8001188 <process_command+0x60>
 800113e:	2b02      	cmp	r3, #2
 8001140:	da18      	bge.n	8001174 <process_command+0x4c>
 8001142:	2b00      	cmp	r3, #0
 8001144:	d002      	beq.n	800114c <process_command+0x24>
 8001146:	2b01      	cmp	r3, #1
 8001148:	d00a      	beq.n	8001160 <process_command+0x38>
	case sRtcDateConfig:
	case sRtcReport:
		xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
		break;
	}
}
 800114a:	e01d      	b.n	8001188 <process_command+0x60>
		xTaskNotify(menu_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 800114c:	4b11      	ldr	r3, [pc, #68]	; (8001194 <process_command+0x6c>)
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	2300      	movs	r3, #0
 8001154:	9300      	str	r3, [sp, #0]
 8001156:	2303      	movs	r3, #3
 8001158:	2100      	movs	r1, #0
 800115a:	f005 f8a3 	bl	80062a4 <xTaskGenericNotify>
		break;
 800115e:	e013      	b.n	8001188 <process_command+0x60>
		xTaskNotify(led_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001160:	4b0d      	ldr	r3, [pc, #52]	; (8001198 <process_command+0x70>)
 8001162:	6818      	ldr	r0, [r3, #0]
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	2300      	movs	r3, #0
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	2303      	movs	r3, #3
 800116c:	2100      	movs	r1, #0
 800116e:	f005 f899 	bl	80062a4 <xTaskGenericNotify>
		break;
 8001172:	e009      	b.n	8001188 <process_command+0x60>
		xTaskNotify(rtc_task_handle, (uint32_t)cmd, eSetValueWithOverwrite);
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <process_command+0x74>)
 8001176:	6818      	ldr	r0, [r3, #0]
 8001178:	687a      	ldr	r2, [r7, #4]
 800117a:	2300      	movs	r3, #0
 800117c:	9300      	str	r3, [sp, #0]
 800117e:	2303      	movs	r3, #3
 8001180:	2100      	movs	r1, #0
 8001182:	f005 f88f 	bl	80062a4 <xTaskGenericNotify>
		break;
 8001186:	bf00      	nop
}
 8001188:	bf00      	nop
 800118a:	3708      	adds	r7, #8
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	200000d5 	.word	0x200000d5
 8001194:	200000a8 	.word	0x200000a8
 8001198:	200000b4 	.word	0x200000b4
 800119c:	200000b8 	.word	0x200000b8

080011a0 <extract_command>:

// Helper Function for Process_Command
int extract_command(command_t* cmd){
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b086      	sub	sp, #24
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]

	uint8_t item;
	BaseType_t status;

	status = uxQueueMessagesWaiting(q_data_handle);
 80011a8:	4b19      	ldr	r3, [pc, #100]	; (8001210 <extract_command+0x70>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4618      	mov	r0, r3
 80011ae:	f003 febc 	bl	8004f2a <uxQueueMessagesWaiting>
 80011b2:	4603      	mov	r3, r0
 80011b4:	613b      	str	r3, [r7, #16]
	if(!status) return -1;
 80011b6:	693b      	ldr	r3, [r7, #16]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d102      	bne.n	80011c2 <extract_command+0x22>
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011c0:	e022      	b.n	8001208 <extract_command+0x68>
	uint8_t i = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	75fb      	strb	r3, [r7, #23]

	do{
		status = xQueueReceive(q_data_handle, &item, 0);
 80011c6:	4b12      	ldr	r3, [pc, #72]	; (8001210 <extract_command+0x70>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	f107 010f 	add.w	r1, r7, #15
 80011ce:	2200      	movs	r2, #0
 80011d0:	4618      	mov	r0, r3
 80011d2:	f003 fd33 	bl	8004c3c <xQueueReceive>
 80011d6:	6138      	str	r0, [r7, #16]
		if(status == pdTRUE) cmd->payload[i++] = item;
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d106      	bne.n	80011ec <extract_command+0x4c>
 80011de:	7dfb      	ldrb	r3, [r7, #23]
 80011e0:	1c5a      	adds	r2, r3, #1
 80011e2:	75fa      	strb	r2, [r7, #23]
 80011e4:	461a      	mov	r2, r3
 80011e6:	7bf9      	ldrb	r1, [r7, #15]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	5499      	strb	r1, [r3, r2]
	}while(item != '\n');
 80011ec:	7bfb      	ldrb	r3, [r7, #15]
 80011ee:	2b0a      	cmp	r3, #10
 80011f0:	d1e9      	bne.n	80011c6 <extract_command+0x26>

	cmd->payload[i-1] = '\0';
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	3b01      	subs	r3, #1
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	2100      	movs	r1, #0
 80011fa:	54d1      	strb	r1, [r2, r3]
	cmd->len = i-1;
 80011fc:	7dfb      	ldrb	r3, [r7, #23]
 80011fe:	3b01      	subs	r3, #1
 8001200:	b2da      	uxtb	r2, r3
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	729a      	strb	r2, [r3, #10]

	return 0;
 8001206:	2300      	movs	r3, #0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3718      	adds	r7, #24
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200000bc 	.word	0x200000bc

08001214 <print_task_handler>:


void print_task_handler(void* param){
 8001214:	b590      	push	{r4, r7, lr}
 8001216:	b085      	sub	sp, #20
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]

	uint32_t* msg;
	while(1){
		xQueueReceive(q_print_handle, &msg, portMAX_DELAY);
 800121c:	4b0b      	ldr	r3, [pc, #44]	; (800124c <print_task_handler+0x38>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	f107 010c 	add.w	r1, r7, #12
 8001224:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001228:	4618      	mov	r0, r3
 800122a:	f003 fd07 	bl	8004c3c <xQueueReceive>
		HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen((char*)msg), HAL_MAX_DELAY);
 800122e:	68fc      	ldr	r4, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	4618      	mov	r0, r3
 8001234:	f7fe fff6 	bl	8000224 <strlen>
 8001238:	4603      	mov	r3, r0
 800123a:	b29a      	uxth	r2, r3
 800123c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001240:	4621      	mov	r1, r4
 8001242:	4803      	ldr	r0, [pc, #12]	; (8001250 <print_task_handler+0x3c>)
 8001244:	f002 f969 	bl	800351a <HAL_UART_Transmit>
		xQueueReceive(q_print_handle, &msg, portMAX_DELAY);
 8001248:	e7e8      	b.n	800121c <print_task_handler+0x8>
 800124a:	bf00      	nop
 800124c:	200000c0 	.word	0x200000c0
 8001250:	20000064 	.word	0x20000064

08001254 <led_task_handler>:

	}
}

void led_task_handler(void* param){
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af02      	add	r7, sp, #8
 800125a:	6078      	str	r0, [r7, #4]

	uint32_t cmd_addr;
	command_t* cmd;
	const char* msg_led = "  =================== \n"
 800125c:	4b3e      	ldr	r3, [pc, #248]	; (8001358 <led_task_handler+0x104>)
 800125e:	60fb      	str	r3, [r7, #12]
							"Enter your choice here: ";

	while(1){

		// TODO: Wait for notification (Notify Wait)
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001260:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	2300      	movs	r3, #0
 8001268:	2200      	movs	r2, #0
 800126a:	2100      	movs	r1, #0
 800126c:	2000      	movs	r0, #0
 800126e:	f004 ff99 	bl	80061a4 <xTaskGenericNotifyWait>

		// TODO: Print LED menu
		xQueueSend(q_print_handle, &msg_led, portMAX_DELAY);
 8001272:	4b3a      	ldr	r3, [pc, #232]	; (800135c <led_task_handler+0x108>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f107 010c 	add.w	r1, r7, #12
 800127a:	2300      	movs	r3, #0
 800127c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001280:	f003 fb2c 	bl	80048dc <xQueueGenericSend>

		// TODO: wait for LED commands (Notify Wait)
		xTaskNotifyWait(0, 0, &cmd_addr, portMAX_DELAY);
 8001284:	f107 0310 	add.w	r3, r7, #16
 8001288:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800128c:	9200      	str	r2, [sp, #0]
 800128e:	2200      	movs	r2, #0
 8001290:	2100      	movs	r1, #0
 8001292:	2000      	movs	r0, #0
 8001294:	f004 ff86 	bl	80061a4 <xTaskGenericNotifyWait>

		cmd = (command_t*)cmd_addr;
 8001298:	693b      	ldr	r3, [r7, #16]
 800129a:	617b      	str	r3, [r7, #20]

		if(cmd->len <= 4){
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	7a9b      	ldrb	r3, [r3, #10]
 80012a0:	2b04      	cmp	r3, #4
 80012a2:	d843      	bhi.n	800132c <led_task_handler+0xd8>
			if(! strcmp((char*)cmd->payload, "none")){
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	492e      	ldr	r1, [pc, #184]	; (8001360 <led_task_handler+0x10c>)
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7fe ffb1 	bl	8000210 <strcmp>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d102      	bne.n	80012ba <led_task_handler+0x66>
				led_effect_stop();
 80012b4:	f7ff f93c 	bl	8000530 <led_effect_stop>
 80012b8:	e7d2      	b.n	8001260 <led_task_handler+0xc>
			}else if(! strcmp((char*)cmd->payload, "e1")){
 80012ba:	697b      	ldr	r3, [r7, #20]
 80012bc:	4929      	ldr	r1, [pc, #164]	; (8001364 <led_task_handler+0x110>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f7fe ffa6 	bl	8000210 <strcmp>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d103      	bne.n	80012d2 <led_task_handler+0x7e>
				led_effect(1);
 80012ca:	2001      	movs	r0, #1
 80012cc:	f7ff f950 	bl	8000570 <led_effect>
 80012d0:	e7c6      	b.n	8001260 <led_task_handler+0xc>
			}else if(! strcmp((char*)cmd->payload, "e2")){
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	4924      	ldr	r1, [pc, #144]	; (8001368 <led_task_handler+0x114>)
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7fe ff9a 	bl	8000210 <strcmp>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d103      	bne.n	80012ea <led_task_handler+0x96>
				led_effect(2);
 80012e2:	2002      	movs	r0, #2
 80012e4:	f7ff f944 	bl	8000570 <led_effect>
 80012e8:	e7ba      	b.n	8001260 <led_task_handler+0xc>
			}else if(! strcmp((char*)cmd->payload, "e3")){
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	491f      	ldr	r1, [pc, #124]	; (800136c <led_task_handler+0x118>)
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7fe ff8e 	bl	8000210 <strcmp>
 80012f4:	4603      	mov	r3, r0
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d103      	bne.n	8001302 <led_task_handler+0xae>
				led_effect(3);
 80012fa:	2003      	movs	r0, #3
 80012fc:	f7ff f938 	bl	8000570 <led_effect>
 8001300:	e7ae      	b.n	8001260 <led_task_handler+0xc>
			}else if(! strcmp((char*)cmd->payload, "e4")){
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	491a      	ldr	r1, [pc, #104]	; (8001370 <led_task_handler+0x11c>)
 8001306:	4618      	mov	r0, r3
 8001308:	f7fe ff82 	bl	8000210 <strcmp>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d103      	bne.n	800131a <led_task_handler+0xc6>
				led_effect(4);
 8001312:	2004      	movs	r0, #4
 8001314:	f7ff f92c 	bl	8000570 <led_effect>
 8001318:	e7a2      	b.n	8001260 <led_task_handler+0xc>
			}else{
				xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 800131a:	4b10      	ldr	r3, [pc, #64]	; (800135c <led_task_handler+0x108>)
 800131c:	6818      	ldr	r0, [r3, #0]
 800131e:	2300      	movs	r3, #0
 8001320:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001324:	4913      	ldr	r1, [pc, #76]	; (8001374 <led_task_handler+0x120>)
 8001326:	f003 fad9 	bl	80048dc <xQueueGenericSend>
 800132a:	e799      	b.n	8001260 <led_task_handler+0xc>
			}
		}else{
			// TODO: print Invalid Message
			xQueueSend(q_print_handle, &msg_inv, portMAX_DELAY);
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <led_task_handler+0x108>)
 800132e:	6818      	ldr	r0, [r3, #0]
 8001330:	2300      	movs	r3, #0
 8001332:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001336:	490f      	ldr	r1, [pc, #60]	; (8001374 <led_task_handler+0x120>)
 8001338:	f003 fad0 	bl	80048dc <xQueueGenericSend>

			// TODO: update state variable
			curr_state = sMainMenu;
 800133c:	4b0e      	ldr	r3, [pc, #56]	; (8001378 <led_task_handler+0x124>)
 800133e:	2200      	movs	r2, #0
 8001340:	701a      	strb	r2, [r3, #0]

			// TODO: Notify menu task
			xTaskNotify(menu_task_handle, 0, eNoAction);
 8001342:	4b0e      	ldr	r3, [pc, #56]	; (800137c <led_task_handler+0x128>)
 8001344:	6818      	ldr	r0, [r3, #0]
 8001346:	2300      	movs	r3, #0
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2300      	movs	r3, #0
 800134c:	2200      	movs	r2, #0
 800134e:	2100      	movs	r1, #0
 8001350:	f004 ffa8 	bl	80062a4 <xTaskGenericNotify>
		xTaskNotifyWait(0, 0, NULL, portMAX_DELAY);
 8001354:	e784      	b.n	8001260 <led_task_handler+0xc>
 8001356:	bf00      	nop
 8001358:	08007904 	.word	0x08007904
 800135c:	200000c0 	.word	0x200000c0
 8001360:	08007978 	.word	0x08007978
 8001364:	08007980 	.word	0x08007980
 8001368:	08007984 	.word	0x08007984
 800136c:	08007988 	.word	0x08007988
 8001370:	0800798c 	.word	0x0800798c
 8001374:	2000000c 	.word	0x2000000c
 8001378:	200000d5 	.word	0x200000d5
 800137c:	200000a8 	.word	0x200000a8

08001380 <rtc_task_handler>:
		}

	}
}

void rtc_task_handler(void* param){
 8001380:	b480      	push	{r7}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
	while(1){
 8001388:	e7fe      	b.n	8001388 <rtc_task_handler+0x8>
	...

0800138c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800138c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001390:	480d      	ldr	r0, [pc, #52]	; (80013c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001392:	490e      	ldr	r1, [pc, #56]	; (80013cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001394:	4a0e      	ldr	r2, [pc, #56]	; (80013d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001396:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001398:	e002      	b.n	80013a0 <LoopCopyDataInit>

0800139a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800139a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800139c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800139e:	3304      	adds	r3, #4

080013a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013a4:	d3f9      	bcc.n	800139a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013a6:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013a8:	4c0b      	ldr	r4, [pc, #44]	; (80013d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013ac:	e001      	b.n	80013b2 <LoopFillZerobss>

080013ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013b0:	3204      	adds	r2, #4

080013b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013b4:	d3fb      	bcc.n	80013ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013b6:	f7ff fe19 	bl	8000fec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ba:	f006 f9e3 	bl	8007784 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013be:	f7ff f9f5 	bl	80007ac <main>
  bx  lr    
 80013c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80013c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80013c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80013cc:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 80013d0:	080079d0 	.word	0x080079d0
  ldr r2, =_sbss
 80013d4:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80013d8:	20012ec8 	.word	0x20012ec8

080013dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013dc:	e7fe      	b.n	80013dc <ADC_IRQHandler>
	...

080013e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80013e4:	4b0e      	ldr	r3, [pc, #56]	; (8001420 <HAL_Init+0x40>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a0d      	ldr	r2, [pc, #52]	; (8001420 <HAL_Init+0x40>)
 80013ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80013ee:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80013f0:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <HAL_Init+0x40>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	4a0a      	ldr	r2, [pc, #40]	; (8001420 <HAL_Init+0x40>)
 80013f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80013fa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <HAL_Init+0x40>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a07      	ldr	r2, [pc, #28]	; (8001420 <HAL_Init+0x40>)
 8001402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001406:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001408:	2003      	movs	r0, #3
 800140a:	f000 f8d8 	bl	80015be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800140e:	200f      	movs	r0, #15
 8001410:	f7ff fd46 	bl	8000ea0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001414:	f7ff fca2 	bl	8000d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	40023c00 	.word	0x40023c00

08001424 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001428:	4b06      	ldr	r3, [pc, #24]	; (8001444 <HAL_IncTick+0x20>)
 800142a:	781b      	ldrb	r3, [r3, #0]
 800142c:	461a      	mov	r2, r3
 800142e:	4b06      	ldr	r3, [pc, #24]	; (8001448 <HAL_IncTick+0x24>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4413      	add	r3, r2
 8001434:	4a04      	ldr	r2, [pc, #16]	; (8001448 <HAL_IncTick+0x24>)
 8001436:	6013      	str	r3, [r2, #0]
}
 8001438:	bf00      	nop
 800143a:	46bd      	mov	sp, r7
 800143c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001440:	4770      	bx	lr
 8001442:	bf00      	nop
 8001444:	20000014 	.word	0x20000014
 8001448:	20000120 	.word	0x20000120

0800144c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return uwTick;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <HAL_GetTick+0x14>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000120 	.word	0x20000120

08001464 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001464:	b480      	push	{r7}
 8001466:	b085      	sub	sp, #20
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	f003 0307 	and.w	r3, r3, #7
 8001472:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001474:	4b0c      	ldr	r3, [pc, #48]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001480:	4013      	ands	r3, r2
 8001482:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800148c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001490:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001494:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001496:	4a04      	ldr	r2, [pc, #16]	; (80014a8 <__NVIC_SetPriorityGrouping+0x44>)
 8001498:	68bb      	ldr	r3, [r7, #8]
 800149a:	60d3      	str	r3, [r2, #12]
}
 800149c:	bf00      	nop
 800149e:	3714      	adds	r7, #20
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000ed00 	.word	0xe000ed00

080014ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80014b0:	4b04      	ldr	r3, [pc, #16]	; (80014c4 <__NVIC_GetPriorityGrouping+0x18>)
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	0a1b      	lsrs	r3, r3, #8
 80014b6:	f003 0307 	and.w	r3, r3, #7
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	4603      	mov	r3, r0
 80014d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	db0b      	blt.n	80014f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	f003 021f 	and.w	r2, r3, #31
 80014e0:	4907      	ldr	r1, [pc, #28]	; (8001500 <__NVIC_EnableIRQ+0x38>)
 80014e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014e6:	095b      	lsrs	r3, r3, #5
 80014e8:	2001      	movs	r0, #1
 80014ea:	fa00 f202 	lsl.w	r2, r0, r2
 80014ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80014f2:	bf00      	nop
 80014f4:	370c      	adds	r7, #12
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	e000e100 	.word	0xe000e100

08001504 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	4603      	mov	r3, r0
 800150c:	6039      	str	r1, [r7, #0]
 800150e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001514:	2b00      	cmp	r3, #0
 8001516:	db0a      	blt.n	800152e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	b2da      	uxtb	r2, r3
 800151c:	490c      	ldr	r1, [pc, #48]	; (8001550 <__NVIC_SetPriority+0x4c>)
 800151e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001522:	0112      	lsls	r2, r2, #4
 8001524:	b2d2      	uxtb	r2, r2
 8001526:	440b      	add	r3, r1
 8001528:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800152c:	e00a      	b.n	8001544 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	b2da      	uxtb	r2, r3
 8001532:	4908      	ldr	r1, [pc, #32]	; (8001554 <__NVIC_SetPriority+0x50>)
 8001534:	79fb      	ldrb	r3, [r7, #7]
 8001536:	f003 030f 	and.w	r3, r3, #15
 800153a:	3b04      	subs	r3, #4
 800153c:	0112      	lsls	r2, r2, #4
 800153e:	b2d2      	uxtb	r2, r2
 8001540:	440b      	add	r3, r1
 8001542:	761a      	strb	r2, [r3, #24]
}
 8001544:	bf00      	nop
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	e000e100 	.word	0xe000e100
 8001554:	e000ed00 	.word	0xe000ed00

08001558 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001558:	b480      	push	{r7}
 800155a:	b089      	sub	sp, #36	; 0x24
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	f1c3 0307 	rsb	r3, r3, #7
 8001572:	2b04      	cmp	r3, #4
 8001574:	bf28      	it	cs
 8001576:	2304      	movcs	r3, #4
 8001578:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	3304      	adds	r3, #4
 800157e:	2b06      	cmp	r3, #6
 8001580:	d902      	bls.n	8001588 <NVIC_EncodePriority+0x30>
 8001582:	69fb      	ldr	r3, [r7, #28]
 8001584:	3b03      	subs	r3, #3
 8001586:	e000      	b.n	800158a <NVIC_EncodePriority+0x32>
 8001588:	2300      	movs	r3, #0
 800158a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800158c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001590:	69bb      	ldr	r3, [r7, #24]
 8001592:	fa02 f303 	lsl.w	r3, r2, r3
 8001596:	43da      	mvns	r2, r3
 8001598:	68bb      	ldr	r3, [r7, #8]
 800159a:	401a      	ands	r2, r3
 800159c:	697b      	ldr	r3, [r7, #20]
 800159e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	fa01 f303 	lsl.w	r3, r1, r3
 80015aa:	43d9      	mvns	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015b0:	4313      	orrs	r3, r2
         );
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3724      	adds	r7, #36	; 0x24
 80015b6:	46bd      	mov	sp, r7
 80015b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015bc:	4770      	bx	lr

080015be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015be:	b580      	push	{r7, lr}
 80015c0:	b082      	sub	sp, #8
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff ff4c 	bl	8001464 <__NVIC_SetPriorityGrouping>
}
 80015cc:	bf00      	nop
 80015ce:	3708      	adds	r7, #8
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b086      	sub	sp, #24
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4603      	mov	r3, r0
 80015dc:	60b9      	str	r1, [r7, #8]
 80015de:	607a      	str	r2, [r7, #4]
 80015e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015e6:	f7ff ff61 	bl	80014ac <__NVIC_GetPriorityGrouping>
 80015ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	68b9      	ldr	r1, [r7, #8]
 80015f0:	6978      	ldr	r0, [r7, #20]
 80015f2:	f7ff ffb1 	bl	8001558 <NVIC_EncodePriority>
 80015f6:	4602      	mov	r2, r0
 80015f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015fc:	4611      	mov	r1, r2
 80015fe:	4618      	mov	r0, r3
 8001600:	f7ff ff80 	bl	8001504 <__NVIC_SetPriority>
}
 8001604:	bf00      	nop
 8001606:	3718      	adds	r7, #24
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}

0800160c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	4603      	mov	r3, r0
 8001614:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff ff54 	bl	80014c8 <__NVIC_EnableIRQ>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b084      	sub	sp, #16
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001634:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001636:	f7ff ff09 	bl	800144c <HAL_GetTick>
 800163a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001642:	b2db      	uxtb	r3, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d008      	beq.n	800165a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2200      	movs	r2, #0
 8001652:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8001656:	2301      	movs	r3, #1
 8001658:	e052      	b.n	8001700 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	f022 0216 	bic.w	r2, r2, #22
 8001668:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	695a      	ldr	r2, [r3, #20]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001678:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	2b00      	cmp	r3, #0
 8001680:	d103      	bne.n	800168a <HAL_DMA_Abort+0x62>
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001686:	2b00      	cmp	r3, #0
 8001688:	d007      	beq.n	800169a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f022 0208 	bic.w	r2, r2, #8
 8001698:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f022 0201 	bic.w	r2, r2, #1
 80016a8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016aa:	e013      	b.n	80016d4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80016ac:	f7ff fece 	bl	800144c <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68bb      	ldr	r3, [r7, #8]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d90c      	bls.n	80016d4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2220      	movs	r2, #32
 80016be:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2203      	movs	r2, #3
 80016c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2200      	movs	r2, #0
 80016cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e015      	b.n	8001700 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0301 	and.w	r3, r3, #1
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1e4      	bne.n	80016ac <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016e6:	223f      	movs	r2, #63	; 0x3f
 80016e8:	409a      	lsls	r2, r3
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2201      	movs	r2, #1
 80016f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	2200      	movs	r2, #0
 80016fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80016fe:	2300      	movs	r3, #0
}
 8001700:	4618      	mov	r0, r3
 8001702:	3710      	adds	r7, #16
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}

08001708 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001716:	b2db      	uxtb	r3, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d004      	beq.n	8001726 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2280      	movs	r2, #128	; 0x80
 8001720:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e00c      	b.n	8001740 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	2205      	movs	r2, #5
 800172a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f022 0201 	bic.w	r2, r2, #1
 800173c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800173e:	2300      	movs	r3, #0
}
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr

0800174c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800174c:	b480      	push	{r7}
 800174e:	b089      	sub	sp, #36	; 0x24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
 8001754:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001756:	2300      	movs	r3, #0
 8001758:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
 8001766:	e165      	b.n	8001a34 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001768:	2201      	movs	r2, #1
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	fa02 f303 	lsl.w	r3, r2, r3
 8001770:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	697a      	ldr	r2, [r7, #20]
 8001778:	4013      	ands	r3, r2
 800177a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800177c:	693a      	ldr	r2, [r7, #16]
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	429a      	cmp	r2, r3
 8001782:	f040 8154 	bne.w	8001a2e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	685b      	ldr	r3, [r3, #4]
 800178a:	f003 0303 	and.w	r3, r3, #3
 800178e:	2b01      	cmp	r3, #1
 8001790:	d005      	beq.n	800179e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800179a:	2b02      	cmp	r3, #2
 800179c:	d130      	bne.n	8001800 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	2203      	movs	r2, #3
 80017aa:	fa02 f303 	lsl.w	r3, r2, r3
 80017ae:	43db      	mvns	r3, r3
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	4013      	ands	r3, r2
 80017b4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	68da      	ldr	r2, [r3, #12]
 80017ba:	69fb      	ldr	r3, [r7, #28]
 80017bc:	005b      	lsls	r3, r3, #1
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	69ba      	ldr	r2, [r7, #24]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	69ba      	ldr	r2, [r7, #24]
 80017cc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80017d4:	2201      	movs	r2, #1
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	091b      	lsrs	r3, r3, #4
 80017ea:	f003 0201 	and.w	r2, r3, #1
 80017ee:	69fb      	ldr	r3, [r7, #28]
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	f003 0303 	and.w	r3, r3, #3
 8001808:	2b03      	cmp	r3, #3
 800180a:	d017      	beq.n	800183c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	005b      	lsls	r3, r3, #1
 8001816:	2203      	movs	r2, #3
 8001818:	fa02 f303 	lsl.w	r3, r2, r3
 800181c:	43db      	mvns	r3, r3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4013      	ands	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001824:	683b      	ldr	r3, [r7, #0]
 8001826:	689a      	ldr	r2, [r3, #8]
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4313      	orrs	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f003 0303 	and.w	r3, r3, #3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d123      	bne.n	8001890 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001848:	69fb      	ldr	r3, [r7, #28]
 800184a:	08da      	lsrs	r2, r3, #3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3208      	adds	r2, #8
 8001850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001856:	69fb      	ldr	r3, [r7, #28]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	220f      	movs	r2, #15
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	691a      	ldr	r2, [r3, #16]
 8001870:	69fb      	ldr	r3, [r7, #28]
 8001872:	f003 0307 	and.w	r3, r3, #7
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	fa02 f303 	lsl.w	r3, r2, r3
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4313      	orrs	r3, r2
 8001880:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001882:	69fb      	ldr	r3, [r7, #28]
 8001884:	08da      	lsrs	r2, r3, #3
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	3208      	adds	r2, #8
 800188a:	69b9      	ldr	r1, [r7, #24]
 800188c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	005b      	lsls	r3, r3, #1
 800189a:	2203      	movs	r2, #3
 800189c:	fa02 f303 	lsl.w	r3, r2, r3
 80018a0:	43db      	mvns	r3, r3
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	4013      	ands	r3, r2
 80018a6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f003 0203 	and.w	r2, r3, #3
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	005b      	lsls	r3, r3, #1
 80018b4:	fa02 f303 	lsl.w	r3, r2, r3
 80018b8:	69ba      	ldr	r2, [r7, #24]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	f000 80ae 	beq.w	8001a2e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	60fb      	str	r3, [r7, #12]
 80018d6:	4b5d      	ldr	r3, [pc, #372]	; (8001a4c <HAL_GPIO_Init+0x300>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	4a5c      	ldr	r2, [pc, #368]	; (8001a4c <HAL_GPIO_Init+0x300>)
 80018dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018e0:	6453      	str	r3, [r2, #68]	; 0x44
 80018e2:	4b5a      	ldr	r3, [pc, #360]	; (8001a4c <HAL_GPIO_Init+0x300>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80018ee:	4a58      	ldr	r2, [pc, #352]	; (8001a50 <HAL_GPIO_Init+0x304>)
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	089b      	lsrs	r3, r3, #2
 80018f4:	3302      	adds	r3, #2
 80018f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	f003 0303 	and.w	r3, r3, #3
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	220f      	movs	r2, #15
 8001906:	fa02 f303 	lsl.w	r3, r2, r3
 800190a:	43db      	mvns	r3, r3
 800190c:	69ba      	ldr	r2, [r7, #24]
 800190e:	4013      	ands	r3, r2
 8001910:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	4a4f      	ldr	r2, [pc, #316]	; (8001a54 <HAL_GPIO_Init+0x308>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d025      	beq.n	8001966 <HAL_GPIO_Init+0x21a>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	4a4e      	ldr	r2, [pc, #312]	; (8001a58 <HAL_GPIO_Init+0x30c>)
 800191e:	4293      	cmp	r3, r2
 8001920:	d01f      	beq.n	8001962 <HAL_GPIO_Init+0x216>
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	4a4d      	ldr	r2, [pc, #308]	; (8001a5c <HAL_GPIO_Init+0x310>)
 8001926:	4293      	cmp	r3, r2
 8001928:	d019      	beq.n	800195e <HAL_GPIO_Init+0x212>
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	4a4c      	ldr	r2, [pc, #304]	; (8001a60 <HAL_GPIO_Init+0x314>)
 800192e:	4293      	cmp	r3, r2
 8001930:	d013      	beq.n	800195a <HAL_GPIO_Init+0x20e>
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	4a4b      	ldr	r2, [pc, #300]	; (8001a64 <HAL_GPIO_Init+0x318>)
 8001936:	4293      	cmp	r3, r2
 8001938:	d00d      	beq.n	8001956 <HAL_GPIO_Init+0x20a>
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	4a4a      	ldr	r2, [pc, #296]	; (8001a68 <HAL_GPIO_Init+0x31c>)
 800193e:	4293      	cmp	r3, r2
 8001940:	d007      	beq.n	8001952 <HAL_GPIO_Init+0x206>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	4a49      	ldr	r2, [pc, #292]	; (8001a6c <HAL_GPIO_Init+0x320>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d101      	bne.n	800194e <HAL_GPIO_Init+0x202>
 800194a:	2306      	movs	r3, #6
 800194c:	e00c      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 800194e:	2307      	movs	r3, #7
 8001950:	e00a      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 8001952:	2305      	movs	r3, #5
 8001954:	e008      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 8001956:	2304      	movs	r3, #4
 8001958:	e006      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 800195a:	2303      	movs	r3, #3
 800195c:	e004      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 800195e:	2302      	movs	r3, #2
 8001960:	e002      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 8001962:	2301      	movs	r3, #1
 8001964:	e000      	b.n	8001968 <HAL_GPIO_Init+0x21c>
 8001966:	2300      	movs	r3, #0
 8001968:	69fa      	ldr	r2, [r7, #28]
 800196a:	f002 0203 	and.w	r2, r2, #3
 800196e:	0092      	lsls	r2, r2, #2
 8001970:	4093      	lsls	r3, r2
 8001972:	69ba      	ldr	r2, [r7, #24]
 8001974:	4313      	orrs	r3, r2
 8001976:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001978:	4935      	ldr	r1, [pc, #212]	; (8001a50 <HAL_GPIO_Init+0x304>)
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	089b      	lsrs	r3, r3, #2
 800197e:	3302      	adds	r3, #2
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001986:	4b3a      	ldr	r3, [pc, #232]	; (8001a70 <HAL_GPIO_Init+0x324>)
 8001988:	689b      	ldr	r3, [r3, #8]
 800198a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	43db      	mvns	r3, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4013      	ands	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d003      	beq.n	80019aa <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80019a2:	69ba      	ldr	r2, [r7, #24]
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80019aa:	4a31      	ldr	r2, [pc, #196]	; (8001a70 <HAL_GPIO_Init+0x324>)
 80019ac:	69bb      	ldr	r3, [r7, #24]
 80019ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80019b0:	4b2f      	ldr	r3, [pc, #188]	; (8001a70 <HAL_GPIO_Init+0x324>)
 80019b2:	68db      	ldr	r3, [r3, #12]
 80019b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019b6:	693b      	ldr	r3, [r7, #16]
 80019b8:	43db      	mvns	r3, r3
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	4013      	ands	r3, r2
 80019be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d003      	beq.n	80019d4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	4313      	orrs	r3, r2
 80019d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80019d4:	4a26      	ldr	r2, [pc, #152]	; (8001a70 <HAL_GPIO_Init+0x324>)
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80019da:	4b25      	ldr	r3, [pc, #148]	; (8001a70 <HAL_GPIO_Init+0x324>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	43db      	mvns	r3, r3
 80019e4:	69ba      	ldr	r2, [r7, #24]
 80019e6:	4013      	ands	r3, r2
 80019e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d003      	beq.n	80019fe <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80019f6:	69ba      	ldr	r2, [r7, #24]
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	4313      	orrs	r3, r2
 80019fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80019fe:	4a1c      	ldr	r2, [pc, #112]	; (8001a70 <HAL_GPIO_Init+0x324>)
 8001a00:	69bb      	ldr	r3, [r7, #24]
 8001a02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a04:	4b1a      	ldr	r3, [pc, #104]	; (8001a70 <HAL_GPIO_Init+0x324>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a0a:	693b      	ldr	r3, [r7, #16]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69ba      	ldr	r2, [r7, #24]
 8001a10:	4013      	ands	r3, r2
 8001a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d003      	beq.n	8001a28 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001a28:	4a11      	ldr	r2, [pc, #68]	; (8001a70 <HAL_GPIO_Init+0x324>)
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001a2e:	69fb      	ldr	r3, [r7, #28]
 8001a30:	3301      	adds	r3, #1
 8001a32:	61fb      	str	r3, [r7, #28]
 8001a34:	69fb      	ldr	r3, [r7, #28]
 8001a36:	2b0f      	cmp	r3, #15
 8001a38:	f67f ae96 	bls.w	8001768 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001a3c:	bf00      	nop
 8001a3e:	bf00      	nop
 8001a40:	3724      	adds	r7, #36	; 0x24
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40013800 	.word	0x40013800
 8001a54:	40020000 	.word	0x40020000
 8001a58:	40020400 	.word	0x40020400
 8001a5c:	40020800 	.word	0x40020800
 8001a60:	40020c00 	.word	0x40020c00
 8001a64:	40021000 	.word	0x40021000
 8001a68:	40021400 	.word	0x40021400
 8001a6c:	40021800 	.word	0x40021800
 8001a70:	40013c00 	.word	0x40013c00

08001a74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	807b      	strh	r3, [r7, #2]
 8001a80:	4613      	mov	r3, r2
 8001a82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a84:	787b      	ldrb	r3, [r7, #1]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d003      	beq.n	8001a92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a8a:	887a      	ldrh	r2, [r7, #2]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a90:	e003      	b.n	8001a9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a92:	887b      	ldrh	r3, [r7, #2]
 8001a94:	041a      	lsls	r2, r3, #16
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	619a      	str	r2, [r3, #24]
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d101      	bne.n	8001abc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ab8:	2301      	movs	r3, #1
 8001aba:	e0cc      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001abc:	4b68      	ldr	r3, [pc, #416]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f003 030f 	and.w	r3, r3, #15
 8001ac4:	683a      	ldr	r2, [r7, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d90c      	bls.n	8001ae4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aca:	4b65      	ldr	r3, [pc, #404]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001acc:	683a      	ldr	r2, [r7, #0]
 8001ace:	b2d2      	uxtb	r2, r2
 8001ad0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad2:	4b63      	ldr	r3, [pc, #396]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f003 030f 	and.w	r3, r3, #15
 8001ada:	683a      	ldr	r2, [r7, #0]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d001      	beq.n	8001ae4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e0b8      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 0302 	and.w	r3, r3, #2
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d020      	beq.n	8001b32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0304 	and.w	r3, r3, #4
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d005      	beq.n	8001b08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001afc:	4b59      	ldr	r3, [pc, #356]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001afe:	689b      	ldr	r3, [r3, #8]
 8001b00:	4a58      	ldr	r2, [pc, #352]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b06:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0308 	and.w	r3, r3, #8
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d005      	beq.n	8001b20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b14:	4b53      	ldr	r3, [pc, #332]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	4a52      	ldr	r2, [pc, #328]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b20:	4b50      	ldr	r3, [pc, #320]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	494d      	ldr	r1, [pc, #308]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d044      	beq.n	8001bc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	2b01      	cmp	r3, #1
 8001b44:	d107      	bne.n	8001b56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b46:	4b47      	ldr	r3, [pc, #284]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d119      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e07f      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	2b02      	cmp	r3, #2
 8001b5c:	d003      	beq.n	8001b66 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b62:	2b03      	cmp	r3, #3
 8001b64:	d107      	bne.n	8001b76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b66:	4b3f      	ldr	r3, [pc, #252]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d109      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e06f      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b76:	4b3b      	ldr	r3, [pc, #236]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0302 	and.w	r3, r3, #2
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e067      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b86:	4b37      	ldr	r3, [pc, #220]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f023 0203 	bic.w	r2, r3, #3
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4934      	ldr	r1, [pc, #208]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001b94:	4313      	orrs	r3, r2
 8001b96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b98:	f7ff fc58 	bl	800144c <HAL_GetTick>
 8001b9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b9e:	e00a      	b.n	8001bb6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba0:	f7ff fc54 	bl	800144c <HAL_GetTick>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	1ad3      	subs	r3, r2, r3
 8001baa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e04f      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bb6:	4b2b      	ldr	r3, [pc, #172]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	f003 020c 	and.w	r2, r3, #12
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	429a      	cmp	r2, r3
 8001bc6:	d1eb      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bc8:	4b25      	ldr	r3, [pc, #148]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f003 030f 	and.w	r3, r3, #15
 8001bd0:	683a      	ldr	r2, [r7, #0]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d20c      	bcs.n	8001bf0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bd6:	4b22      	ldr	r3, [pc, #136]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001bd8:	683a      	ldr	r2, [r7, #0]
 8001bda:	b2d2      	uxtb	r2, r2
 8001bdc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bde:	4b20      	ldr	r3, [pc, #128]	; (8001c60 <HAL_RCC_ClockConfig+0x1b8>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d001      	beq.n	8001bf0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e032      	b.n	8001c56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 0304 	and.w	r3, r3, #4
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d008      	beq.n	8001c0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001bfc:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfe:	689b      	ldr	r3, [r3, #8]
 8001c00:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	4916      	ldr	r1, [pc, #88]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0a:	4313      	orrs	r3, r2
 8001c0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f003 0308 	and.w	r3, r3, #8
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d009      	beq.n	8001c2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c1a:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	00db      	lsls	r3, r3, #3
 8001c28:	490e      	ldr	r1, [pc, #56]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c2e:	f000 fbb1 	bl	8002394 <HAL_RCC_GetSysClockFreq>
 8001c32:	4602      	mov	r2, r0
 8001c34:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <HAL_RCC_ClockConfig+0x1bc>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	091b      	lsrs	r3, r3, #4
 8001c3a:	f003 030f 	and.w	r3, r3, #15
 8001c3e:	490a      	ldr	r1, [pc, #40]	; (8001c68 <HAL_RCC_ClockConfig+0x1c0>)
 8001c40:	5ccb      	ldrb	r3, [r1, r3]
 8001c42:	fa22 f303 	lsr.w	r3, r2, r3
 8001c46:	4a09      	ldr	r2, [pc, #36]	; (8001c6c <HAL_RCC_ClockConfig+0x1c4>)
 8001c48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c4a:	4b09      	ldr	r3, [pc, #36]	; (8001c70 <HAL_RCC_ClockConfig+0x1c8>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff f926 	bl	8000ea0 <HAL_InitTick>

  return HAL_OK;
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	40023c00 	.word	0x40023c00
 8001c64:	40023800 	.word	0x40023800
 8001c68:	080079a8 	.word	0x080079a8
 8001c6c:	20000008 	.word	0x20000008
 8001c70:	20000010 	.word	0x20000010

08001c74 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c78:	4b03      	ldr	r3, [pc, #12]	; (8001c88 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	20000008 	.word	0x20000008

08001c8c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c90:	f7ff fff0 	bl	8001c74 <HAL_RCC_GetHCLKFreq>
 8001c94:	4602      	mov	r2, r0
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	0a9b      	lsrs	r3, r3, #10
 8001c9c:	f003 0307 	and.w	r3, r3, #7
 8001ca0:	4903      	ldr	r1, [pc, #12]	; (8001cb0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ca2:	5ccb      	ldrb	r3, [r1, r3]
 8001ca4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	40023800 	.word	0x40023800
 8001cb0:	080079b8 	.word	0x080079b8

08001cb4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001cb8:	f7ff ffdc 	bl	8001c74 <HAL_RCC_GetHCLKFreq>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	4b05      	ldr	r3, [pc, #20]	; (8001cd4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	0b5b      	lsrs	r3, r3, #13
 8001cc4:	f003 0307 	and.w	r3, r3, #7
 8001cc8:	4903      	ldr	r1, [pc, #12]	; (8001cd8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cca:	5ccb      	ldrb	r3, [r1, r3]
 8001ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	bd80      	pop	{r7, pc}
 8001cd4:	40023800 	.word	0x40023800
 8001cd8:	080079b8 	.word	0x080079b8

08001cdc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	220f      	movs	r2, #15
 8001cea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001cec:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <HAL_RCC_GetClockConfig+0x5c>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 0203 	and.w	r2, r3, #3
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	; (8001d38 <HAL_RCC_GetClockConfig+0x5c>)
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d04:	4b0c      	ldr	r3, [pc, #48]	; (8001d38 <HAL_RCC_GetClockConfig+0x5c>)
 8001d06:	689b      	ldr	r3, [r3, #8]
 8001d08:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d10:	4b09      	ldr	r3, [pc, #36]	; (8001d38 <HAL_RCC_GetClockConfig+0x5c>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	08db      	lsrs	r3, r3, #3
 8001d16:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <HAL_RCC_GetClockConfig+0x60>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f003 020f 	and.w	r2, r3, #15
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	601a      	str	r2, [r3, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d34:	4770      	bx	lr
 8001d36:	bf00      	nop
 8001d38:	40023800 	.word	0x40023800
 8001d3c:	40023c00 	.word	0x40023c00

08001d40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08c      	sub	sp, #48	; 0x30
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8001d54:	2300      	movs	r3, #0
 8001d56:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8001d64:	2300      	movs	r3, #0
 8001d66:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f003 0301 	and.w	r3, r3, #1
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d010      	beq.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8001d78:	4b6f      	ldr	r3, [pc, #444]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d7a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001d7e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d86:	496c      	ldr	r1, [pc, #432]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d101      	bne.n	8001d9a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8001d96:	2301      	movs	r3, #1
 8001d98:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d010      	beq.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8001da6:	4b64      	ldr	r3, [pc, #400]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001da8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dac:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001db4:	4960      	ldr	r1, [pc, #384]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001db6:	4313      	orrs	r3, r2
 8001db8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d101      	bne.n	8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d017      	beq.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001dd4:	4b58      	ldr	r3, [pc, #352]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001dd6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001dda:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4955      	ldr	r1, [pc, #340]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001de4:	4313      	orrs	r3, r2
 8001de6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001df2:	d101      	bne.n	8001df8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 8001df4:	2301      	movs	r3, #1
 8001df6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d101      	bne.n	8001e04 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001e00:	2301      	movs	r3, #1
 8001e02:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0308 	and.w	r3, r3, #8
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d017      	beq.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001e10:	4b49      	ldr	r3, [pc, #292]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001e16:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e1e:	4946      	ldr	r1, [pc, #280]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e20:	4313      	orrs	r3, r2
 8001e22:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e2a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e2e:	d101      	bne.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8001e30:	2301      	movs	r3, #1
 8001e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d101      	bne.n	8001e40 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	f003 0320 	and.w	r3, r3, #32
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	f000 808a 	beq.w	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	4b39      	ldr	r3, [pc, #228]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e56:	4a38      	ldr	r2, [pc, #224]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e5c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e5e:	4b36      	ldr	r3, [pc, #216]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e66:	60bb      	str	r3, [r7, #8]
 8001e68:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001e6a:	4b34      	ldr	r3, [pc, #208]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a33      	ldr	r2, [pc, #204]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001e70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e74:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e76:	f7ff fae9 	bl	800144c <HAL_GetTick>
 8001e7a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001e7c:	e008      	b.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001e7e:	f7ff fae5 	bl	800144c <HAL_GetTick>
 8001e82:	4602      	mov	r2, r0
 8001e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e86:	1ad3      	subs	r3, r2, r3
 8001e88:	2b02      	cmp	r3, #2
 8001e8a:	d901      	bls.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	e278      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001e90:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d0f0      	beq.n	8001e7e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e9c:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ea0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ea4:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d02f      	beq.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001eb4:	6a3a      	ldr	r2, [r7, #32]
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d028      	beq.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eba:	4b1f      	ldr	r3, [pc, #124]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ebe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ec2:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ec4:	4b1e      	ldr	r3, [pc, #120]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001eca:	4b1d      	ldr	r3, [pc, #116]	; (8001f40 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001ed0:	4a19      	ldr	r2, [pc, #100]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ed2:	6a3b      	ldr	r3, [r7, #32]
 8001ed4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ed6:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001ed8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001eda:	f003 0301 	and.w	r3, r3, #1
 8001ede:	2b01      	cmp	r3, #1
 8001ee0:	d114      	bne.n	8001f0c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001ee2:	f7ff fab3 	bl	800144c <HAL_GetTick>
 8001ee6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ee8:	e00a      	b.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001eea:	f7ff faaf 	bl	800144c <HAL_GetTick>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	1ad3      	subs	r3, r2, r3
 8001ef4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	d901      	bls.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001efc:	2303      	movs	r3, #3
 8001efe:	e240      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f00:	4b0d      	ldr	r3, [pc, #52]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d0ee      	beq.n	8001eea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001f14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f18:	d114      	bne.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001f1a:	4b07      	ldr	r3, [pc, #28]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001f2a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f2e:	4902      	ldr	r1, [pc, #8]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001f30:	4313      	orrs	r3, r2
 8001f32:	608b      	str	r3, [r1, #8]
 8001f34:	e00c      	b.n	8001f50 <HAL_RCCEx_PeriphCLKConfig+0x210>
 8001f36:	bf00      	nop
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40007000 	.word	0x40007000
 8001f40:	42470e40 	.word	0x42470e40
 8001f44:	4b4a      	ldr	r3, [pc, #296]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f46:	689b      	ldr	r3, [r3, #8]
 8001f48:	4a49      	ldr	r2, [pc, #292]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f4a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8001f4e:	6093      	str	r3, [r2, #8]
 8001f50:	4b47      	ldr	r3, [pc, #284]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f52:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f58:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f5c:	4944      	ldr	r1, [pc, #272]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f5e:	4313      	orrs	r3, r2
 8001f60:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d004      	beq.n	8001f78 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8001f74:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8001f76:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d00a      	beq.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8001f84:	4b3a      	ldr	r3, [pc, #232]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001f8a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f92:	4937      	ldr	r1, [pc, #220]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001f94:	4313      	orrs	r3, r2
 8001f96:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d00a      	beq.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001fa6:	4b32      	ldr	r3, [pc, #200]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fac:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001fb4:	492e      	ldr	r1, [pc, #184]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d011      	beq.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001fc8:	4b29      	ldr	r3, [pc, #164]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fce:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fd6:	4926      	ldr	r1, [pc, #152]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fe2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001fe6:	d101      	bne.n	8001fec <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d00a      	beq.n	800200e <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ffe:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002006:	491a      	ldr	r1, [pc, #104]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8002008:	4313      	orrs	r3, r2
 800200a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002016:	2b00      	cmp	r3, #0
 8002018:	d011      	beq.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 800201a:	4b15      	ldr	r3, [pc, #84]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800201c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002020:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002028:	4911      	ldr	r1, [pc, #68]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800202a:	4313      	orrs	r3, r2
 800202c:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002038:	d101      	bne.n	800203e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 800203a:	2301      	movs	r3, #1
 800203c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800203e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002040:	2b01      	cmp	r3, #1
 8002042:	d005      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800204c:	f040 80ff 	bne.w	800224e <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002050:	4b09      	ldr	r3, [pc, #36]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8002052:	2200      	movs	r2, #0
 8002054:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002056:	f7ff f9f9 	bl	800144c <HAL_GetTick>
 800205a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800205c:	e00e      	b.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800205e:	f7ff f9f5 	bl	800144c <HAL_GetTick>
 8002062:	4602      	mov	r2, r0
 8002064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002066:	1ad3      	subs	r3, r2, r3
 8002068:	2b02      	cmp	r3, #2
 800206a:	d907      	bls.n	800207c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800206c:	2303      	movs	r3, #3
 800206e:	e188      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002070:	40023800 	.word	0x40023800
 8002074:	424711e0 	.word	0x424711e0
 8002078:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800207c:	4b7e      	ldr	r3, [pc, #504]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1ea      	bne.n	800205e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0301 	and.w	r3, r3, #1
 8002090:	2b00      	cmp	r3, #0
 8002092:	d003      	beq.n	800209c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002098:	2b00      	cmp	r3, #0
 800209a:	d009      	beq.n	80020b0 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d028      	beq.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d124      	bne.n	80020fa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80020b0:	4b71      	ldr	r3, [pc, #452]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020b6:	0c1b      	lsrs	r3, r3, #16
 80020b8:	f003 0303 	and.w	r3, r3, #3
 80020bc:	3301      	adds	r3, #1
 80020be:	005b      	lsls	r3, r3, #1
 80020c0:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80020c2:	4b6d      	ldr	r3, [pc, #436]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80020c8:	0e1b      	lsrs	r3, r3, #24
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	685a      	ldr	r2, [r3, #4]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	689b      	ldr	r3, [r3, #8]
 80020d8:	019b      	lsls	r3, r3, #6
 80020da:	431a      	orrs	r2, r3
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	085b      	lsrs	r3, r3, #1
 80020e0:	3b01      	subs	r3, #1
 80020e2:	041b      	lsls	r3, r3, #16
 80020e4:	431a      	orrs	r2, r3
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	061b      	lsls	r3, r3, #24
 80020ea:	431a      	orrs	r2, r3
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	695b      	ldr	r3, [r3, #20]
 80020f0:	071b      	lsls	r3, r3, #28
 80020f2:	4961      	ldr	r1, [pc, #388]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80020f4:	4313      	orrs	r3, r2
 80020f6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f003 0304 	and.w	r3, r3, #4
 8002102:	2b00      	cmp	r3, #0
 8002104:	d004      	beq.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800210e:	d00a      	beq.n	8002126 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002118:	2b00      	cmp	r3, #0
 800211a:	d035      	beq.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002120:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002124:	d130      	bne.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8002126:	4b54      	ldr	r3, [pc, #336]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002128:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800212c:	0c1b      	lsrs	r3, r3, #16
 800212e:	f003 0303 	and.w	r3, r3, #3
 8002132:	3301      	adds	r3, #1
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002138:	4b4f      	ldr	r3, [pc, #316]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800213a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800213e:	0f1b      	lsrs	r3, r3, #28
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	019b      	lsls	r3, r3, #6
 8002150:	431a      	orrs	r2, r3
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	085b      	lsrs	r3, r3, #1
 8002156:	3b01      	subs	r3, #1
 8002158:	041b      	lsls	r3, r3, #16
 800215a:	431a      	orrs	r2, r3
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	691b      	ldr	r3, [r3, #16]
 8002160:	061b      	lsls	r3, r3, #24
 8002162:	431a      	orrs	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	071b      	lsls	r3, r3, #28
 8002168:	4943      	ldr	r1, [pc, #268]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800216a:	4313      	orrs	r3, r2
 800216c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002170:	4b41      	ldr	r3, [pc, #260]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002172:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002176:	f023 021f 	bic.w	r2, r3, #31
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	3b01      	subs	r3, #1
 8002180:	493d      	ldr	r1, [pc, #244]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002182:	4313      	orrs	r3, r2
 8002184:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002190:	2b00      	cmp	r3, #0
 8002192:	d029      	beq.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002198:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800219c:	d124      	bne.n	80021e8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800219e:	4b36      	ldr	r3, [pc, #216]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021a4:	0c1b      	lsrs	r3, r3, #16
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	3301      	adds	r3, #1
 80021ac:	005b      	lsls	r3, r3, #1
 80021ae:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80021b0:	4b31      	ldr	r3, [pc, #196]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021b6:	0f1b      	lsrs	r3, r3, #28
 80021b8:	f003 0307 	and.w	r3, r3, #7
 80021bc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685a      	ldr	r2, [r3, #4]
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	689b      	ldr	r3, [r3, #8]
 80021c6:	019b      	lsls	r3, r3, #6
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	085b      	lsrs	r3, r3, #1
 80021d0:	3b01      	subs	r3, #1
 80021d2:	041b      	lsls	r3, r3, #16
 80021d4:	431a      	orrs	r2, r3
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	061b      	lsls	r3, r3, #24
 80021da:	431a      	orrs	r2, r3
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	071b      	lsls	r3, r3, #28
 80021e0:	4925      	ldr	r1, [pc, #148]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80021e2:	4313      	orrs	r3, r2
 80021e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d016      	beq.n	8002222 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685a      	ldr	r2, [r3, #4]
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	019b      	lsls	r3, r3, #6
 80021fe:	431a      	orrs	r2, r3
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	085b      	lsrs	r3, r3, #1
 8002206:	3b01      	subs	r3, #1
 8002208:	041b      	lsls	r3, r3, #16
 800220a:	431a      	orrs	r2, r3
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	061b      	lsls	r3, r3, #24
 8002212:	431a      	orrs	r2, r3
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	071b      	lsls	r3, r3, #28
 800221a:	4917      	ldr	r1, [pc, #92]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800221c:	4313      	orrs	r3, r2
 800221e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002222:	4b16      	ldr	r3, [pc, #88]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 8002224:	2201      	movs	r2, #1
 8002226:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002228:	f7ff f910 	bl	800144c <HAL_GetTick>
 800222c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800222e:	e008      	b.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8002230:	f7ff f90c 	bl	800144c <HAL_GetTick>
 8002234:	4602      	mov	r2, r0
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b02      	cmp	r3, #2
 800223c:	d901      	bls.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e09f      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002242:	4b0d      	ldr	r3, [pc, #52]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d0f0      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 800224e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002250:	2b01      	cmp	r3, #1
 8002252:	f040 8095 	bne.w	8002380 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8002256:	4b0a      	ldr	r3, [pc, #40]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8002258:	2200      	movs	r2, #0
 800225a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800225c:	f7ff f8f6 	bl	800144c <HAL_GetTick>
 8002260:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002262:	e00f      	b.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002264:	f7ff f8f2 	bl	800144c <HAL_GetTick>
 8002268:	4602      	mov	r2, r0
 800226a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800226c:	1ad3      	subs	r3, r2, r3
 800226e:	2b02      	cmp	r3, #2
 8002270:	d908      	bls.n	8002284 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002272:	2303      	movs	r3, #3
 8002274:	e085      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8002276:	bf00      	nop
 8002278:	40023800 	.word	0x40023800
 800227c:	42470068 	.word	0x42470068
 8002280:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8002284:	4b41      	ldr	r3, [pc, #260]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800228c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002290:	d0e8      	beq.n	8002264 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0304 	and.w	r3, r3, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	d003      	beq.n	80022a6 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d009      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d02b      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d127      	bne.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 80022ba:	4b34      	ldr	r3, [pc, #208]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80022bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80022c0:	0c1b      	lsrs	r3, r3, #16
 80022c2:	f003 0303 	and.w	r3, r3, #3
 80022c6:	3301      	adds	r3, #1
 80022c8:	005b      	lsls	r3, r3, #1
 80022ca:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	699a      	ldr	r2, [r3, #24]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	019b      	lsls	r3, r3, #6
 80022d6:	431a      	orrs	r2, r3
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	085b      	lsrs	r3, r3, #1
 80022dc:	3b01      	subs	r3, #1
 80022de:	041b      	lsls	r3, r3, #16
 80022e0:	431a      	orrs	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022e6:	061b      	lsls	r3, r3, #24
 80022e8:	4928      	ldr	r1, [pc, #160]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80022ea:	4313      	orrs	r3, r2
 80022ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80022f0:	4b26      	ldr	r3, [pc, #152]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80022f2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80022f6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022fe:	3b01      	subs	r3, #1
 8002300:	021b      	lsls	r3, r3, #8
 8002302:	4922      	ldr	r1, [pc, #136]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002304:	4313      	orrs	r3, r2
 8002306:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002312:	2b00      	cmp	r3, #0
 8002314:	d01d      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x612>
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800231a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800231e:	d118      	bne.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8002320:	4b1a      	ldr	r3, [pc, #104]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002326:	0e1b      	lsrs	r3, r3, #24
 8002328:	f003 030f 	and.w	r3, r3, #15
 800232c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	699a      	ldr	r2, [r3, #24]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	69db      	ldr	r3, [r3, #28]
 8002336:	019b      	lsls	r3, r3, #6
 8002338:	431a      	orrs	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6a1b      	ldr	r3, [r3, #32]
 800233e:	085b      	lsrs	r3, r3, #1
 8002340:	3b01      	subs	r3, #1
 8002342:	041b      	lsls	r3, r3, #16
 8002344:	431a      	orrs	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	061b      	lsls	r3, r3, #24
 800234a:	4910      	ldr	r1, [pc, #64]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800234c:	4313      	orrs	r3, r2
 800234e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002352:	4b0f      	ldr	r3, [pc, #60]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8002354:	2201      	movs	r2, #1
 8002356:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8002358:	f7ff f878 	bl	800144c <HAL_GetTick>
 800235c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800235e:	e008      	b.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8002360:	f7ff f874 	bl	800144c <HAL_GetTick>
 8002364:	4602      	mov	r2, r0
 8002366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002368:	1ad3      	subs	r3, r2, r3
 800236a:	2b02      	cmp	r3, #2
 800236c:	d901      	bls.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800236e:	2303      	movs	r3, #3
 8002370:	e007      	b.n	8002382 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8002372:	4b06      	ldr	r3, [pc, #24]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800237a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800237e:	d1ef      	bne.n	8002360 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3730      	adds	r7, #48	; 0x30
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40023800 	.word	0x40023800
 8002390:	42470070 	.word	0x42470070

08002394 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002394:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002398:	b0ae      	sub	sp, #184	; 0xb8
 800239a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80023a2:	2300      	movs	r3, #0
 80023a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80023a8:	2300      	movs	r3, #0
 80023aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80023ba:	4bcb      	ldr	r3, [pc, #812]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b0c      	cmp	r3, #12
 80023c4:	f200 8206 	bhi.w	80027d4 <HAL_RCC_GetSysClockFreq+0x440>
 80023c8:	a201      	add	r2, pc, #4	; (adr r2, 80023d0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80023ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023ce:	bf00      	nop
 80023d0:	08002405 	.word	0x08002405
 80023d4:	080027d5 	.word	0x080027d5
 80023d8:	080027d5 	.word	0x080027d5
 80023dc:	080027d5 	.word	0x080027d5
 80023e0:	0800240d 	.word	0x0800240d
 80023e4:	080027d5 	.word	0x080027d5
 80023e8:	080027d5 	.word	0x080027d5
 80023ec:	080027d5 	.word	0x080027d5
 80023f0:	08002415 	.word	0x08002415
 80023f4:	080027d5 	.word	0x080027d5
 80023f8:	080027d5 	.word	0x080027d5
 80023fc:	080027d5 	.word	0x080027d5
 8002400:	08002605 	.word	0x08002605
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002404:	4bb9      	ldr	r3, [pc, #740]	; (80026ec <HAL_RCC_GetSysClockFreq+0x358>)
 8002406:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800240a:	e1e7      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800240c:	4bb8      	ldr	r3, [pc, #736]	; (80026f0 <HAL_RCC_GetSysClockFreq+0x35c>)
 800240e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002412:	e1e3      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002414:	4bb4      	ldr	r3, [pc, #720]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800241c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002420:	4bb1      	ldr	r3, [pc, #708]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d071      	beq.n	8002510 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800242c:	4bae      	ldr	r3, [pc, #696]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	099b      	lsrs	r3, r3, #6
 8002432:	2200      	movs	r2, #0
 8002434:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002438:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800243c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002440:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002444:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002448:	2300      	movs	r3, #0
 800244a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800244e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002452:	4622      	mov	r2, r4
 8002454:	462b      	mov	r3, r5
 8002456:	f04f 0000 	mov.w	r0, #0
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	0159      	lsls	r1, r3, #5
 8002460:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002464:	0150      	lsls	r0, r2, #5
 8002466:	4602      	mov	r2, r0
 8002468:	460b      	mov	r3, r1
 800246a:	4621      	mov	r1, r4
 800246c:	1a51      	subs	r1, r2, r1
 800246e:	6439      	str	r1, [r7, #64]	; 0x40
 8002470:	4629      	mov	r1, r5
 8002472:	eb63 0301 	sbc.w	r3, r3, r1
 8002476:	647b      	str	r3, [r7, #68]	; 0x44
 8002478:	f04f 0200 	mov.w	r2, #0
 800247c:	f04f 0300 	mov.w	r3, #0
 8002480:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002484:	4649      	mov	r1, r9
 8002486:	018b      	lsls	r3, r1, #6
 8002488:	4641      	mov	r1, r8
 800248a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800248e:	4641      	mov	r1, r8
 8002490:	018a      	lsls	r2, r1, #6
 8002492:	4641      	mov	r1, r8
 8002494:	1a51      	subs	r1, r2, r1
 8002496:	63b9      	str	r1, [r7, #56]	; 0x38
 8002498:	4649      	mov	r1, r9
 800249a:	eb63 0301 	sbc.w	r3, r3, r1
 800249e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80024a0:	f04f 0200 	mov.w	r2, #0
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80024ac:	4649      	mov	r1, r9
 80024ae:	00cb      	lsls	r3, r1, #3
 80024b0:	4641      	mov	r1, r8
 80024b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024b6:	4641      	mov	r1, r8
 80024b8:	00ca      	lsls	r2, r1, #3
 80024ba:	4610      	mov	r0, r2
 80024bc:	4619      	mov	r1, r3
 80024be:	4603      	mov	r3, r0
 80024c0:	4622      	mov	r2, r4
 80024c2:	189b      	adds	r3, r3, r2
 80024c4:	633b      	str	r3, [r7, #48]	; 0x30
 80024c6:	462b      	mov	r3, r5
 80024c8:	460a      	mov	r2, r1
 80024ca:	eb42 0303 	adc.w	r3, r2, r3
 80024ce:	637b      	str	r3, [r7, #52]	; 0x34
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80024dc:	4629      	mov	r1, r5
 80024de:	024b      	lsls	r3, r1, #9
 80024e0:	4621      	mov	r1, r4
 80024e2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80024e6:	4621      	mov	r1, r4
 80024e8:	024a      	lsls	r2, r1, #9
 80024ea:	4610      	mov	r0, r2
 80024ec:	4619      	mov	r1, r3
 80024ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80024f2:	2200      	movs	r2, #0
 80024f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80024f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80024fc:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002500:	f7fd fe98 	bl	8000234 <__aeabi_uldivmod>
 8002504:	4602      	mov	r2, r0
 8002506:	460b      	mov	r3, r1
 8002508:	4613      	mov	r3, r2
 800250a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800250e:	e067      	b.n	80025e0 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002510:	4b75      	ldr	r3, [pc, #468]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	099b      	lsrs	r3, r3, #6
 8002516:	2200      	movs	r2, #0
 8002518:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800251c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002520:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002524:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002528:	67bb      	str	r3, [r7, #120]	; 0x78
 800252a:	2300      	movs	r3, #0
 800252c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800252e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002532:	4622      	mov	r2, r4
 8002534:	462b      	mov	r3, r5
 8002536:	f04f 0000 	mov.w	r0, #0
 800253a:	f04f 0100 	mov.w	r1, #0
 800253e:	0159      	lsls	r1, r3, #5
 8002540:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002544:	0150      	lsls	r0, r2, #5
 8002546:	4602      	mov	r2, r0
 8002548:	460b      	mov	r3, r1
 800254a:	4621      	mov	r1, r4
 800254c:	1a51      	subs	r1, r2, r1
 800254e:	62b9      	str	r1, [r7, #40]	; 0x28
 8002550:	4629      	mov	r1, r5
 8002552:	eb63 0301 	sbc.w	r3, r3, r1
 8002556:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002558:	f04f 0200 	mov.w	r2, #0
 800255c:	f04f 0300 	mov.w	r3, #0
 8002560:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002564:	4649      	mov	r1, r9
 8002566:	018b      	lsls	r3, r1, #6
 8002568:	4641      	mov	r1, r8
 800256a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800256e:	4641      	mov	r1, r8
 8002570:	018a      	lsls	r2, r1, #6
 8002572:	4641      	mov	r1, r8
 8002574:	ebb2 0a01 	subs.w	sl, r2, r1
 8002578:	4649      	mov	r1, r9
 800257a:	eb63 0b01 	sbc.w	fp, r3, r1
 800257e:	f04f 0200 	mov.w	r2, #0
 8002582:	f04f 0300 	mov.w	r3, #0
 8002586:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800258a:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800258e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002592:	4692      	mov	sl, r2
 8002594:	469b      	mov	fp, r3
 8002596:	4623      	mov	r3, r4
 8002598:	eb1a 0303 	adds.w	r3, sl, r3
 800259c:	623b      	str	r3, [r7, #32]
 800259e:	462b      	mov	r3, r5
 80025a0:	eb4b 0303 	adc.w	r3, fp, r3
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
 80025a6:	f04f 0200 	mov.w	r2, #0
 80025aa:	f04f 0300 	mov.w	r3, #0
 80025ae:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80025b2:	4629      	mov	r1, r5
 80025b4:	028b      	lsls	r3, r1, #10
 80025b6:	4621      	mov	r1, r4
 80025b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80025bc:	4621      	mov	r1, r4
 80025be:	028a      	lsls	r2, r1, #10
 80025c0:	4610      	mov	r0, r2
 80025c2:	4619      	mov	r1, r3
 80025c4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80025c8:	2200      	movs	r2, #0
 80025ca:	673b      	str	r3, [r7, #112]	; 0x70
 80025cc:	677a      	str	r2, [r7, #116]	; 0x74
 80025ce:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80025d2:	f7fd fe2f 	bl	8000234 <__aeabi_uldivmod>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	4613      	mov	r3, r2
 80025dc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025e0:	4b41      	ldr	r3, [pc, #260]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	0c1b      	lsrs	r3, r3, #16
 80025e6:	f003 0303 	and.w	r3, r3, #3
 80025ea:	3301      	adds	r3, #1
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80025f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80025f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80025fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002602:	e0eb      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002604:	4b38      	ldr	r3, [pc, #224]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800260c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002610:	4b35      	ldr	r3, [pc, #212]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002618:	2b00      	cmp	r3, #0
 800261a:	d06b      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800261c:	4b32      	ldr	r3, [pc, #200]	; (80026e8 <HAL_RCC_GetSysClockFreq+0x354>)
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	099b      	lsrs	r3, r3, #6
 8002622:	2200      	movs	r2, #0
 8002624:	66bb      	str	r3, [r7, #104]	; 0x68
 8002626:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002628:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800262a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800262e:	663b      	str	r3, [r7, #96]	; 0x60
 8002630:	2300      	movs	r3, #0
 8002632:	667b      	str	r3, [r7, #100]	; 0x64
 8002634:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8002638:	4622      	mov	r2, r4
 800263a:	462b      	mov	r3, r5
 800263c:	f04f 0000 	mov.w	r0, #0
 8002640:	f04f 0100 	mov.w	r1, #0
 8002644:	0159      	lsls	r1, r3, #5
 8002646:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800264a:	0150      	lsls	r0, r2, #5
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	4621      	mov	r1, r4
 8002652:	1a51      	subs	r1, r2, r1
 8002654:	61b9      	str	r1, [r7, #24]
 8002656:	4629      	mov	r1, r5
 8002658:	eb63 0301 	sbc.w	r3, r3, r1
 800265c:	61fb      	str	r3, [r7, #28]
 800265e:	f04f 0200 	mov.w	r2, #0
 8002662:	f04f 0300 	mov.w	r3, #0
 8002666:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800266a:	4659      	mov	r1, fp
 800266c:	018b      	lsls	r3, r1, #6
 800266e:	4651      	mov	r1, sl
 8002670:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002674:	4651      	mov	r1, sl
 8002676:	018a      	lsls	r2, r1, #6
 8002678:	4651      	mov	r1, sl
 800267a:	ebb2 0801 	subs.w	r8, r2, r1
 800267e:	4659      	mov	r1, fp
 8002680:	eb63 0901 	sbc.w	r9, r3, r1
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002690:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002694:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002698:	4690      	mov	r8, r2
 800269a:	4699      	mov	r9, r3
 800269c:	4623      	mov	r3, r4
 800269e:	eb18 0303 	adds.w	r3, r8, r3
 80026a2:	613b      	str	r3, [r7, #16]
 80026a4:	462b      	mov	r3, r5
 80026a6:	eb49 0303 	adc.w	r3, r9, r3
 80026aa:	617b      	str	r3, [r7, #20]
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80026b8:	4629      	mov	r1, r5
 80026ba:	024b      	lsls	r3, r1, #9
 80026bc:	4621      	mov	r1, r4
 80026be:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026c2:	4621      	mov	r1, r4
 80026c4:	024a      	lsls	r2, r1, #9
 80026c6:	4610      	mov	r0, r2
 80026c8:	4619      	mov	r1, r3
 80026ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026ce:	2200      	movs	r2, #0
 80026d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80026d2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80026d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80026d8:	f7fd fdac 	bl	8000234 <__aeabi_uldivmod>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4613      	mov	r3, r2
 80026e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026e6:	e065      	b.n	80027b4 <HAL_RCC_GetSysClockFreq+0x420>
 80026e8:	40023800 	.word	0x40023800
 80026ec:	00f42400 	.word	0x00f42400
 80026f0:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026f4:	4b3d      	ldr	r3, [pc, #244]	; (80027ec <HAL_RCC_GetSysClockFreq+0x458>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	2200      	movs	r2, #0
 80026fc:	4618      	mov	r0, r3
 80026fe:	4611      	mov	r1, r2
 8002700:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002704:	653b      	str	r3, [r7, #80]	; 0x50
 8002706:	2300      	movs	r3, #0
 8002708:	657b      	str	r3, [r7, #84]	; 0x54
 800270a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800270e:	4642      	mov	r2, r8
 8002710:	464b      	mov	r3, r9
 8002712:	f04f 0000 	mov.w	r0, #0
 8002716:	f04f 0100 	mov.w	r1, #0
 800271a:	0159      	lsls	r1, r3, #5
 800271c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002720:	0150      	lsls	r0, r2, #5
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4641      	mov	r1, r8
 8002728:	1a51      	subs	r1, r2, r1
 800272a:	60b9      	str	r1, [r7, #8]
 800272c:	4649      	mov	r1, r9
 800272e:	eb63 0301 	sbc.w	r3, r3, r1
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002740:	4659      	mov	r1, fp
 8002742:	018b      	lsls	r3, r1, #6
 8002744:	4651      	mov	r1, sl
 8002746:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800274a:	4651      	mov	r1, sl
 800274c:	018a      	lsls	r2, r1, #6
 800274e:	4651      	mov	r1, sl
 8002750:	1a54      	subs	r4, r2, r1
 8002752:	4659      	mov	r1, fp
 8002754:	eb63 0501 	sbc.w	r5, r3, r1
 8002758:	f04f 0200 	mov.w	r2, #0
 800275c:	f04f 0300 	mov.w	r3, #0
 8002760:	00eb      	lsls	r3, r5, #3
 8002762:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002766:	00e2      	lsls	r2, r4, #3
 8002768:	4614      	mov	r4, r2
 800276a:	461d      	mov	r5, r3
 800276c:	4643      	mov	r3, r8
 800276e:	18e3      	adds	r3, r4, r3
 8002770:	603b      	str	r3, [r7, #0]
 8002772:	464b      	mov	r3, r9
 8002774:	eb45 0303 	adc.w	r3, r5, r3
 8002778:	607b      	str	r3, [r7, #4]
 800277a:	f04f 0200 	mov.w	r2, #0
 800277e:	f04f 0300 	mov.w	r3, #0
 8002782:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002786:	4629      	mov	r1, r5
 8002788:	028b      	lsls	r3, r1, #10
 800278a:	4621      	mov	r1, r4
 800278c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002790:	4621      	mov	r1, r4
 8002792:	028a      	lsls	r2, r1, #10
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800279c:	2200      	movs	r2, #0
 800279e:	64bb      	str	r3, [r7, #72]	; 0x48
 80027a0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80027a2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80027a6:	f7fd fd45 	bl	8000234 <__aeabi_uldivmod>
 80027aa:	4602      	mov	r2, r0
 80027ac:	460b      	mov	r3, r1
 80027ae:	4613      	mov	r3, r2
 80027b0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80027b4:	4b0d      	ldr	r3, [pc, #52]	; (80027ec <HAL_RCC_GetSysClockFreq+0x458>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	0f1b      	lsrs	r3, r3, #28
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80027c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80027ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027d2:	e003      	b.n	80027dc <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80027d4:	4b06      	ldr	r3, [pc, #24]	; (80027f0 <HAL_RCC_GetSysClockFreq+0x45c>)
 80027d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027dc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	37b8      	adds	r7, #184	; 0xb8
 80027e4:	46bd      	mov	sp, r7
 80027e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ea:	bf00      	nop
 80027ec:	40023800 	.word	0x40023800
 80027f0:	00f42400 	.word	0x00f42400

080027f4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b086      	sub	sp, #24
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d101      	bne.n	8002806 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e28d      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f003 0301 	and.w	r3, r3, #1
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 8083 	beq.w	800291a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002814:	4b94      	ldr	r3, [pc, #592]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	f003 030c 	and.w	r3, r3, #12
 800281c:	2b04      	cmp	r3, #4
 800281e:	d019      	beq.n	8002854 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002820:	4b91      	ldr	r3, [pc, #580]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002828:	2b08      	cmp	r3, #8
 800282a:	d106      	bne.n	800283a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800282c:	4b8e      	ldr	r3, [pc, #568]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002834:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002838:	d00c      	beq.n	8002854 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800283a:	4b8b      	ldr	r3, [pc, #556]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002842:	2b0c      	cmp	r3, #12
 8002844:	d112      	bne.n	800286c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002846:	4b88      	ldr	r3, [pc, #544]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002852:	d10b      	bne.n	800286c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002854:	4b84      	ldr	r3, [pc, #528]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800285c:	2b00      	cmp	r3, #0
 800285e:	d05b      	beq.n	8002918 <HAL_RCC_OscConfig+0x124>
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d157      	bne.n	8002918 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e25a      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	685b      	ldr	r3, [r3, #4]
 8002870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002874:	d106      	bne.n	8002884 <HAL_RCC_OscConfig+0x90>
 8002876:	4b7c      	ldr	r3, [pc, #496]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a7b      	ldr	r2, [pc, #492]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800287c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002880:	6013      	str	r3, [r2, #0]
 8002882:	e01d      	b.n	80028c0 <HAL_RCC_OscConfig+0xcc>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800288c:	d10c      	bne.n	80028a8 <HAL_RCC_OscConfig+0xb4>
 800288e:	4b76      	ldr	r3, [pc, #472]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	4a75      	ldr	r2, [pc, #468]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002898:	6013      	str	r3, [r2, #0]
 800289a:	4b73      	ldr	r3, [pc, #460]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a72      	ldr	r2, [pc, #456]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028a4:	6013      	str	r3, [r2, #0]
 80028a6:	e00b      	b.n	80028c0 <HAL_RCC_OscConfig+0xcc>
 80028a8:	4b6f      	ldr	r3, [pc, #444]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a6e      	ldr	r2, [pc, #440]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028b2:	6013      	str	r3, [r2, #0]
 80028b4:	4b6c      	ldr	r3, [pc, #432]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a6b      	ldr	r2, [pc, #428]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d013      	beq.n	80028f0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7fe fdc0 	bl	800144c <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028d0:	f7fe fdbc 	bl	800144c <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	; 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e21f      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028e2:	4b61      	ldr	r3, [pc, #388]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d0f0      	beq.n	80028d0 <HAL_RCC_OscConfig+0xdc>
 80028ee:	e014      	b.n	800291a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f0:	f7fe fdac 	bl	800144c <HAL_GetTick>
 80028f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028f6:	e008      	b.n	800290a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028f8:	f7fe fda8 	bl	800144c <HAL_GetTick>
 80028fc:	4602      	mov	r2, r0
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	2b64      	cmp	r3, #100	; 0x64
 8002904:	d901      	bls.n	800290a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002906:	2303      	movs	r3, #3
 8002908:	e20b      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800290a:	4b57      	ldr	r3, [pc, #348]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002912:	2b00      	cmp	r3, #0
 8002914:	d1f0      	bne.n	80028f8 <HAL_RCC_OscConfig+0x104>
 8002916:	e000      	b.n	800291a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0302 	and.w	r3, r3, #2
 8002922:	2b00      	cmp	r3, #0
 8002924:	d06f      	beq.n	8002a06 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002926:	4b50      	ldr	r3, [pc, #320]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	f003 030c 	and.w	r3, r3, #12
 800292e:	2b00      	cmp	r3, #0
 8002930:	d017      	beq.n	8002962 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002932:	4b4d      	ldr	r3, [pc, #308]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002934:	689b      	ldr	r3, [r3, #8]
 8002936:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800293a:	2b08      	cmp	r3, #8
 800293c:	d105      	bne.n	800294a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800293e:	4b4a      	ldr	r3, [pc, #296]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002946:	2b00      	cmp	r3, #0
 8002948:	d00b      	beq.n	8002962 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800294a:	4b47      	ldr	r3, [pc, #284]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002952:	2b0c      	cmp	r3, #12
 8002954:	d11c      	bne.n	8002990 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002956:	4b44      	ldr	r3, [pc, #272]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d116      	bne.n	8002990 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002962:	4b41      	ldr	r3, [pc, #260]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	d005      	beq.n	800297a <HAL_RCC_OscConfig+0x186>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68db      	ldr	r3, [r3, #12]
 8002972:	2b01      	cmp	r3, #1
 8002974:	d001      	beq.n	800297a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e1d3      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800297a:	4b3b      	ldr	r3, [pc, #236]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	00db      	lsls	r3, r3, #3
 8002988:	4937      	ldr	r1, [pc, #220]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 800298a:	4313      	orrs	r3, r2
 800298c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800298e:	e03a      	b.n	8002a06 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	68db      	ldr	r3, [r3, #12]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d020      	beq.n	80029da <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002998:	4b34      	ldr	r3, [pc, #208]	; (8002a6c <HAL_RCC_OscConfig+0x278>)
 800299a:	2201      	movs	r2, #1
 800299c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299e:	f7fe fd55 	bl	800144c <HAL_GetTick>
 80029a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029a4:	e008      	b.n	80029b8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029a6:	f7fe fd51 	bl	800144c <HAL_GetTick>
 80029aa:	4602      	mov	r2, r0
 80029ac:	693b      	ldr	r3, [r7, #16]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	2b02      	cmp	r3, #2
 80029b2:	d901      	bls.n	80029b8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80029b4:	2303      	movs	r3, #3
 80029b6:	e1b4      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029b8:	4b2b      	ldr	r3, [pc, #172]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f003 0302 	and.w	r3, r3, #2
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d0f0      	beq.n	80029a6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029c4:	4b28      	ldr	r3, [pc, #160]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	691b      	ldr	r3, [r3, #16]
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	4925      	ldr	r1, [pc, #148]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80029d4:	4313      	orrs	r3, r2
 80029d6:	600b      	str	r3, [r1, #0]
 80029d8:	e015      	b.n	8002a06 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80029da:	4b24      	ldr	r3, [pc, #144]	; (8002a6c <HAL_RCC_OscConfig+0x278>)
 80029dc:	2200      	movs	r2, #0
 80029de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e0:	f7fe fd34 	bl	800144c <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029e8:	f7fe fd30 	bl	800144c <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b02      	cmp	r3, #2
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e193      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80029fa:	4b1b      	ldr	r3, [pc, #108]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f003 0302 	and.w	r3, r3, #2
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d1f0      	bne.n	80029e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d036      	beq.n	8002a80 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	695b      	ldr	r3, [r3, #20]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d016      	beq.n	8002a48 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a1a:	4b15      	ldr	r3, [pc, #84]	; (8002a70 <HAL_RCC_OscConfig+0x27c>)
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a20:	f7fe fd14 	bl	800144c <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a28:	f7fe fd10 	bl	800144c <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b02      	cmp	r3, #2
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e173      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a3a:	4b0b      	ldr	r3, [pc, #44]	; (8002a68 <HAL_RCC_OscConfig+0x274>)
 8002a3c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d0f0      	beq.n	8002a28 <HAL_RCC_OscConfig+0x234>
 8002a46:	e01b      	b.n	8002a80 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a48:	4b09      	ldr	r3, [pc, #36]	; (8002a70 <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fcfd 	bl	800144c <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a54:	e00e      	b.n	8002a74 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a56:	f7fe fcf9 	bl	800144c <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d907      	bls.n	8002a74 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e15c      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	42470000 	.word	0x42470000
 8002a70:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a74:	4b8a      	ldr	r3, [pc, #552]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002a76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a78:	f003 0302 	and.w	r3, r3, #2
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d1ea      	bne.n	8002a56 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0304 	and.w	r3, r3, #4
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	f000 8097 	beq.w	8002bbc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a92:	4b83      	ldr	r3, [pc, #524]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d10f      	bne.n	8002abe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	4b7f      	ldr	r3, [pc, #508]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002aa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa6:	4a7e      	ldr	r2, [pc, #504]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002aa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002aac:	6413      	str	r3, [r2, #64]	; 0x40
 8002aae:	4b7c      	ldr	r3, [pc, #496]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aba:	2301      	movs	r3, #1
 8002abc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002abe:	4b79      	ldr	r3, [pc, #484]	; (8002ca4 <HAL_RCC_OscConfig+0x4b0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d118      	bne.n	8002afc <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002aca:	4b76      	ldr	r3, [pc, #472]	; (8002ca4 <HAL_RCC_OscConfig+0x4b0>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a75      	ldr	r2, [pc, #468]	; (8002ca4 <HAL_RCC_OscConfig+0x4b0>)
 8002ad0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ad4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ad6:	f7fe fcb9 	bl	800144c <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002adc:	e008      	b.n	8002af0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ade:	f7fe fcb5 	bl	800144c <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d901      	bls.n	8002af0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002aec:	2303      	movs	r3, #3
 8002aee:	e118      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af0:	4b6c      	ldr	r3, [pc, #432]	; (8002ca4 <HAL_RCC_OscConfig+0x4b0>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d0f0      	beq.n	8002ade <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	2b01      	cmp	r3, #1
 8002b02:	d106      	bne.n	8002b12 <HAL_RCC_OscConfig+0x31e>
 8002b04:	4b66      	ldr	r3, [pc, #408]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b08:	4a65      	ldr	r2, [pc, #404]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b0a:	f043 0301 	orr.w	r3, r3, #1
 8002b0e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b10:	e01c      	b.n	8002b4c <HAL_RCC_OscConfig+0x358>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	2b05      	cmp	r3, #5
 8002b18:	d10c      	bne.n	8002b34 <HAL_RCC_OscConfig+0x340>
 8002b1a:	4b61      	ldr	r3, [pc, #388]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b1e:	4a60      	ldr	r2, [pc, #384]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b20:	f043 0304 	orr.w	r3, r3, #4
 8002b24:	6713      	str	r3, [r2, #112]	; 0x70
 8002b26:	4b5e      	ldr	r3, [pc, #376]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b2a:	4a5d      	ldr	r2, [pc, #372]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b2c:	f043 0301 	orr.w	r3, r3, #1
 8002b30:	6713      	str	r3, [r2, #112]	; 0x70
 8002b32:	e00b      	b.n	8002b4c <HAL_RCC_OscConfig+0x358>
 8002b34:	4b5a      	ldr	r3, [pc, #360]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b38:	4a59      	ldr	r2, [pc, #356]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b3a:	f023 0301 	bic.w	r3, r3, #1
 8002b3e:	6713      	str	r3, [r2, #112]	; 0x70
 8002b40:	4b57      	ldr	r3, [pc, #348]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b44:	4a56      	ldr	r2, [pc, #344]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b46:	f023 0304 	bic.w	r3, r3, #4
 8002b4a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d015      	beq.n	8002b80 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b54:	f7fe fc7a 	bl	800144c <HAL_GetTick>
 8002b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b5a:	e00a      	b.n	8002b72 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b5c:	f7fe fc76 	bl	800144c <HAL_GetTick>
 8002b60:	4602      	mov	r2, r0
 8002b62:	693b      	ldr	r3, [r7, #16]
 8002b64:	1ad3      	subs	r3, r2, r3
 8002b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e0d7      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b72:	4b4b      	ldr	r3, [pc, #300]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b76:	f003 0302 	and.w	r3, r3, #2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d0ee      	beq.n	8002b5c <HAL_RCC_OscConfig+0x368>
 8002b7e:	e014      	b.n	8002baa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b80:	f7fe fc64 	bl	800144c <HAL_GetTick>
 8002b84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b86:	e00a      	b.n	8002b9e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b88:	f7fe fc60 	bl	800144c <HAL_GetTick>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	1ad3      	subs	r3, r2, r3
 8002b92:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e0c1      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b9e:	4b40      	ldr	r3, [pc, #256]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002ba0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ba2:	f003 0302 	and.w	r3, r3, #2
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d1ee      	bne.n	8002b88 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002baa:	7dfb      	ldrb	r3, [r7, #23]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d105      	bne.n	8002bbc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002bb0:	4b3b      	ldr	r3, [pc, #236]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb4:	4a3a      	ldr	r2, [pc, #232]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002bb6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bba:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	f000 80ad 	beq.w	8002d20 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bc6:	4b36      	ldr	r3, [pc, #216]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f003 030c 	and.w	r3, r3, #12
 8002bce:	2b08      	cmp	r3, #8
 8002bd0:	d060      	beq.n	8002c94 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d145      	bne.n	8002c66 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bda:	4b33      	ldr	r3, [pc, #204]	; (8002ca8 <HAL_RCC_OscConfig+0x4b4>)
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be0:	f7fe fc34 	bl	800144c <HAL_GetTick>
 8002be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002be6:	e008      	b.n	8002bfa <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002be8:	f7fe fc30 	bl	800144c <HAL_GetTick>
 8002bec:	4602      	mov	r2, r0
 8002bee:	693b      	ldr	r3, [r7, #16]
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d901      	bls.n	8002bfa <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	e093      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfa:	4b29      	ldr	r3, [pc, #164]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d1f0      	bne.n	8002be8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	69da      	ldr	r2, [r3, #28]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6a1b      	ldr	r3, [r3, #32]
 8002c0e:	431a      	orrs	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c14:	019b      	lsls	r3, r3, #6
 8002c16:	431a      	orrs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c1c:	085b      	lsrs	r3, r3, #1
 8002c1e:	3b01      	subs	r3, #1
 8002c20:	041b      	lsls	r3, r3, #16
 8002c22:	431a      	orrs	r2, r3
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c28:	061b      	lsls	r3, r3, #24
 8002c2a:	431a      	orrs	r2, r3
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c30:	071b      	lsls	r3, r3, #28
 8002c32:	491b      	ldr	r1, [pc, #108]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002c34:	4313      	orrs	r3, r2
 8002c36:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c38:	4b1b      	ldr	r3, [pc, #108]	; (8002ca8 <HAL_RCC_OscConfig+0x4b4>)
 8002c3a:	2201      	movs	r2, #1
 8002c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c3e:	f7fe fc05 	bl	800144c <HAL_GetTick>
 8002c42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c44:	e008      	b.n	8002c58 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c46:	f7fe fc01 	bl	800144c <HAL_GetTick>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	1ad3      	subs	r3, r2, r3
 8002c50:	2b02      	cmp	r3, #2
 8002c52:	d901      	bls.n	8002c58 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002c54:	2303      	movs	r3, #3
 8002c56:	e064      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c58:	4b11      	ldr	r3, [pc, #68]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d0f0      	beq.n	8002c46 <HAL_RCC_OscConfig+0x452>
 8002c64:	e05c      	b.n	8002d20 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c66:	4b10      	ldr	r3, [pc, #64]	; (8002ca8 <HAL_RCC_OscConfig+0x4b4>)
 8002c68:	2200      	movs	r2, #0
 8002c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c6c:	f7fe fbee 	bl	800144c <HAL_GetTick>
 8002c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c72:	e008      	b.n	8002c86 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c74:	f7fe fbea 	bl	800144c <HAL_GetTick>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	693b      	ldr	r3, [r7, #16]
 8002c7c:	1ad3      	subs	r3, r2, r3
 8002c7e:	2b02      	cmp	r3, #2
 8002c80:	d901      	bls.n	8002c86 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002c82:	2303      	movs	r3, #3
 8002c84:	e04d      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c86:	4b06      	ldr	r3, [pc, #24]	; (8002ca0 <HAL_RCC_OscConfig+0x4ac>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1f0      	bne.n	8002c74 <HAL_RCC_OscConfig+0x480>
 8002c92:	e045      	b.n	8002d20 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	699b      	ldr	r3, [r3, #24]
 8002c98:	2b01      	cmp	r3, #1
 8002c9a:	d107      	bne.n	8002cac <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e040      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
 8002ca0:	40023800 	.word	0x40023800
 8002ca4:	40007000 	.word	0x40007000
 8002ca8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cac:	4b1f      	ldr	r3, [pc, #124]	; (8002d2c <HAL_RCC_OscConfig+0x538>)
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	699b      	ldr	r3, [r3, #24]
 8002cb6:	2b01      	cmp	r3, #1
 8002cb8:	d030      	beq.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d129      	bne.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d122      	bne.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cd6:	68fa      	ldr	r2, [r7, #12]
 8002cd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002cdc:	4013      	ands	r3, r2
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ce2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d119      	bne.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cf2:	085b      	lsrs	r3, r3, #1
 8002cf4:	3b01      	subs	r3, #1
 8002cf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d10f      	bne.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d08:	429a      	cmp	r2, r3
 8002d0a:	d107      	bne.n	8002d1c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d16:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d001      	beq.n	8002d20 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e000      	b.n	8002d22 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002d20:	2300      	movs	r3, #0
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3718      	adds	r7, #24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	bd80      	pop	{r7, pc}
 8002d2a:	bf00      	nop
 8002d2c:	40023800 	.word	0x40023800

08002d30 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8002d42:	2301      	movs	r3, #1
 8002d44:	e066      	b.n	8002e14 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	7f5b      	ldrb	r3, [r3, #29]
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d105      	bne.n	8002d5c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7fe f828 	bl	8000dac <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2202      	movs	r2, #2
 8002d60:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	22ca      	movs	r2, #202	; 0xca
 8002d68:	625a      	str	r2, [r3, #36]	; 0x24
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2253      	movs	r2, #83	; 0x53
 8002d70:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f000 f87a 	bl	8002e6c <RTC_EnterInitMode>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8002d7c:	7bfb      	ldrb	r3, [r7, #15]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d12c      	bne.n	8002ddc <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	689b      	ldr	r3, [r3, #8]
 8002d88:	687a      	ldr	r2, [r7, #4]
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8002d90:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002d94:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	6899      	ldr	r1, [r3, #8]
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	685a      	ldr	r2, [r3, #4]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	691b      	ldr	r3, [r3, #16]
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	431a      	orrs	r2, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	430a      	orrs	r2, r1
 8002db2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	687a      	ldr	r2, [r7, #4]
 8002dba:	68d2      	ldr	r2, [r2, #12]
 8002dbc:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6919      	ldr	r1, [r3, #16]
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	041a      	lsls	r2, r3, #16
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	430a      	orrs	r2, r1
 8002dd0:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002dd2:	6878      	ldr	r0, [r7, #4]
 8002dd4:	f000 f881 	bl	8002eda <RTC_ExitInitMode>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002ddc:	7bfb      	ldrb	r3, [r7, #15]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d113      	bne.n	8002e0a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002df0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699a      	ldr	r2, [r3, #24]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	430a      	orrs	r2, r1
 8002e02:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2201      	movs	r2, #1
 8002e08:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	22ff      	movs	r2, #255	; 0xff
 8002e10:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 8002e12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3710      	adds	r7, #16
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bd80      	pop	{r7, pc}

08002e1c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b084      	sub	sp, #16
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e24:	2300      	movs	r3, #0
 8002e26:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e36:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e38:	f7fe fb08 	bl	800144c <HAL_GetTick>
 8002e3c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e3e:	e009      	b.n	8002e54 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002e40:	f7fe fb04 	bl	800144c <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002e4e:	d901      	bls.n	8002e54 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e007      	b.n	8002e64 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	68db      	ldr	r3, [r3, #12]
 8002e5a:	f003 0320 	and.w	r3, r3, #32
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d0ee      	beq.n	8002e40 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8002e62:	2300      	movs	r3, #0
}
 8002e64:	4618      	mov	r0, r3
 8002e66:	3710      	adds	r7, #16
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	bd80      	pop	{r7, pc}

08002e6c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e74:	2300      	movs	r3, #0
 8002e76:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d122      	bne.n	8002ed0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002e98:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002e9a:	f7fe fad7 	bl	800144c <HAL_GetTick>
 8002e9e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002ea0:	e00c      	b.n	8002ebc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002ea2:	f7fe fad3 	bl	800144c <HAL_GetTick>
 8002ea6:	4602      	mov	r2, r0
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	1ad3      	subs	r3, r2, r3
 8002eac:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002eb0:	d904      	bls.n	8002ebc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2204      	movs	r2, #4
 8002eb6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68db      	ldr	r3, [r3, #12]
 8002ec2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d102      	bne.n	8002ed0 <RTC_EnterInitMode+0x64>
 8002eca:	7bfb      	ldrb	r3, [r7, #15]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d1e8      	bne.n	8002ea2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	3710      	adds	r7, #16
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	bd80      	pop	{r7, pc}

08002eda <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002eda:	b580      	push	{r7, lr}
 8002edc:	b084      	sub	sp, #16
 8002ede:	af00      	add	r7, sp, #0
 8002ee0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	68da      	ldr	r2, [r3, #12]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ef4:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	689b      	ldr	r3, [r3, #8]
 8002efc:	f003 0320 	and.w	r3, r3, #32
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d10a      	bne.n	8002f1a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f7ff ff89 	bl	8002e1c <HAL_RTC_WaitForSynchro>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d004      	beq.n	8002f1a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2204      	movs	r2, #4
 8002f14:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002f16:	2301      	movs	r3, #1
 8002f18:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d101      	bne.n	8002f36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e041      	b.n	8002fba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d106      	bne.n	8002f50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f839 	bl	8002fc2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2202      	movs	r2, #2
 8002f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681a      	ldr	r2, [r3, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3304      	adds	r3, #4
 8002f60:	4619      	mov	r1, r3
 8002f62:	4610      	mov	r0, r2
 8002f64:	f000 f9d8 	bl	8003318 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2201      	movs	r2, #1
 8002f6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2201      	movs	r2, #1
 8002f7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2201      	movs	r2, #1
 8002f84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2201      	movs	r2, #1
 8002f94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2201      	movs	r2, #1
 8002fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3708      	adds	r7, #8
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b083      	sub	sp, #12
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
	...

08002fd8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b085      	sub	sp, #20
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d001      	beq.n	8002ff0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e04e      	b.n	800308e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2202      	movs	r2, #2
 8002ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	68da      	ldr	r2, [r3, #12]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f042 0201 	orr.w	r2, r2, #1
 8003006:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a23      	ldr	r2, [pc, #140]	; (800309c <HAL_TIM_Base_Start_IT+0xc4>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d022      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800301a:	d01d      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a1f      	ldr	r2, [pc, #124]	; (80030a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d018      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a1e      	ldr	r2, [pc, #120]	; (80030a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d013      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a1c      	ldr	r2, [pc, #112]	; (80030a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d00e      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a1b      	ldr	r2, [pc, #108]	; (80030ac <HAL_TIM_Base_Start_IT+0xd4>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d009      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	4a19      	ldr	r2, [pc, #100]	; (80030b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d004      	beq.n	8003058 <HAL_TIM_Base_Start_IT+0x80>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a18      	ldr	r2, [pc, #96]	; (80030b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d111      	bne.n	800307c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	689b      	ldr	r3, [r3, #8]
 800305e:	f003 0307 	and.w	r3, r3, #7
 8003062:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2b06      	cmp	r3, #6
 8003068:	d010      	beq.n	800308c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f042 0201 	orr.w	r2, r2, #1
 8003078:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800307a:	e007      	b.n	800308c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f042 0201 	orr.w	r2, r2, #1
 800308a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800308c:	2300      	movs	r3, #0
}
 800308e:	4618      	mov	r0, r3
 8003090:	3714      	adds	r7, #20
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	40010000 	.word	0x40010000
 80030a0:	40000400 	.word	0x40000400
 80030a4:	40000800 	.word	0x40000800
 80030a8:	40000c00 	.word	0x40000c00
 80030ac:	40010400 	.word	0x40010400
 80030b0:	40014000 	.word	0x40014000
 80030b4:	40001800 	.word	0x40001800

080030b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d122      	bne.n	8003114 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f003 0302 	and.w	r3, r3, #2
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d11b      	bne.n	8003114 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f06f 0202 	mvn.w	r2, #2
 80030e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d003      	beq.n	8003102 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f8ee 	bl	80032dc <HAL_TIM_IC_CaptureCallback>
 8003100:	e005      	b.n	800310e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f000 f8e0 	bl	80032c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 f8f1 	bl	80032f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2200      	movs	r2, #0
 8003112:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	f003 0304 	and.w	r3, r3, #4
 800311e:	2b04      	cmp	r3, #4
 8003120:	d122      	bne.n	8003168 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	f003 0304 	and.w	r3, r3, #4
 800312c:	2b04      	cmp	r3, #4
 800312e:	d11b      	bne.n	8003168 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f06f 0204 	mvn.w	r2, #4
 8003138:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2202      	movs	r2, #2
 800313e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800314a:	2b00      	cmp	r3, #0
 800314c:	d003      	beq.n	8003156 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f000 f8c4 	bl	80032dc <HAL_TIM_IC_CaptureCallback>
 8003154:	e005      	b.n	8003162 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f000 f8b6 	bl	80032c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 f8c7 	bl	80032f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	f003 0308 	and.w	r3, r3, #8
 8003172:	2b08      	cmp	r3, #8
 8003174:	d122      	bne.n	80031bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	68db      	ldr	r3, [r3, #12]
 800317c:	f003 0308 	and.w	r3, r3, #8
 8003180:	2b08      	cmp	r3, #8
 8003182:	d11b      	bne.n	80031bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f06f 0208 	mvn.w	r2, #8
 800318c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	2204      	movs	r2, #4
 8003192:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 0303 	and.w	r3, r3, #3
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d003      	beq.n	80031aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f000 f89a 	bl	80032dc <HAL_TIM_IC_CaptureCallback>
 80031a8:	e005      	b.n	80031b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f000 f88c 	bl	80032c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031b0:	6878      	ldr	r0, [r7, #4]
 80031b2:	f000 f89d 	bl	80032f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	f003 0310 	and.w	r3, r3, #16
 80031c6:	2b10      	cmp	r3, #16
 80031c8:	d122      	bne.n	8003210 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	f003 0310 	and.w	r3, r3, #16
 80031d4:	2b10      	cmp	r3, #16
 80031d6:	d11b      	bne.n	8003210 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f06f 0210 	mvn.w	r2, #16
 80031e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2208      	movs	r2, #8
 80031e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	69db      	ldr	r3, [r3, #28]
 80031ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d003      	beq.n	80031fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031f6:	6878      	ldr	r0, [r7, #4]
 80031f8:	f000 f870 	bl	80032dc <HAL_TIM_IC_CaptureCallback>
 80031fc:	e005      	b.n	800320a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f862 	bl	80032c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f873 	bl	80032f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d10e      	bne.n	800323c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	f003 0301 	and.w	r3, r3, #1
 8003228:	2b01      	cmp	r3, #1
 800322a:	d107      	bne.n	800323c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0201 	mvn.w	r2, #1
 8003234:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f7fd fd78 	bl	8000d2c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003246:	2b80      	cmp	r3, #128	; 0x80
 8003248:	d10e      	bne.n	8003268 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003254:	2b80      	cmp	r3, #128	; 0x80
 8003256:	d107      	bne.n	8003268 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003260:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f000 f902 	bl	800346c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	691b      	ldr	r3, [r3, #16]
 800326e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003272:	2b40      	cmp	r3, #64	; 0x40
 8003274:	d10e      	bne.n	8003294 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68db      	ldr	r3, [r3, #12]
 800327c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003280:	2b40      	cmp	r3, #64	; 0x40
 8003282:	d107      	bne.n	8003294 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800328c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800328e:	6878      	ldr	r0, [r7, #4]
 8003290:	f000 f838 	bl	8003304 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	691b      	ldr	r3, [r3, #16]
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	2b20      	cmp	r3, #32
 80032a0:	d10e      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	f003 0320 	and.w	r3, r3, #32
 80032ac:	2b20      	cmp	r3, #32
 80032ae:	d107      	bne.n	80032c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f06f 0220 	mvn.w	r2, #32
 80032b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f8cc 	bl	8003458 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80032c0:	bf00      	nop
 80032c2:	3708      	adds	r7, #8
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}

080032c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b083      	sub	sp, #12
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80032d0:	bf00      	nop
 80032d2:	370c      	adds	r7, #12
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80032dc:	b480      	push	{r7}
 80032de:	b083      	sub	sp, #12
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80032f8:	bf00      	nop
 80032fa:	370c      	adds	r7, #12
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr

08003304 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
 8003320:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	4a40      	ldr	r2, [pc, #256]	; (800342c <TIM_Base_SetConfig+0x114>)
 800332c:	4293      	cmp	r3, r2
 800332e:	d013      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003336:	d00f      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4a3d      	ldr	r2, [pc, #244]	; (8003430 <TIM_Base_SetConfig+0x118>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d00b      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a3c      	ldr	r2, [pc, #240]	; (8003434 <TIM_Base_SetConfig+0x11c>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d007      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a3b      	ldr	r2, [pc, #236]	; (8003438 <TIM_Base_SetConfig+0x120>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d003      	beq.n	8003358 <TIM_Base_SetConfig+0x40>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a3a      	ldr	r2, [pc, #232]	; (800343c <TIM_Base_SetConfig+0x124>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d108      	bne.n	800336a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800335e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a2f      	ldr	r2, [pc, #188]	; (800342c <TIM_Base_SetConfig+0x114>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d02b      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003378:	d027      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a2c      	ldr	r2, [pc, #176]	; (8003430 <TIM_Base_SetConfig+0x118>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d023      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a2b      	ldr	r2, [pc, #172]	; (8003434 <TIM_Base_SetConfig+0x11c>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d01f      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a2a      	ldr	r2, [pc, #168]	; (8003438 <TIM_Base_SetConfig+0x120>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d01b      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	4a29      	ldr	r2, [pc, #164]	; (800343c <TIM_Base_SetConfig+0x124>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d017      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	4a28      	ldr	r2, [pc, #160]	; (8003440 <TIM_Base_SetConfig+0x128>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d013      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	4a27      	ldr	r2, [pc, #156]	; (8003444 <TIM_Base_SetConfig+0x12c>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d00f      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	4a26      	ldr	r2, [pc, #152]	; (8003448 <TIM_Base_SetConfig+0x130>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d00b      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	4a25      	ldr	r2, [pc, #148]	; (800344c <TIM_Base_SetConfig+0x134>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d007      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	4a24      	ldr	r2, [pc, #144]	; (8003450 <TIM_Base_SetConfig+0x138>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d003      	beq.n	80033ca <TIM_Base_SetConfig+0xb2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	4a23      	ldr	r2, [pc, #140]	; (8003454 <TIM_Base_SetConfig+0x13c>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d108      	bne.n	80033dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	4313      	orrs	r3, r2
 80033da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	695b      	ldr	r3, [r3, #20]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	68fa      	ldr	r2, [r7, #12]
 80033ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	689a      	ldr	r2, [r3, #8]
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	4a0a      	ldr	r2, [pc, #40]	; (800342c <TIM_Base_SetConfig+0x114>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d003      	beq.n	8003410 <TIM_Base_SetConfig+0xf8>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	4a0c      	ldr	r2, [pc, #48]	; (800343c <TIM_Base_SetConfig+0x124>)
 800340c:	4293      	cmp	r3, r2
 800340e:	d103      	bne.n	8003418 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	691a      	ldr	r2, [r3, #16]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2201      	movs	r2, #1
 800341c:	615a      	str	r2, [r3, #20]
}
 800341e:	bf00      	nop
 8003420:	3714      	adds	r7, #20
 8003422:	46bd      	mov	sp, r7
 8003424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003428:	4770      	bx	lr
 800342a:	bf00      	nop
 800342c:	40010000 	.word	0x40010000
 8003430:	40000400 	.word	0x40000400
 8003434:	40000800 	.word	0x40000800
 8003438:	40000c00 	.word	0x40000c00
 800343c:	40010400 	.word	0x40010400
 8003440:	40014000 	.word	0x40014000
 8003444:	40014400 	.word	0x40014400
 8003448:	40014800 	.word	0x40014800
 800344c:	40001800 	.word	0x40001800
 8003450:	40001c00 	.word	0x40001c00
 8003454:	40002000 	.word	0x40002000

08003458 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b082      	sub	sp, #8
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800348e:	2301      	movs	r3, #1
 8003490:	e03f      	b.n	8003512 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b00      	cmp	r3, #0
 800349c:	d106      	bne.n	80034ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80034a6:	6878      	ldr	r0, [r7, #4]
 80034a8:	f7fd fcaa 	bl	8000e00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2224      	movs	r2, #36	; 0x24
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	68da      	ldr	r2, [r3, #12]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034c4:	6878      	ldr	r0, [r7, #4]
 80034c6:	f000 fddf 	bl	8004088 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	691a      	ldr	r2, [r3, #16]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	695a      	ldr	r2, [r3, #20]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	68da      	ldr	r2, [r3, #12]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2220      	movs	r2, #32
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3708      	adds	r7, #8
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}

0800351a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800351a:	b580      	push	{r7, lr}
 800351c:	b08a      	sub	sp, #40	; 0x28
 800351e:	af02      	add	r7, sp, #8
 8003520:	60f8      	str	r0, [r7, #12]
 8003522:	60b9      	str	r1, [r7, #8]
 8003524:	603b      	str	r3, [r7, #0]
 8003526:	4613      	mov	r3, r2
 8003528:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800352a:	2300      	movs	r3, #0
 800352c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003534:	b2db      	uxtb	r3, r3
 8003536:	2b20      	cmp	r3, #32
 8003538:	d17c      	bne.n	8003634 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d002      	beq.n	8003546 <HAL_UART_Transmit+0x2c>
 8003540:	88fb      	ldrh	r3, [r7, #6]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e075      	b.n	8003636 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <HAL_UART_Transmit+0x3e>
 8003554:	2302      	movs	r3, #2
 8003556:	e06e      	b.n	8003636 <HAL_UART_Transmit+0x11c>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	2201      	movs	r2, #1
 800355c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2200      	movs	r2, #0
 8003564:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2221      	movs	r2, #33	; 0x21
 800356a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800356e:	f7fd ff6d 	bl	800144c <HAL_GetTick>
 8003572:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	88fa      	ldrh	r2, [r7, #6]
 8003578:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	88fa      	ldrh	r2, [r7, #6]
 800357e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003588:	d108      	bne.n	800359c <HAL_UART_Transmit+0x82>
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	691b      	ldr	r3, [r3, #16]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d104      	bne.n	800359c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003592:	2300      	movs	r3, #0
 8003594:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	61bb      	str	r3, [r7, #24]
 800359a:	e003      	b.n	80035a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80035ac:	e02a      	b.n	8003604 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	9300      	str	r3, [sp, #0]
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	2200      	movs	r2, #0
 80035b6:	2180      	movs	r1, #128	; 0x80
 80035b8:	68f8      	ldr	r0, [r7, #12]
 80035ba:	f000 fb1f 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d001      	beq.n	80035c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80035c4:	2303      	movs	r3, #3
 80035c6:	e036      	b.n	8003636 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80035c8:	69fb      	ldr	r3, [r7, #28]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d10b      	bne.n	80035e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	461a      	mov	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80035dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	3302      	adds	r3, #2
 80035e2:	61bb      	str	r3, [r7, #24]
 80035e4:	e007      	b.n	80035f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80035e6:	69fb      	ldr	r3, [r7, #28]
 80035e8:	781a      	ldrb	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80035f0:	69fb      	ldr	r3, [r7, #28]
 80035f2:	3301      	adds	r3, #1
 80035f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29a      	uxth	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003608:	b29b      	uxth	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d1cf      	bne.n	80035ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	2200      	movs	r2, #0
 8003616:	2140      	movs	r1, #64	; 0x40
 8003618:	68f8      	ldr	r0, [r7, #12]
 800361a:	f000 faef 	bl	8003bfc <UART_WaitOnFlagUntilTimeout>
 800361e:	4603      	mov	r3, r0
 8003620:	2b00      	cmp	r3, #0
 8003622:	d001      	beq.n	8003628 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003624:	2303      	movs	r3, #3
 8003626:	e006      	b.n	8003636 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2220      	movs	r2, #32
 800362c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003630:	2300      	movs	r3, #0
 8003632:	e000      	b.n	8003636 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003634:	2302      	movs	r3, #2
  }
}
 8003636:	4618      	mov	r0, r3
 8003638:	3720      	adds	r7, #32
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}

0800363e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800363e:	b580      	push	{r7, lr}
 8003640:	b084      	sub	sp, #16
 8003642:	af00      	add	r7, sp, #0
 8003644:	60f8      	str	r0, [r7, #12]
 8003646:	60b9      	str	r1, [r7, #8]
 8003648:	4613      	mov	r3, r2
 800364a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003652:	b2db      	uxtb	r3, r3
 8003654:	2b20      	cmp	r3, #32
 8003656:	d11d      	bne.n	8003694 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d002      	beq.n	8003664 <HAL_UART_Receive_IT+0x26>
 800365e:	88fb      	ldrh	r3, [r7, #6]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d101      	bne.n	8003668 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e016      	b.n	8003696 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_UART_Receive_IT+0x38>
 8003672:	2302      	movs	r3, #2
 8003674:	e00f      	b.n	8003696 <HAL_UART_Receive_IT+0x58>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	2200      	movs	r2, #0
 8003682:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003684:	88fb      	ldrh	r3, [r7, #6]
 8003686:	461a      	mov	r2, r3
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	68f8      	ldr	r0, [r7, #12]
 800368c:	f000 fb24 	bl	8003cd8 <UART_Start_Receive_IT>
 8003690:	4603      	mov	r3, r0
 8003692:	e000      	b.n	8003696 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8003694:	2302      	movs	r3, #2
  }
}
 8003696:	4618      	mov	r0, r3
 8003698:	3710      	adds	r7, #16
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b0ba      	sub	sp, #232	; 0xe8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	695b      	ldr	r3, [r3, #20]
 80036c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80036c6:	2300      	movs	r3, #0
 80036c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80036cc:	2300      	movs	r3, #0
 80036ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80036d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80036de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d10f      	bne.n	8003706 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80036e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80036ea:	f003 0320 	and.w	r3, r3, #32
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <HAL_UART_IRQHandler+0x66>
 80036f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80036f6:	f003 0320 	and.w	r3, r3, #32
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d003      	beq.n	8003706 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80036fe:	6878      	ldr	r0, [r7, #4]
 8003700:	f000 fc07 	bl	8003f12 <UART_Receive_IT>
      return;
 8003704:	e256      	b.n	8003bb4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003706:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 80de 	beq.w	80038cc <HAL_UART_IRQHandler+0x22c>
 8003710:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d106      	bne.n	800372a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800371c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003720:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003724:	2b00      	cmp	r3, #0
 8003726:	f000 80d1 	beq.w	80038cc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800372a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800372e:	f003 0301 	and.w	r3, r3, #1
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00b      	beq.n	800374e <HAL_UART_IRQHandler+0xae>
 8003736:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800373a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800373e:	2b00      	cmp	r3, #0
 8003740:	d005      	beq.n	800374e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f043 0201 	orr.w	r2, r3, #1
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800374e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003752:	f003 0304 	and.w	r3, r3, #4
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00b      	beq.n	8003772 <HAL_UART_IRQHandler+0xd2>
 800375a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800375e:	f003 0301 	and.w	r3, r3, #1
 8003762:	2b00      	cmp	r3, #0
 8003764:	d005      	beq.n	8003772 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f043 0202 	orr.w	r2, r3, #2
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003772:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003776:	f003 0302 	and.w	r3, r3, #2
 800377a:	2b00      	cmp	r3, #0
 800377c:	d00b      	beq.n	8003796 <HAL_UART_IRQHandler+0xf6>
 800377e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b00      	cmp	r3, #0
 8003788:	d005      	beq.n	8003796 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378e:	f043 0204 	orr.w	r2, r3, #4
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003796:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800379a:	f003 0308 	and.w	r3, r3, #8
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d011      	beq.n	80037c6 <HAL_UART_IRQHandler+0x126>
 80037a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037a6:	f003 0320 	and.w	r3, r3, #32
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d105      	bne.n	80037ba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80037ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f043 0208 	orr.w	r2, r3, #8
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	f000 81ed 	beq.w	8003baa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80037d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80037d4:	f003 0320 	and.w	r3, r3, #32
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d008      	beq.n	80037ee <HAL_UART_IRQHandler+0x14e>
 80037dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80037e0:	f003 0320 	and.w	r3, r3, #32
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d002      	beq.n	80037ee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 fb92 	bl	8003f12 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	695b      	ldr	r3, [r3, #20]
 80037f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037f8:	2b40      	cmp	r3, #64	; 0x40
 80037fa:	bf0c      	ite	eq
 80037fc:	2301      	moveq	r3, #1
 80037fe:	2300      	movne	r3, #0
 8003800:	b2db      	uxtb	r3, r3
 8003802:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380a:	f003 0308 	and.w	r3, r3, #8
 800380e:	2b00      	cmp	r3, #0
 8003810:	d103      	bne.n	800381a <HAL_UART_IRQHandler+0x17a>
 8003812:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003816:	2b00      	cmp	r3, #0
 8003818:	d04f      	beq.n	80038ba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800381a:	6878      	ldr	r0, [r7, #4]
 800381c:	f000 fa9a 	bl	8003d54 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	695b      	ldr	r3, [r3, #20]
 8003826:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800382a:	2b40      	cmp	r3, #64	; 0x40
 800382c:	d141      	bne.n	80038b2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	3314      	adds	r3, #20
 8003834:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003838:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800383c:	e853 3f00 	ldrex	r3, [r3]
 8003840:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003844:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003848:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800384c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	3314      	adds	r3, #20
 8003856:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800385a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800385e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003862:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003866:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800386a:	e841 2300 	strex	r3, r2, [r1]
 800386e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003872:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1d9      	bne.n	800382e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387e:	2b00      	cmp	r3, #0
 8003880:	d013      	beq.n	80038aa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003886:	4a7d      	ldr	r2, [pc, #500]	; (8003a7c <HAL_UART_IRQHandler+0x3dc>)
 8003888:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800388e:	4618      	mov	r0, r3
 8003890:	f7fd ff3a 	bl	8001708 <HAL_DMA_Abort_IT>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d016      	beq.n	80038c8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800389e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038a0:	687a      	ldr	r2, [r7, #4]
 80038a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80038a4:	4610      	mov	r0, r2
 80038a6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038a8:	e00e      	b.n	80038c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f990 	bl	8003bd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b0:	e00a      	b.n	80038c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f98c 	bl	8003bd0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b8:	e006      	b.n	80038c8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80038ba:	6878      	ldr	r0, [r7, #4]
 80038bc:	f000 f988 	bl	8003bd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2200      	movs	r2, #0
 80038c4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80038c6:	e170      	b.n	8003baa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038c8:	bf00      	nop
    return;
 80038ca:	e16e      	b.n	8003baa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	f040 814a 	bne.w	8003b6a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80038d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80038da:	f003 0310 	and.w	r3, r3, #16
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f000 8143 	beq.w	8003b6a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80038e4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80038e8:	f003 0310 	and.w	r3, r3, #16
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	f000 813c 	beq.w	8003b6a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038f2:	2300      	movs	r3, #0
 80038f4:	60bb      	str	r3, [r7, #8]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	60bb      	str	r3, [r7, #8]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	685b      	ldr	r3, [r3, #4]
 8003904:	60bb      	str	r3, [r7, #8]
 8003906:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003912:	2b40      	cmp	r3, #64	; 0x40
 8003914:	f040 80b4 	bne.w	8003a80 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003924:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003928:	2b00      	cmp	r3, #0
 800392a:	f000 8140 	beq.w	8003bae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003932:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003936:	429a      	cmp	r2, r3
 8003938:	f080 8139 	bcs.w	8003bae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003942:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800394e:	f000 8088 	beq.w	8003a62 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	330c      	adds	r3, #12
 8003958:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800395c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003960:	e853 3f00 	ldrex	r3, [r3]
 8003964:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003968:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800396c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003970:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	330c      	adds	r3, #12
 800397a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800397e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003982:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003986:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800398a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800398e:	e841 2300 	strex	r3, r2, [r1]
 8003992:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003996:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1d9      	bne.n	8003952 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	3314      	adds	r3, #20
 80039a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039a8:	e853 3f00 	ldrex	r3, [r3]
 80039ac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80039ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80039b0:	f023 0301 	bic.w	r3, r3, #1
 80039b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	3314      	adds	r3, #20
 80039be:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80039c2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80039c6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039c8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80039ca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80039d4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e1      	bne.n	800399e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	3314      	adds	r3, #20
 80039e0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80039e4:	e853 3f00 	ldrex	r3, [r3]
 80039e8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80039ea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80039ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80039f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	3314      	adds	r3, #20
 80039fa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80039fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003a04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003a06:	e841 2300 	strex	r3, r2, [r1]
 8003a0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003a0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d1e3      	bne.n	80039da <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2220      	movs	r2, #32
 8003a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	330c      	adds	r3, #12
 8003a26:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003a2a:	e853 3f00 	ldrex	r3, [r3]
 8003a2e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003a30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a32:	f023 0310 	bic.w	r3, r3, #16
 8003a36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	330c      	adds	r3, #12
 8003a40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003a44:	65ba      	str	r2, [r7, #88]	; 0x58
 8003a46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003a4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003a4c:	e841 2300 	strex	r3, r2, [r1]
 8003a50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003a52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1e3      	bne.n	8003a20 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f7fd fde3 	bl	8001628 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a6a:	b29b      	uxth	r3, r3
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	b29b      	uxth	r3, r3
 8003a70:	4619      	mov	r1, r3
 8003a72:	6878      	ldr	r0, [r7, #4]
 8003a74:	f000 f8b6 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a78:	e099      	b.n	8003bae <HAL_UART_IRQHandler+0x50e>
 8003a7a:	bf00      	nop
 8003a7c:	08003e1b 	.word	0x08003e1b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	1ad3      	subs	r3, r2, r3
 8003a8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003a94:	b29b      	uxth	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	f000 808b 	beq.w	8003bb2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003a9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	f000 8086 	beq.w	8003bb2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	330c      	adds	r3, #12
 8003aac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ab0:	e853 3f00 	ldrex	r3, [r3]
 8003ab4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003ab6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ab8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003abc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	330c      	adds	r3, #12
 8003ac6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003aca:	647a      	str	r2, [r7, #68]	; 0x44
 8003acc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ace:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003ad0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ad2:	e841 2300 	strex	r3, r2, [r1]
 8003ad6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d1e3      	bne.n	8003aa6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	3314      	adds	r3, #20
 8003ae4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae8:	e853 3f00 	ldrex	r3, [r3]
 8003aec:	623b      	str	r3, [r7, #32]
   return(result);
 8003aee:	6a3b      	ldr	r3, [r7, #32]
 8003af0:	f023 0301 	bic.w	r3, r3, #1
 8003af4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	3314      	adds	r3, #20
 8003afe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003b02:	633a      	str	r2, [r7, #48]	; 0x30
 8003b04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003b08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b0a:	e841 2300 	strex	r3, r2, [r1]
 8003b0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1e3      	bne.n	8003ade <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2220      	movs	r2, #32
 8003b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	330c      	adds	r3, #12
 8003b2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b2c:	693b      	ldr	r3, [r7, #16]
 8003b2e:	e853 3f00 	ldrex	r3, [r3]
 8003b32:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f023 0310 	bic.w	r3, r3, #16
 8003b3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	330c      	adds	r3, #12
 8003b44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003b48:	61fa      	str	r2, [r7, #28]
 8003b4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b4c:	69b9      	ldr	r1, [r7, #24]
 8003b4e:	69fa      	ldr	r2, [r7, #28]
 8003b50:	e841 2300 	strex	r3, r2, [r1]
 8003b54:	617b      	str	r3, [r7, #20]
   return(result);
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1e3      	bne.n	8003b24 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003b5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003b60:	4619      	mov	r1, r3
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f000 f83e 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003b68:	e023      	b.n	8003bb2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003b6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d009      	beq.n	8003b8a <HAL_UART_IRQHandler+0x4ea>
 8003b76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d003      	beq.n	8003b8a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8003b82:	6878      	ldr	r0, [r7, #4]
 8003b84:	f000 f95d 	bl	8003e42 <UART_Transmit_IT>
    return;
 8003b88:	e014      	b.n	8003bb4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d00e      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x514>
 8003b96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d008      	beq.n	8003bb4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f99d 	bl	8003ee2 <UART_EndTransmit_IT>
    return;
 8003ba8:	e004      	b.n	8003bb4 <HAL_UART_IRQHandler+0x514>
    return;
 8003baa:	bf00      	nop
 8003bac:	e002      	b.n	8003bb4 <HAL_UART_IRQHandler+0x514>
      return;
 8003bae:	bf00      	nop
 8003bb0:	e000      	b.n	8003bb4 <HAL_UART_IRQHandler+0x514>
      return;
 8003bb2:	bf00      	nop
  }
}
 8003bb4:	37e8      	adds	r7, #232	; 0xe8
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop

08003bbc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	460b      	mov	r3, r1
 8003bee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b090      	sub	sp, #64	; 0x40
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	60f8      	str	r0, [r7, #12]
 8003c04:	60b9      	str	r1, [r7, #8]
 8003c06:	603b      	str	r3, [r7, #0]
 8003c08:	4613      	mov	r3, r2
 8003c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c0c:	e050      	b.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c0e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c14:	d04c      	beq.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d007      	beq.n	8003c2c <UART_WaitOnFlagUntilTimeout+0x30>
 8003c1c:	f7fd fc16 	bl	800144c <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c28:	429a      	cmp	r2, r3
 8003c2a:	d241      	bcs.n	8003cb0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	330c      	adds	r3, #12
 8003c32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c36:	e853 3f00 	ldrex	r3, [r3]
 8003c3a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c3e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003c42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	330c      	adds	r3, #12
 8003c4a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003c4c:	637a      	str	r2, [r7, #52]	; 0x34
 8003c4e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c50:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003c52:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c54:	e841 2300 	strex	r3, r2, [r1]
 8003c58:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e5      	bne.n	8003c2c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	3314      	adds	r3, #20
 8003c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	e853 3f00 	ldrex	r3, [r3]
 8003c6e:	613b      	str	r3, [r7, #16]
   return(result);
 8003c70:	693b      	ldr	r3, [r7, #16]
 8003c72:	f023 0301 	bic.w	r3, r3, #1
 8003c76:	63bb      	str	r3, [r7, #56]	; 0x38
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	3314      	adds	r3, #20
 8003c7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003c80:	623a      	str	r2, [r7, #32]
 8003c82:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c84:	69f9      	ldr	r1, [r7, #28]
 8003c86:	6a3a      	ldr	r2, [r7, #32]
 8003c88:	e841 2300 	strex	r3, r2, [r1]
 8003c8c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e5      	bne.n	8003c60 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8003cac:	2303      	movs	r3, #3
 8003cae:	e00f      	b.n	8003cd0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681a      	ldr	r2, [r3, #0]
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	bf0c      	ite	eq
 8003cc0:	2301      	moveq	r3, #1
 8003cc2:	2300      	movne	r3, #0
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	79fb      	ldrb	r3, [r7, #7]
 8003cca:	429a      	cmp	r2, r3
 8003ccc:	d09f      	beq.n	8003c0e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3740      	adds	r7, #64	; 0x40
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b085      	sub	sp, #20
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	4613      	mov	r3, r2
 8003ce4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	88fa      	ldrh	r2, [r7, #6]
 8003cf0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	88fa      	ldrh	r2, [r7, #6]
 8003cf6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2222      	movs	r2, #34	; 0x22
 8003d02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	691b      	ldr	r3, [r3, #16]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d007      	beq.n	8003d26 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68da      	ldr	r2, [r3, #12]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d24:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	695a      	ldr	r2, [r3, #20]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f042 0201 	orr.w	r2, r2, #1
 8003d34:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f042 0220 	orr.w	r2, r2, #32
 8003d44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003d46:	2300      	movs	r3, #0
}
 8003d48:	4618      	mov	r0, r3
 8003d4a:	3714      	adds	r7, #20
 8003d4c:	46bd      	mov	sp, r7
 8003d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d52:	4770      	bx	lr

08003d54 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d54:	b480      	push	{r7}
 8003d56:	b095      	sub	sp, #84	; 0x54
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	330c      	adds	r3, #12
 8003d62:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d66:	e853 3f00 	ldrex	r3, [r3]
 8003d6a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d6e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003d72:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	330c      	adds	r3, #12
 8003d7a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003d7c:	643a      	str	r2, [r7, #64]	; 0x40
 8003d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003d82:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003d84:	e841 2300 	strex	r3, r2, [r1]
 8003d88:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d1e5      	bne.n	8003d5c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	3314      	adds	r3, #20
 8003d96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	e853 3f00 	ldrex	r3, [r3]
 8003d9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	f023 0301 	bic.w	r3, r3, #1
 8003da6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3314      	adds	r3, #20
 8003dae:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003db0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003db2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003db6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003db8:	e841 2300 	strex	r3, r2, [r1]
 8003dbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1e5      	bne.n	8003d90 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dc8:	2b01      	cmp	r3, #1
 8003dca:	d119      	bne.n	8003e00 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	330c      	adds	r3, #12
 8003dd2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	e853 3f00 	ldrex	r3, [r3]
 8003dda:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	f023 0310 	bic.w	r3, r3, #16
 8003de2:	647b      	str	r3, [r7, #68]	; 0x44
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	330c      	adds	r3, #12
 8003dea:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003dec:	61ba      	str	r2, [r7, #24]
 8003dee:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df0:	6979      	ldr	r1, [r7, #20]
 8003df2:	69ba      	ldr	r2, [r7, #24]
 8003df4:	e841 2300 	strex	r3, r2, [r1]
 8003df8:	613b      	str	r3, [r7, #16]
   return(result);
 8003dfa:	693b      	ldr	r3, [r7, #16]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1e5      	bne.n	8003dcc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2220      	movs	r2, #32
 8003e04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e0e:	bf00      	nop
 8003e10:	3754      	adds	r7, #84	; 0x54
 8003e12:	46bd      	mov	sp, r7
 8003e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e18:	4770      	bx	lr

08003e1a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e1a:	b580      	push	{r7, lr}
 8003e1c:	b084      	sub	sp, #16
 8003e1e:	af00      	add	r7, sp, #0
 8003e20:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e26:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2200      	movs	r2, #0
 8003e32:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e34:	68f8      	ldr	r0, [r7, #12]
 8003e36:	f7ff fecb 	bl	8003bd0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e3a:	bf00      	nop
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b085      	sub	sp, #20
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e50:	b2db      	uxtb	r3, r3
 8003e52:	2b21      	cmp	r3, #33	; 0x21
 8003e54:	d13e      	bne.n	8003ed4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	689b      	ldr	r3, [r3, #8]
 8003e5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e5e:	d114      	bne.n	8003e8a <UART_Transmit_IT+0x48>
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	691b      	ldr	r3, [r3, #16]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d110      	bne.n	8003e8a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a1b      	ldr	r3, [r3, #32]
 8003e6c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	881b      	ldrh	r3, [r3, #0]
 8003e72:	461a      	mov	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e7c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	1c9a      	adds	r2, r3, #2
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	621a      	str	r2, [r3, #32]
 8003e88:	e008      	b.n	8003e9c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	6a1b      	ldr	r3, [r3, #32]
 8003e8e:	1c59      	adds	r1, r3, #1
 8003e90:	687a      	ldr	r2, [r7, #4]
 8003e92:	6211      	str	r1, [r2, #32]
 8003e94:	781a      	ldrb	r2, [r3, #0]
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	3b01      	subs	r3, #1
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	687a      	ldr	r2, [r7, #4]
 8003ea8:	4619      	mov	r1, r3
 8003eaa:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10f      	bne.n	8003ed0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	68da      	ldr	r2, [r3, #12]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ebe:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	68da      	ldr	r2, [r3, #12]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ece:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	e000      	b.n	8003ed6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003ed4:	2302      	movs	r3, #2
  }
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3714      	adds	r7, #20
 8003eda:	46bd      	mov	sp, r7
 8003edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee0:	4770      	bx	lr

08003ee2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003ee2:	b580      	push	{r7, lr}
 8003ee4:	b082      	sub	sp, #8
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	68da      	ldr	r2, [r3, #12]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ef8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2220      	movs	r2, #32
 8003efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7ff fe5a 	bl	8003bbc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f08:	2300      	movs	r3, #0
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	3708      	adds	r7, #8
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b08c      	sub	sp, #48	; 0x30
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b22      	cmp	r3, #34	; 0x22
 8003f24:	f040 80ab 	bne.w	800407e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f30:	d117      	bne.n	8003f62 <UART_Receive_IT+0x50>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	691b      	ldr	r3, [r3, #16]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d113      	bne.n	8003f62 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f42:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f50:	b29a      	uxth	r2, r3
 8003f52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f54:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5a:	1c9a      	adds	r2, r3, #2
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	629a      	str	r2, [r3, #40]	; 0x28
 8003f60:	e026      	b.n	8003fb0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f66:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f74:	d007      	beq.n	8003f86 <UART_Receive_IT+0x74>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10a      	bne.n	8003f94 <UART_Receive_IT+0x82>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	691b      	ldr	r3, [r3, #16]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d106      	bne.n	8003f94 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	b2da      	uxtb	r2, r3
 8003f8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f90:	701a      	strb	r2, [r3, #0]
 8003f92:	e008      	b.n	8003fa6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fa4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003faa:	1c5a      	adds	r2, r3, #1
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fb4:	b29b      	uxth	r3, r3
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	b29b      	uxth	r3, r3
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d15a      	bne.n	800407a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	68da      	ldr	r2, [r3, #12]
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	f022 0220 	bic.w	r2, r2, #32
 8003fd2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68da      	ldr	r2, [r3, #12]
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003fe2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	695a      	ldr	r2, [r3, #20]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0201 	bic.w	r2, r2, #1
 8003ff2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2220      	movs	r2, #32
 8003ff8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004000:	2b01      	cmp	r3, #1
 8004002:	d135      	bne.n	8004070 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	330c      	adds	r3, #12
 8004010:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	e853 3f00 	ldrex	r3, [r3]
 8004018:	613b      	str	r3, [r7, #16]
   return(result);
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	f023 0310 	bic.w	r3, r3, #16
 8004020:	627b      	str	r3, [r7, #36]	; 0x24
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	330c      	adds	r3, #12
 8004028:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800402a:	623a      	str	r2, [r7, #32]
 800402c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800402e:	69f9      	ldr	r1, [r7, #28]
 8004030:	6a3a      	ldr	r2, [r7, #32]
 8004032:	e841 2300 	strex	r3, r2, [r1]
 8004036:	61bb      	str	r3, [r7, #24]
   return(result);
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d1e5      	bne.n	800400a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f003 0310 	and.w	r3, r3, #16
 8004048:	2b10      	cmp	r3, #16
 800404a:	d10a      	bne.n	8004062 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800404c:	2300      	movs	r3, #0
 800404e:	60fb      	str	r3, [r7, #12]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	60fb      	str	r3, [r7, #12]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	60fb      	str	r3, [r7, #12]
 8004060:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004066:	4619      	mov	r1, r3
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f7ff fdbb 	bl	8003be4 <HAL_UARTEx_RxEventCallback>
 800406e:	e002      	b.n	8004076 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7fc fe11 	bl	8000c98 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004076:	2300      	movs	r3, #0
 8004078:	e002      	b.n	8004080 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800407a:	2300      	movs	r3, #0
 800407c:	e000      	b.n	8004080 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800407e:	2302      	movs	r3, #2
  }
}
 8004080:	4618      	mov	r0, r3
 8004082:	3730      	adds	r7, #48	; 0x30
 8004084:	46bd      	mov	sp, r7
 8004086:	bd80      	pop	{r7, pc}

08004088 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004088:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800408c:	b0c0      	sub	sp, #256	; 0x100
 800408e:	af00      	add	r7, sp, #0
 8004090:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	691b      	ldr	r3, [r3, #16]
 800409c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80040a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040a4:	68d9      	ldr	r1, [r3, #12]
 80040a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040aa:	681a      	ldr	r2, [r3, #0]
 80040ac:	ea40 0301 	orr.w	r3, r0, r1
 80040b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80040b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040b6:	689a      	ldr	r2, [r3, #8]
 80040b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	431a      	orrs	r2, r3
 80040c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	431a      	orrs	r2, r3
 80040c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80040d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	68db      	ldr	r3, [r3, #12]
 80040dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80040e0:	f021 010c 	bic.w	r1, r1, #12
 80040e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80040ee:	430b      	orrs	r3, r1
 80040f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80040f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	695b      	ldr	r3, [r3, #20]
 80040fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80040fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004102:	6999      	ldr	r1, [r3, #24]
 8004104:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	ea40 0301 	orr.w	r3, r0, r1
 800410e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004110:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004114:	681a      	ldr	r2, [r3, #0]
 8004116:	4b8f      	ldr	r3, [pc, #572]	; (8004354 <UART_SetConfig+0x2cc>)
 8004118:	429a      	cmp	r2, r3
 800411a:	d005      	beq.n	8004128 <UART_SetConfig+0xa0>
 800411c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	4b8d      	ldr	r3, [pc, #564]	; (8004358 <UART_SetConfig+0x2d0>)
 8004124:	429a      	cmp	r2, r3
 8004126:	d104      	bne.n	8004132 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004128:	f7fd fdc4 	bl	8001cb4 <HAL_RCC_GetPCLK2Freq>
 800412c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004130:	e003      	b.n	800413a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004132:	f7fd fdab 	bl	8001c8c <HAL_RCC_GetPCLK1Freq>
 8004136:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800413a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800413e:	69db      	ldr	r3, [r3, #28]
 8004140:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004144:	f040 810c 	bne.w	8004360 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800414c:	2200      	movs	r2, #0
 800414e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004152:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004156:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800415a:	4622      	mov	r2, r4
 800415c:	462b      	mov	r3, r5
 800415e:	1891      	adds	r1, r2, r2
 8004160:	65b9      	str	r1, [r7, #88]	; 0x58
 8004162:	415b      	adcs	r3, r3
 8004164:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004166:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800416a:	4621      	mov	r1, r4
 800416c:	eb12 0801 	adds.w	r8, r2, r1
 8004170:	4629      	mov	r1, r5
 8004172:	eb43 0901 	adc.w	r9, r3, r1
 8004176:	f04f 0200 	mov.w	r2, #0
 800417a:	f04f 0300 	mov.w	r3, #0
 800417e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004182:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004186:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800418a:	4690      	mov	r8, r2
 800418c:	4699      	mov	r9, r3
 800418e:	4623      	mov	r3, r4
 8004190:	eb18 0303 	adds.w	r3, r8, r3
 8004194:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004198:	462b      	mov	r3, r5
 800419a:	eb49 0303 	adc.w	r3, r9, r3
 800419e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80041a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80041ae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80041b2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80041b6:	460b      	mov	r3, r1
 80041b8:	18db      	adds	r3, r3, r3
 80041ba:	653b      	str	r3, [r7, #80]	; 0x50
 80041bc:	4613      	mov	r3, r2
 80041be:	eb42 0303 	adc.w	r3, r2, r3
 80041c2:	657b      	str	r3, [r7, #84]	; 0x54
 80041c4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80041c8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80041cc:	f7fc f832 	bl	8000234 <__aeabi_uldivmod>
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	4b61      	ldr	r3, [pc, #388]	; (800435c <UART_SetConfig+0x2d4>)
 80041d6:	fba3 2302 	umull	r2, r3, r3, r2
 80041da:	095b      	lsrs	r3, r3, #5
 80041dc:	011c      	lsls	r4, r3, #4
 80041de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041e2:	2200      	movs	r2, #0
 80041e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80041e8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80041ec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80041f0:	4642      	mov	r2, r8
 80041f2:	464b      	mov	r3, r9
 80041f4:	1891      	adds	r1, r2, r2
 80041f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80041f8:	415b      	adcs	r3, r3
 80041fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80041fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004200:	4641      	mov	r1, r8
 8004202:	eb12 0a01 	adds.w	sl, r2, r1
 8004206:	4649      	mov	r1, r9
 8004208:	eb43 0b01 	adc.w	fp, r3, r1
 800420c:	f04f 0200 	mov.w	r2, #0
 8004210:	f04f 0300 	mov.w	r3, #0
 8004214:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004218:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800421c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004220:	4692      	mov	sl, r2
 8004222:	469b      	mov	fp, r3
 8004224:	4643      	mov	r3, r8
 8004226:	eb1a 0303 	adds.w	r3, sl, r3
 800422a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800422e:	464b      	mov	r3, r9
 8004230:	eb4b 0303 	adc.w	r3, fp, r3
 8004234:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004238:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004244:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004248:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800424c:	460b      	mov	r3, r1
 800424e:	18db      	adds	r3, r3, r3
 8004250:	643b      	str	r3, [r7, #64]	; 0x40
 8004252:	4613      	mov	r3, r2
 8004254:	eb42 0303 	adc.w	r3, r2, r3
 8004258:	647b      	str	r3, [r7, #68]	; 0x44
 800425a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800425e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004262:	f7fb ffe7 	bl	8000234 <__aeabi_uldivmod>
 8004266:	4602      	mov	r2, r0
 8004268:	460b      	mov	r3, r1
 800426a:	4611      	mov	r1, r2
 800426c:	4b3b      	ldr	r3, [pc, #236]	; (800435c <UART_SetConfig+0x2d4>)
 800426e:	fba3 2301 	umull	r2, r3, r3, r1
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	2264      	movs	r2, #100	; 0x64
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	1acb      	subs	r3, r1, r3
 800427c:	00db      	lsls	r3, r3, #3
 800427e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004282:	4b36      	ldr	r3, [pc, #216]	; (800435c <UART_SetConfig+0x2d4>)
 8004284:	fba3 2302 	umull	r2, r3, r3, r2
 8004288:	095b      	lsrs	r3, r3, #5
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004290:	441c      	add	r4, r3
 8004292:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004296:	2200      	movs	r2, #0
 8004298:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800429c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80042a0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80042a4:	4642      	mov	r2, r8
 80042a6:	464b      	mov	r3, r9
 80042a8:	1891      	adds	r1, r2, r2
 80042aa:	63b9      	str	r1, [r7, #56]	; 0x38
 80042ac:	415b      	adcs	r3, r3
 80042ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042b0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80042b4:	4641      	mov	r1, r8
 80042b6:	1851      	adds	r1, r2, r1
 80042b8:	6339      	str	r1, [r7, #48]	; 0x30
 80042ba:	4649      	mov	r1, r9
 80042bc:	414b      	adcs	r3, r1
 80042be:	637b      	str	r3, [r7, #52]	; 0x34
 80042c0:	f04f 0200 	mov.w	r2, #0
 80042c4:	f04f 0300 	mov.w	r3, #0
 80042c8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80042cc:	4659      	mov	r1, fp
 80042ce:	00cb      	lsls	r3, r1, #3
 80042d0:	4651      	mov	r1, sl
 80042d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042d6:	4651      	mov	r1, sl
 80042d8:	00ca      	lsls	r2, r1, #3
 80042da:	4610      	mov	r0, r2
 80042dc:	4619      	mov	r1, r3
 80042de:	4603      	mov	r3, r0
 80042e0:	4642      	mov	r2, r8
 80042e2:	189b      	adds	r3, r3, r2
 80042e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042e8:	464b      	mov	r3, r9
 80042ea:	460a      	mov	r2, r1
 80042ec:	eb42 0303 	adc.w	r3, r2, r3
 80042f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004300:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004304:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004308:	460b      	mov	r3, r1
 800430a:	18db      	adds	r3, r3, r3
 800430c:	62bb      	str	r3, [r7, #40]	; 0x28
 800430e:	4613      	mov	r3, r2
 8004310:	eb42 0303 	adc.w	r3, r2, r3
 8004314:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004316:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800431a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800431e:	f7fb ff89 	bl	8000234 <__aeabi_uldivmod>
 8004322:	4602      	mov	r2, r0
 8004324:	460b      	mov	r3, r1
 8004326:	4b0d      	ldr	r3, [pc, #52]	; (800435c <UART_SetConfig+0x2d4>)
 8004328:	fba3 1302 	umull	r1, r3, r3, r2
 800432c:	095b      	lsrs	r3, r3, #5
 800432e:	2164      	movs	r1, #100	; 0x64
 8004330:	fb01 f303 	mul.w	r3, r1, r3
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	3332      	adds	r3, #50	; 0x32
 800433a:	4a08      	ldr	r2, [pc, #32]	; (800435c <UART_SetConfig+0x2d4>)
 800433c:	fba2 2303 	umull	r2, r3, r2, r3
 8004340:	095b      	lsrs	r3, r3, #5
 8004342:	f003 0207 	and.w	r2, r3, #7
 8004346:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4422      	add	r2, r4
 800434e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004350:	e106      	b.n	8004560 <UART_SetConfig+0x4d8>
 8004352:	bf00      	nop
 8004354:	40011000 	.word	0x40011000
 8004358:	40011400 	.word	0x40011400
 800435c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004360:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004364:	2200      	movs	r2, #0
 8004366:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800436a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800436e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004372:	4642      	mov	r2, r8
 8004374:	464b      	mov	r3, r9
 8004376:	1891      	adds	r1, r2, r2
 8004378:	6239      	str	r1, [r7, #32]
 800437a:	415b      	adcs	r3, r3
 800437c:	627b      	str	r3, [r7, #36]	; 0x24
 800437e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004382:	4641      	mov	r1, r8
 8004384:	1854      	adds	r4, r2, r1
 8004386:	4649      	mov	r1, r9
 8004388:	eb43 0501 	adc.w	r5, r3, r1
 800438c:	f04f 0200 	mov.w	r2, #0
 8004390:	f04f 0300 	mov.w	r3, #0
 8004394:	00eb      	lsls	r3, r5, #3
 8004396:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800439a:	00e2      	lsls	r2, r4, #3
 800439c:	4614      	mov	r4, r2
 800439e:	461d      	mov	r5, r3
 80043a0:	4643      	mov	r3, r8
 80043a2:	18e3      	adds	r3, r4, r3
 80043a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80043a8:	464b      	mov	r3, r9
 80043aa:	eb45 0303 	adc.w	r3, r5, r3
 80043ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80043b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80043be:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80043c2:	f04f 0200 	mov.w	r2, #0
 80043c6:	f04f 0300 	mov.w	r3, #0
 80043ca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80043ce:	4629      	mov	r1, r5
 80043d0:	008b      	lsls	r3, r1, #2
 80043d2:	4621      	mov	r1, r4
 80043d4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80043d8:	4621      	mov	r1, r4
 80043da:	008a      	lsls	r2, r1, #2
 80043dc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80043e0:	f7fb ff28 	bl	8000234 <__aeabi_uldivmod>
 80043e4:	4602      	mov	r2, r0
 80043e6:	460b      	mov	r3, r1
 80043e8:	4b60      	ldr	r3, [pc, #384]	; (800456c <UART_SetConfig+0x4e4>)
 80043ea:	fba3 2302 	umull	r2, r3, r3, r2
 80043ee:	095b      	lsrs	r3, r3, #5
 80043f0:	011c      	lsls	r4, r3, #4
 80043f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80043f6:	2200      	movs	r2, #0
 80043f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80043fc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004400:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004404:	4642      	mov	r2, r8
 8004406:	464b      	mov	r3, r9
 8004408:	1891      	adds	r1, r2, r2
 800440a:	61b9      	str	r1, [r7, #24]
 800440c:	415b      	adcs	r3, r3
 800440e:	61fb      	str	r3, [r7, #28]
 8004410:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004414:	4641      	mov	r1, r8
 8004416:	1851      	adds	r1, r2, r1
 8004418:	6139      	str	r1, [r7, #16]
 800441a:	4649      	mov	r1, r9
 800441c:	414b      	adcs	r3, r1
 800441e:	617b      	str	r3, [r7, #20]
 8004420:	f04f 0200 	mov.w	r2, #0
 8004424:	f04f 0300 	mov.w	r3, #0
 8004428:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800442c:	4659      	mov	r1, fp
 800442e:	00cb      	lsls	r3, r1, #3
 8004430:	4651      	mov	r1, sl
 8004432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004436:	4651      	mov	r1, sl
 8004438:	00ca      	lsls	r2, r1, #3
 800443a:	4610      	mov	r0, r2
 800443c:	4619      	mov	r1, r3
 800443e:	4603      	mov	r3, r0
 8004440:	4642      	mov	r2, r8
 8004442:	189b      	adds	r3, r3, r2
 8004444:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004448:	464b      	mov	r3, r9
 800444a:	460a      	mov	r2, r1
 800444c:	eb42 0303 	adc.w	r3, r2, r3
 8004450:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	67bb      	str	r3, [r7, #120]	; 0x78
 800445e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004460:	f04f 0200 	mov.w	r2, #0
 8004464:	f04f 0300 	mov.w	r3, #0
 8004468:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800446c:	4649      	mov	r1, r9
 800446e:	008b      	lsls	r3, r1, #2
 8004470:	4641      	mov	r1, r8
 8004472:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004476:	4641      	mov	r1, r8
 8004478:	008a      	lsls	r2, r1, #2
 800447a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800447e:	f7fb fed9 	bl	8000234 <__aeabi_uldivmod>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4611      	mov	r1, r2
 8004488:	4b38      	ldr	r3, [pc, #224]	; (800456c <UART_SetConfig+0x4e4>)
 800448a:	fba3 2301 	umull	r2, r3, r3, r1
 800448e:	095b      	lsrs	r3, r3, #5
 8004490:	2264      	movs	r2, #100	; 0x64
 8004492:	fb02 f303 	mul.w	r3, r2, r3
 8004496:	1acb      	subs	r3, r1, r3
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	3332      	adds	r3, #50	; 0x32
 800449c:	4a33      	ldr	r2, [pc, #204]	; (800456c <UART_SetConfig+0x4e4>)
 800449e:	fba2 2303 	umull	r2, r3, r2, r3
 80044a2:	095b      	lsrs	r3, r3, #5
 80044a4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80044a8:	441c      	add	r4, r3
 80044aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80044ae:	2200      	movs	r2, #0
 80044b0:	673b      	str	r3, [r7, #112]	; 0x70
 80044b2:	677a      	str	r2, [r7, #116]	; 0x74
 80044b4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80044b8:	4642      	mov	r2, r8
 80044ba:	464b      	mov	r3, r9
 80044bc:	1891      	adds	r1, r2, r2
 80044be:	60b9      	str	r1, [r7, #8]
 80044c0:	415b      	adcs	r3, r3
 80044c2:	60fb      	str	r3, [r7, #12]
 80044c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80044c8:	4641      	mov	r1, r8
 80044ca:	1851      	adds	r1, r2, r1
 80044cc:	6039      	str	r1, [r7, #0]
 80044ce:	4649      	mov	r1, r9
 80044d0:	414b      	adcs	r3, r1
 80044d2:	607b      	str	r3, [r7, #4]
 80044d4:	f04f 0200 	mov.w	r2, #0
 80044d8:	f04f 0300 	mov.w	r3, #0
 80044dc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80044e0:	4659      	mov	r1, fp
 80044e2:	00cb      	lsls	r3, r1, #3
 80044e4:	4651      	mov	r1, sl
 80044e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80044ea:	4651      	mov	r1, sl
 80044ec:	00ca      	lsls	r2, r1, #3
 80044ee:	4610      	mov	r0, r2
 80044f0:	4619      	mov	r1, r3
 80044f2:	4603      	mov	r3, r0
 80044f4:	4642      	mov	r2, r8
 80044f6:	189b      	adds	r3, r3, r2
 80044f8:	66bb      	str	r3, [r7, #104]	; 0x68
 80044fa:	464b      	mov	r3, r9
 80044fc:	460a      	mov	r2, r1
 80044fe:	eb42 0303 	adc.w	r3, r2, r3
 8004502:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	2200      	movs	r2, #0
 800450c:	663b      	str	r3, [r7, #96]	; 0x60
 800450e:	667a      	str	r2, [r7, #100]	; 0x64
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	f04f 0300 	mov.w	r3, #0
 8004518:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800451c:	4649      	mov	r1, r9
 800451e:	008b      	lsls	r3, r1, #2
 8004520:	4641      	mov	r1, r8
 8004522:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004526:	4641      	mov	r1, r8
 8004528:	008a      	lsls	r2, r1, #2
 800452a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800452e:	f7fb fe81 	bl	8000234 <__aeabi_uldivmod>
 8004532:	4602      	mov	r2, r0
 8004534:	460b      	mov	r3, r1
 8004536:	4b0d      	ldr	r3, [pc, #52]	; (800456c <UART_SetConfig+0x4e4>)
 8004538:	fba3 1302 	umull	r1, r3, r3, r2
 800453c:	095b      	lsrs	r3, r3, #5
 800453e:	2164      	movs	r1, #100	; 0x64
 8004540:	fb01 f303 	mul.w	r3, r1, r3
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	3332      	adds	r3, #50	; 0x32
 800454a:	4a08      	ldr	r2, [pc, #32]	; (800456c <UART_SetConfig+0x4e4>)
 800454c:	fba2 2303 	umull	r2, r3, r2, r3
 8004550:	095b      	lsrs	r3, r3, #5
 8004552:	f003 020f 	and.w	r2, r3, #15
 8004556:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4422      	add	r2, r4
 800455e:	609a      	str	r2, [r3, #8]
}
 8004560:	bf00      	nop
 8004562:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004566:	46bd      	mov	sp, r7
 8004568:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800456c:	51eb851f 	.word	0x51eb851f

08004570 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f103 0208 	add.w	r2, r3, #8
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004588:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f103 0208 	add.w	r2, r3, #8
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f103 0208 	add.w	r2, r3, #8
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2200      	movs	r2, #0
 80045a2:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2200      	movs	r2, #0
 80045bc:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80045be:	bf00      	nop
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 80045ca:	b480      	push	{r7}
 80045cc:	b085      	sub	sp, #20
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
 80045d2:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80045da:	683b      	ldr	r3, [r7, #0]
 80045dc:	68fa      	ldr	r2, [r7, #12]
 80045de:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	689a      	ldr	r2, [r3, #8]
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	683a      	ldr	r2, [r7, #0]
 80045ee:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	683a      	ldr	r2, [r7, #0]
 80045f4:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	687a      	ldr	r2, [r7, #4]
 80045fa:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	1c5a      	adds	r2, r3, #1
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	601a      	str	r2, [r3, #0]
}
 8004606:	bf00      	nop
 8004608:	3714      	adds	r7, #20
 800460a:	46bd      	mov	sp, r7
 800460c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004610:	4770      	bx	lr

08004612 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004612:	b480      	push	{r7}
 8004614:	b085      	sub	sp, #20
 8004616:	af00      	add	r7, sp, #0
 8004618:	6078      	str	r0, [r7, #4]
 800461a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004628:	d103      	bne.n	8004632 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	691b      	ldr	r3, [r3, #16]
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	e00c      	b.n	800464c <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	3308      	adds	r3, #8
 8004636:	60fb      	str	r3, [r7, #12]
 8004638:	e002      	b.n	8004640 <vListInsert+0x2e>
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	60fb      	str	r3, [r7, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68ba      	ldr	r2, [r7, #8]
 8004648:	429a      	cmp	r2, r3
 800464a:	d2f6      	bcs.n	800463a <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	685a      	ldr	r2, [r3, #4]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	683a      	ldr	r2, [r7, #0]
 8004666:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	601a      	str	r2, [r3, #0]
}
 8004678:	bf00      	nop
 800467a:	3714      	adds	r7, #20
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	687a      	ldr	r2, [r7, #4]
 8004698:	6892      	ldr	r2, [r2, #8]
 800469a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	687a      	ldr	r2, [r7, #4]
 80046a2:	6852      	ldr	r2, [r2, #4]
 80046a4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	687a      	ldr	r2, [r7, #4]
 80046ac:	429a      	cmp	r2, r3
 80046ae:	d103      	bne.n	80046b8 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689a      	ldr	r2, [r3, #8]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	1e5a      	subs	r2, r3, #1
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3714      	adds	r7, #20
 80046d0:	46bd      	mov	sp, r7
 80046d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d6:	4770      	bx	lr

080046d8 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b086      	sub	sp, #24
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80046e2:	2301      	movs	r3, #1
 80046e4:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d10a      	bne.n	8004706 <xQueueGenericReset+0x2e>
        __asm volatile
 80046f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046f4:	f383 8811 	msr	BASEPRI, r3
 80046f8:	f3bf 8f6f 	isb	sy
 80046fc:	f3bf 8f4f 	dsb	sy
 8004700:	60fb      	str	r3, [r7, #12]
    }
 8004702:	bf00      	nop
 8004704:	e7fe      	b.n	8004704 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d05d      	beq.n	80047c8 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 800470c:	693b      	ldr	r3, [r7, #16]
 800470e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8004710:	2b00      	cmp	r3, #0
 8004712:	d059      	beq.n	80047c8 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800471c:	2100      	movs	r1, #0
 800471e:	fba3 2302 	umull	r2, r3, r3, r2
 8004722:	2b00      	cmp	r3, #0
 8004724:	d000      	beq.n	8004728 <xQueueGenericReset+0x50>
 8004726:	2101      	movs	r1, #1
 8004728:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 800472a:	2b00      	cmp	r3, #0
 800472c:	d14c      	bne.n	80047c8 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 800472e:	f002 fd33 	bl	8007198 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	681a      	ldr	r2, [r3, #0]
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800473a:	6939      	ldr	r1, [r7, #16]
 800473c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800473e:	fb01 f303 	mul.w	r3, r1, r3
 8004742:	441a      	add	r2, r3
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004748:	693b      	ldr	r3, [r7, #16]
 800474a:	2200      	movs	r2, #0
 800474c:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	681a      	ldr	r2, [r3, #0]
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800475e:	3b01      	subs	r3, #1
 8004760:	6939      	ldr	r1, [r7, #16]
 8004762:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004764:	fb01 f303 	mul.w	r3, r1, r3
 8004768:	441a      	add	r2, r3
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	22ff      	movs	r2, #255	; 0xff
 8004772:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	22ff      	movs	r2, #255	; 0xff
 800477a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d114      	bne.n	80047ae <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	691b      	ldr	r3, [r3, #16]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d01a      	beq.n	80047c2 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	3310      	adds	r3, #16
 8004790:	4618      	mov	r0, r3
 8004792:	f001 fa5f 	bl	8005c54 <xTaskRemoveFromEventList>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d012      	beq.n	80047c2 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800479c:	4b15      	ldr	r3, [pc, #84]	; (80047f4 <xQueueGenericReset+0x11c>)
 800479e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80047a2:	601a      	str	r2, [r3, #0]
 80047a4:	f3bf 8f4f 	dsb	sy
 80047a8:	f3bf 8f6f 	isb	sy
 80047ac:	e009      	b.n	80047c2 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	3310      	adds	r3, #16
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7ff fedc 	bl	8004570 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	3324      	adds	r3, #36	; 0x24
 80047bc:	4618      	mov	r0, r3
 80047be:	f7ff fed7 	bl	8004570 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 80047c2:	f002 fd19 	bl	80071f8 <vPortExitCritical>
 80047c6:	e001      	b.n	80047cc <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10a      	bne.n	80047e8 <xQueueGenericReset+0x110>
        __asm volatile
 80047d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d6:	f383 8811 	msr	BASEPRI, r3
 80047da:	f3bf 8f6f 	isb	sy
 80047de:	f3bf 8f4f 	dsb	sy
 80047e2:	60bb      	str	r3, [r7, #8]
    }
 80047e4:	bf00      	nop
 80047e6:	e7fe      	b.n	80047e6 <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 80047e8:	697b      	ldr	r3, [r7, #20]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	e000ed04 	.word	0xe000ed04

080047f8 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b08a      	sub	sp, #40	; 0x28
 80047fc:	af02      	add	r7, sp, #8
 80047fe:	60f8      	str	r0, [r7, #12]
 8004800:	60b9      	str	r1, [r7, #8]
 8004802:	4613      	mov	r3, r2
 8004804:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8004806:	2300      	movs	r3, #0
 8004808:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d02e      	beq.n	800486e <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8004810:	2100      	movs	r1, #0
 8004812:	68ba      	ldr	r2, [r7, #8]
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	fba3 2302 	umull	r2, r3, r3, r2
 800481a:	2b00      	cmp	r3, #0
 800481c:	d000      	beq.n	8004820 <xQueueGenericCreate+0x28>
 800481e:	2101      	movs	r1, #1
 8004820:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8004822:	2b00      	cmp	r3, #0
 8004824:	d123      	bne.n	800486e <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	68ba      	ldr	r2, [r7, #8]
 800482a:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 800482e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8004832:	d81c      	bhi.n	800486e <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	68ba      	ldr	r2, [r7, #8]
 8004838:	fb02 f303 	mul.w	r3, r2, r3
 800483c:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	3350      	adds	r3, #80	; 0x50
 8004842:	4618      	mov	r0, r3
 8004844:	f002 fdca 	bl	80073dc <pvPortMalloc>
 8004848:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800484a:	69fb      	ldr	r3, [r7, #28]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d01c      	beq.n	800488a <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	3350      	adds	r3, #80	; 0x50
 8004858:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800485a:	79fa      	ldrb	r2, [r7, #7]
 800485c:	69fb      	ldr	r3, [r7, #28]
 800485e:	9300      	str	r3, [sp, #0]
 8004860:	4613      	mov	r3, r2
 8004862:	697a      	ldr	r2, [r7, #20]
 8004864:	68b9      	ldr	r1, [r7, #8]
 8004866:	68f8      	ldr	r0, [r7, #12]
 8004868:	f000 f814 	bl	8004894 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 800486c:	e00d      	b.n	800488a <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d10a      	bne.n	800488a <xQueueGenericCreate+0x92>
        __asm volatile
 8004874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004878:	f383 8811 	msr	BASEPRI, r3
 800487c:	f3bf 8f6f 	isb	sy
 8004880:	f3bf 8f4f 	dsb	sy
 8004884:	613b      	str	r3, [r7, #16]
    }
 8004886:	bf00      	nop
 8004888:	e7fe      	b.n	8004888 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800488a:	69fb      	ldr	r3, [r7, #28]
    }
 800488c:	4618      	mov	r0, r3
 800488e:	3720      	adds	r7, #32
 8004890:	46bd      	mov	sp, r7
 8004892:	bd80      	pop	{r7, pc}

08004894 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b084      	sub	sp, #16
 8004898:	af00      	add	r7, sp, #0
 800489a:	60f8      	str	r0, [r7, #12]
 800489c:	60b9      	str	r1, [r7, #8]
 800489e:	607a      	str	r2, [r7, #4]
 80048a0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d103      	bne.n	80048b0 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	69ba      	ldr	r2, [r7, #24]
 80048ac:	601a      	str	r2, [r3, #0]
 80048ae:	e002      	b.n	80048b6 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80048b0:	69bb      	ldr	r3, [r7, #24]
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80048b6:	69bb      	ldr	r3, [r7, #24]
 80048b8:	68fa      	ldr	r2, [r7, #12]
 80048ba:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80048bc:	69bb      	ldr	r3, [r7, #24]
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80048c2:	2101      	movs	r1, #1
 80048c4:	69b8      	ldr	r0, [r7, #24]
 80048c6:	f7ff ff07 	bl	80046d8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 80048ca:	69bb      	ldr	r3, [r7, #24]
 80048cc:	78fa      	ldrb	r2, [r7, #3]
 80048ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80048d2:	bf00      	nop
 80048d4:	3710      	adds	r7, #16
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
	...

080048dc <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	b08e      	sub	sp, #56	; 0x38
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80048ea:	2300      	movs	r3, #0
 80048ec:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 80048f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d10a      	bne.n	800490e <xQueueGenericSend+0x32>
        __asm volatile
 80048f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048fc:	f383 8811 	msr	BASEPRI, r3
 8004900:	f3bf 8f6f 	isb	sy
 8004904:	f3bf 8f4f 	dsb	sy
 8004908:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 800490a:	bf00      	nop
 800490c:	e7fe      	b.n	800490c <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	2b00      	cmp	r3, #0
 8004912:	d103      	bne.n	800491c <xQueueGenericSend+0x40>
 8004914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <xQueueGenericSend+0x44>
 800491c:	2301      	movs	r3, #1
 800491e:	e000      	b.n	8004922 <xQueueGenericSend+0x46>
 8004920:	2300      	movs	r3, #0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d10a      	bne.n	800493c <xQueueGenericSend+0x60>
        __asm volatile
 8004926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800492a:	f383 8811 	msr	BASEPRI, r3
 800492e:	f3bf 8f6f 	isb	sy
 8004932:	f3bf 8f4f 	dsb	sy
 8004936:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004938:	bf00      	nop
 800493a:	e7fe      	b.n	800493a <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	2b02      	cmp	r3, #2
 8004940:	d103      	bne.n	800494a <xQueueGenericSend+0x6e>
 8004942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004946:	2b01      	cmp	r3, #1
 8004948:	d101      	bne.n	800494e <xQueueGenericSend+0x72>
 800494a:	2301      	movs	r3, #1
 800494c:	e000      	b.n	8004950 <xQueueGenericSend+0x74>
 800494e:	2300      	movs	r3, #0
 8004950:	2b00      	cmp	r3, #0
 8004952:	d10a      	bne.n	800496a <xQueueGenericSend+0x8e>
        __asm volatile
 8004954:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004958:	f383 8811 	msr	BASEPRI, r3
 800495c:	f3bf 8f6f 	isb	sy
 8004960:	f3bf 8f4f 	dsb	sy
 8004964:	623b      	str	r3, [r7, #32]
    }
 8004966:	bf00      	nop
 8004968:	e7fe      	b.n	8004968 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800496a:	f001 fb83 	bl	8006074 <xTaskGetSchedulerState>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d102      	bne.n	800497a <xQueueGenericSend+0x9e>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d101      	bne.n	800497e <xQueueGenericSend+0xa2>
 800497a:	2301      	movs	r3, #1
 800497c:	e000      	b.n	8004980 <xQueueGenericSend+0xa4>
 800497e:	2300      	movs	r3, #0
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10a      	bne.n	800499a <xQueueGenericSend+0xbe>
        __asm volatile
 8004984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004988:	f383 8811 	msr	BASEPRI, r3
 800498c:	f3bf 8f6f 	isb	sy
 8004990:	f3bf 8f4f 	dsb	sy
 8004994:	61fb      	str	r3, [r7, #28]
    }
 8004996:	bf00      	nop
 8004998:	e7fe      	b.n	8004998 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800499a:	f002 fbfd 	bl	8007198 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800499e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80049a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80049a6:	429a      	cmp	r2, r3
 80049a8:	d302      	bcc.n	80049b0 <xQueueGenericSend+0xd4>
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	2b02      	cmp	r3, #2
 80049ae:	d129      	bne.n	8004a04 <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80049b0:	683a      	ldr	r2, [r7, #0]
 80049b2:	68b9      	ldr	r1, [r7, #8]
 80049b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80049b6:	f000 fad6 	bl	8004f66 <prvCopyDataToQueue>
 80049ba:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d010      	beq.n	80049e6 <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049c6:	3324      	adds	r3, #36	; 0x24
 80049c8:	4618      	mov	r0, r3
 80049ca:	f001 f943 	bl	8005c54 <xTaskRemoveFromEventList>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d013      	beq.n	80049fc <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 80049d4:	4b3f      	ldr	r3, [pc, #252]	; (8004ad4 <xQueueGenericSend+0x1f8>)
 80049d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049da:	601a      	str	r2, [r3, #0]
 80049dc:	f3bf 8f4f 	dsb	sy
 80049e0:	f3bf 8f6f 	isb	sy
 80049e4:	e00a      	b.n	80049fc <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 80049e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d007      	beq.n	80049fc <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80049ec:	4b39      	ldr	r3, [pc, #228]	; (8004ad4 <xQueueGenericSend+0x1f8>)
 80049ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80049f2:	601a      	str	r2, [r3, #0]
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80049fc:	f002 fbfc 	bl	80071f8 <vPortExitCritical>
                return pdPASS;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e063      	b.n	8004acc <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d103      	bne.n	8004a12 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004a0a:	f002 fbf5 	bl	80071f8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e05c      	b.n	8004acc <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004a12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d106      	bne.n	8004a26 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004a18:	f107 0314 	add.w	r3, r7, #20
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f001 f9ef 	bl	8005e00 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004a22:	2301      	movs	r3, #1
 8004a24:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004a26:	f002 fbe7 	bl	80071f8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004a2a:	f000 fe11 	bl	8005650 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004a2e:	f002 fbb3 	bl	8007198 <vPortEnterCritical>
 8004a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004a38:	b25b      	sxtb	r3, r3
 8004a3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a3e:	d103      	bne.n	8004a48 <xQueueGenericSend+0x16c>
 8004a40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a42:	2200      	movs	r2, #0
 8004a44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a4a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a4e:	b25b      	sxtb	r3, r3
 8004a50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a54:	d103      	bne.n	8004a5e <xQueueGenericSend+0x182>
 8004a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004a5e:	f002 fbcb 	bl	80071f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004a62:	1d3a      	adds	r2, r7, #4
 8004a64:	f107 0314 	add.w	r3, r7, #20
 8004a68:	4611      	mov	r1, r2
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f001 f9de 	bl	8005e2c <xTaskCheckForTimeOut>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d124      	bne.n	8004ac0 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004a76:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a78:	f000 fb6d 	bl	8005156 <prvIsQueueFull>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d018      	beq.n	8004ab4 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004a82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a84:	3310      	adds	r3, #16
 8004a86:	687a      	ldr	r2, [r7, #4]
 8004a88:	4611      	mov	r1, r2
 8004a8a:	4618      	mov	r0, r3
 8004a8c:	f001 f878 	bl	8005b80 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004a90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004a92:	f000 faf8 	bl	8005086 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004a96:	f000 fde9 	bl	800566c <xTaskResumeAll>
 8004a9a:	4603      	mov	r3, r0
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	f47f af7c 	bne.w	800499a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8004aa2:	4b0c      	ldr	r3, [pc, #48]	; (8004ad4 <xQueueGenericSend+0x1f8>)
 8004aa4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa8:	601a      	str	r2, [r3, #0]
 8004aaa:	f3bf 8f4f 	dsb	sy
 8004aae:	f3bf 8f6f 	isb	sy
 8004ab2:	e772      	b.n	800499a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004ab4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ab6:	f000 fae6 	bl	8005086 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004aba:	f000 fdd7 	bl	800566c <xTaskResumeAll>
 8004abe:	e76c      	b.n	800499a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004ac0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004ac2:	f000 fae0 	bl	8005086 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004ac6:	f000 fdd1 	bl	800566c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 8004aca:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3738      	adds	r7, #56	; 0x38
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}
 8004ad4:	e000ed04 	.word	0xe000ed04

08004ad8 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	b092      	sub	sp, #72	; 0x48
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	60f8      	str	r0, [r7, #12]
 8004ae0:	60b9      	str	r1, [r7, #8]
 8004ae2:	607a      	str	r2, [r7, #4]
 8004ae4:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	643b      	str	r3, [r7, #64]	; 0x40

    configASSERT( pxQueue );
 8004aea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d10a      	bne.n	8004b06 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8004af0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af4:	f383 8811 	msr	BASEPRI, r3
 8004af8:	f3bf 8f6f 	isb	sy
 8004afc:	f3bf 8f4f 	dsb	sy
 8004b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
 8004b02:	bf00      	nop
 8004b04:	e7fe      	b.n	8004b04 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d103      	bne.n	8004b14 <xQueueGenericSendFromISR+0x3c>
 8004b0c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d101      	bne.n	8004b18 <xQueueGenericSendFromISR+0x40>
 8004b14:	2301      	movs	r3, #1
 8004b16:	e000      	b.n	8004b1a <xQueueGenericSendFromISR+0x42>
 8004b18:	2300      	movs	r3, #0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d10a      	bne.n	8004b34 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 8004b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b22:	f383 8811 	msr	BASEPRI, r3
 8004b26:	f3bf 8f6f 	isb	sy
 8004b2a:	f3bf 8f4f 	dsb	sy
 8004b2e:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8004b30:	bf00      	nop
 8004b32:	e7fe      	b.n	8004b32 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2b02      	cmp	r3, #2
 8004b38:	d103      	bne.n	8004b42 <xQueueGenericSendFromISR+0x6a>
 8004b3a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3e:	2b01      	cmp	r3, #1
 8004b40:	d101      	bne.n	8004b46 <xQueueGenericSendFromISR+0x6e>
 8004b42:	2301      	movs	r3, #1
 8004b44:	e000      	b.n	8004b48 <xQueueGenericSendFromISR+0x70>
 8004b46:	2300      	movs	r3, #0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10a      	bne.n	8004b62 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 8004b4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b50:	f383 8811 	msr	BASEPRI, r3
 8004b54:	f3bf 8f6f 	isb	sy
 8004b58:	f3bf 8f4f 	dsb	sy
 8004b5c:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004b5e:	bf00      	nop
 8004b60:	e7fe      	b.n	8004b60 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004b62:	f002 fbfb 	bl	800735c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8004b66:	f3ef 8211 	mrs	r2, BASEPRI
 8004b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b6e:	f383 8811 	msr	BASEPRI, r3
 8004b72:	f3bf 8f6f 	isb	sy
 8004b76:	f3bf 8f4f 	dsb	sy
 8004b7a:	623a      	str	r2, [r7, #32]
 8004b7c:	61fb      	str	r3, [r7, #28]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 8004b7e:	6a3b      	ldr	r3, [r7, #32]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004b80:	63fb      	str	r3, [r7, #60]	; 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004b82:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b8a:	429a      	cmp	r2, r3
 8004b8c:	d302      	bcc.n	8004b94 <xQueueGenericSendFromISR+0xbc>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d146      	bne.n	8004c22 <xQueueGenericSendFromISR+0x14a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8004b94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b96:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004b9a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b9e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ba0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ba2:	637b      	str	r3, [r7, #52]	; 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004ba4:	683a      	ldr	r2, [r7, #0]
 8004ba6:	68b9      	ldr	r1, [r7, #8]
 8004ba8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8004baa:	f000 f9dc 	bl	8004f66 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8004bae:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8004bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bb6:	d112      	bne.n	8004bde <xQueueGenericSendFromISR+0x106>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004bb8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d02d      	beq.n	8004c1c <xQueueGenericSendFromISR+0x144>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004bc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004bc2:	3324      	adds	r3, #36	; 0x24
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f001 f845 	bl	8005c54 <xTaskRemoveFromEventList>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d025      	beq.n	8004c1c <xQueueGenericSendFromISR+0x144>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d022      	beq.n	8004c1c <xQueueGenericSendFromISR+0x144>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	601a      	str	r2, [r3, #0]
 8004bdc:	e01e      	b.n	8004c1c <xQueueGenericSendFromISR+0x144>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8004bde:	f000 fe51 	bl	8005884 <uxTaskGetNumberOfTasks>
 8004be2:	6338      	str	r0, [r7, #48]	; 0x30
 8004be4:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8004be8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d916      	bls.n	8004c1c <xQueueGenericSendFromISR+0x144>
 8004bee:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8004bf2:	2b7f      	cmp	r3, #127	; 0x7f
 8004bf4:	d10a      	bne.n	8004c0c <xQueueGenericSendFromISR+0x134>
        __asm volatile
 8004bf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bfa:	f383 8811 	msr	BASEPRI, r3
 8004bfe:	f3bf 8f6f 	isb	sy
 8004c02:	f3bf 8f4f 	dsb	sy
 8004c06:	61bb      	str	r3, [r7, #24]
    }
 8004c08:	bf00      	nop
 8004c0a:	e7fe      	b.n	8004c0a <xQueueGenericSendFromISR+0x132>
 8004c0c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8004c10:	3301      	adds	r3, #1
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	b25a      	sxtb	r2, r3
 8004c16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004c18:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	647b      	str	r3, [r7, #68]	; 0x44
        {
 8004c20:	e001      	b.n	8004c26 <xQueueGenericSendFromISR+0x14e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8004c22:	2300      	movs	r3, #0
 8004c24:	647b      	str	r3, [r7, #68]	; 0x44
 8004c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c28:	617b      	str	r3, [r7, #20]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8004c30:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8004c32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	3748      	adds	r7, #72	; 0x48
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b08c      	sub	sp, #48	; 0x30
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004c48:	2300      	movs	r3, #0
 8004c4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8004c50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d10a      	bne.n	8004c6c <xQueueReceive+0x30>
        __asm volatile
 8004c56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5a:	f383 8811 	msr	BASEPRI, r3
 8004c5e:	f3bf 8f6f 	isb	sy
 8004c62:	f3bf 8f4f 	dsb	sy
 8004c66:	623b      	str	r3, [r7, #32]
    }
 8004c68:	bf00      	nop
 8004c6a:	e7fe      	b.n	8004c6a <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d103      	bne.n	8004c7a <xQueueReceive+0x3e>
 8004c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <xQueueReceive+0x42>
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e000      	b.n	8004c80 <xQueueReceive+0x44>
 8004c7e:	2300      	movs	r3, #0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d10a      	bne.n	8004c9a <xQueueReceive+0x5e>
        __asm volatile
 8004c84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c88:	f383 8811 	msr	BASEPRI, r3
 8004c8c:	f3bf 8f6f 	isb	sy
 8004c90:	f3bf 8f4f 	dsb	sy
 8004c94:	61fb      	str	r3, [r7, #28]
    }
 8004c96:	bf00      	nop
 8004c98:	e7fe      	b.n	8004c98 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004c9a:	f001 f9eb 	bl	8006074 <xTaskGetSchedulerState>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d102      	bne.n	8004caa <xQueueReceive+0x6e>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <xQueueReceive+0x72>
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <xQueueReceive+0x74>
 8004cae:	2300      	movs	r3, #0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10a      	bne.n	8004cca <xQueueReceive+0x8e>
        __asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	61bb      	str	r3, [r7, #24]
    }
 8004cc6:	bf00      	nop
 8004cc8:	e7fe      	b.n	8004cc8 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004cca:	f002 fa65 	bl	8007198 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd2:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d01f      	beq.n	8004d1a <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004cda:	68b9      	ldr	r1, [r7, #8]
 8004cdc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004cde:	f000 f9ac 	bl	800503a <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ce2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce4:	1e5a      	subs	r2, r3, #1
 8004ce6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ce8:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004cea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cec:	691b      	ldr	r3, [r3, #16]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00f      	beq.n	8004d12 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004cf4:	3310      	adds	r3, #16
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 ffac 	bl	8005c54 <xTaskRemoveFromEventList>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d007      	beq.n	8004d12 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004d02:	4b3d      	ldr	r3, [pc, #244]	; (8004df8 <xQueueReceive+0x1bc>)
 8004d04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d08:	601a      	str	r2, [r3, #0]
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8004d12:	f002 fa71 	bl	80071f8 <vPortExitCritical>
                return pdPASS;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e069      	b.n	8004dee <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d103      	bne.n	8004d28 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8004d20:	f002 fa6a 	bl	80071f8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8004d24:	2300      	movs	r3, #0
 8004d26:	e062      	b.n	8004dee <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004d28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d106      	bne.n	8004d3c <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004d2e:	f107 0310 	add.w	r3, r7, #16
 8004d32:	4618      	mov	r0, r3
 8004d34:	f001 f864 	bl	8005e00 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004d3c:	f002 fa5c 	bl	80071f8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004d40:	f000 fc86 	bl	8005650 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004d44:	f002 fa28 	bl	8007198 <vPortEnterCritical>
 8004d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004d4e:	b25b      	sxtb	r3, r3
 8004d50:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d54:	d103      	bne.n	8004d5e <xQueueReceive+0x122>
 8004d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d60:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004d64:	b25b      	sxtb	r3, r3
 8004d66:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d6a:	d103      	bne.n	8004d74 <xQueueReceive+0x138>
 8004d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004d74:	f002 fa40 	bl	80071f8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d78:	1d3a      	adds	r2, r7, #4
 8004d7a:	f107 0310 	add.w	r3, r7, #16
 8004d7e:	4611      	mov	r1, r2
 8004d80:	4618      	mov	r0, r3
 8004d82:	f001 f853 	bl	8005e2c <xTaskCheckForTimeOut>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d123      	bne.n	8004dd4 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004d8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004d8e:	f000 f9cc 	bl	800512a <prvIsQueueEmpty>
 8004d92:	4603      	mov	r3, r0
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d017      	beq.n	8004dc8 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d9a:	3324      	adds	r3, #36	; 0x24
 8004d9c:	687a      	ldr	r2, [r7, #4]
 8004d9e:	4611      	mov	r1, r2
 8004da0:	4618      	mov	r0, r3
 8004da2:	f000 feed 	bl	8005b80 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004da6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004da8:	f000 f96d 	bl	8005086 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004dac:	f000 fc5e 	bl	800566c <xTaskResumeAll>
 8004db0:	4603      	mov	r3, r0
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d189      	bne.n	8004cca <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8004db6:	4b10      	ldr	r3, [pc, #64]	; (8004df8 <xQueueReceive+0x1bc>)
 8004db8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004dbc:	601a      	str	r2, [r3, #0]
 8004dbe:	f3bf 8f4f 	dsb	sy
 8004dc2:	f3bf 8f6f 	isb	sy
 8004dc6:	e780      	b.n	8004cca <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004dc8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dca:	f000 f95c 	bl	8005086 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004dce:	f000 fc4d 	bl	800566c <xTaskResumeAll>
 8004dd2:	e77a      	b.n	8004cca <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004dd4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004dd6:	f000 f956 	bl	8005086 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004dda:	f000 fc47 	bl	800566c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004dde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004de0:	f000 f9a3 	bl	800512a <prvIsQueueEmpty>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	f43f af6f 	beq.w	8004cca <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004dec:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	3730      	adds	r7, #48	; 0x30
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}
 8004df6:	bf00      	nop
 8004df8:	e000ed04 	.word	0xe000ed04

08004dfc <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b090      	sub	sp, #64	; 0x40
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	60f8      	str	r0, [r7, #12]
 8004e04:	60b9      	str	r1, [r7, #8]
 8004e06:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 8004e0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10a      	bne.n	8004e28 <xQueueReceiveFromISR+0x2c>
        __asm volatile
 8004e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	627b      	str	r3, [r7, #36]	; 0x24
    }
 8004e24:	bf00      	nop
 8004e26:	e7fe      	b.n	8004e26 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d103      	bne.n	8004e36 <xQueueReceiveFromISR+0x3a>
 8004e2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d101      	bne.n	8004e3a <xQueueReceiveFromISR+0x3e>
 8004e36:	2301      	movs	r3, #1
 8004e38:	e000      	b.n	8004e3c <xQueueReceiveFromISR+0x40>
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d10a      	bne.n	8004e56 <xQueueReceiveFromISR+0x5a>
        __asm volatile
 8004e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e44:	f383 8811 	msr	BASEPRI, r3
 8004e48:	f3bf 8f6f 	isb	sy
 8004e4c:	f3bf 8f4f 	dsb	sy
 8004e50:	623b      	str	r3, [r7, #32]
    }
 8004e52:	bf00      	nop
 8004e54:	e7fe      	b.n	8004e54 <xQueueReceiveFromISR+0x58>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004e56:	f002 fa81 	bl	800735c <vPortValidateInterruptPriority>
        __asm volatile
 8004e5a:	f3ef 8211 	mrs	r2, BASEPRI
 8004e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e62:	f383 8811 	msr	BASEPRI, r3
 8004e66:	f3bf 8f6f 	isb	sy
 8004e6a:	f3bf 8f4f 	dsb	sy
 8004e6e:	61fa      	str	r2, [r7, #28]
 8004e70:	61bb      	str	r3, [r7, #24]
        return ulOriginalBASEPRI;
 8004e72:	69fb      	ldr	r3, [r7, #28]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004e74:	637b      	str	r3, [r7, #52]	; 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e7a:	633b      	str	r3, [r7, #48]	; 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d046      	beq.n	8004f10 <xQueueReceiveFromISR+0x114>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8004e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e84:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e88:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004e8c:	68b9      	ldr	r1, [r7, #8]
 8004e8e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8004e90:	f000 f8d3 	bl	800503a <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004e94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e96:	1e5a      	subs	r2, r3, #1
 8004e98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e9a:	639a      	str	r2, [r3, #56]	; 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8004e9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ea4:	d112      	bne.n	8004ecc <xQueueReceiveFromISR+0xd0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d02d      	beq.n	8004f0a <xQueueReceiveFromISR+0x10e>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eb0:	3310      	adds	r3, #16
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 fece 	bl	8005c54 <xTaskRemoveFromEventList>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d025      	beq.n	8004f0a <xQueueReceiveFromISR+0x10e>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d022      	beq.n	8004f0a <xQueueReceiveFromISR+0x10e>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
 8004eca:	e01e      	b.n	8004f0a <xQueueReceiveFromISR+0x10e>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8004ecc:	f000 fcda 	bl	8005884 <uxTaskGetNumberOfTasks>
 8004ed0:	62b8      	str	r0, [r7, #40]	; 0x28
 8004ed2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004ed6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d916      	bls.n	8004f0a <xQueueReceiveFromISR+0x10e>
 8004edc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8004ee0:	2b7f      	cmp	r3, #127	; 0x7f
 8004ee2:	d10a      	bne.n	8004efa <xQueueReceiveFromISR+0xfe>
        __asm volatile
 8004ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee8:	f383 8811 	msr	BASEPRI, r3
 8004eec:	f3bf 8f6f 	isb	sy
 8004ef0:	f3bf 8f4f 	dsb	sy
 8004ef4:	617b      	str	r3, [r7, #20]
    }
 8004ef6:	bf00      	nop
 8004ef8:	e7fe      	b.n	8004ef8 <xQueueReceiveFromISR+0xfc>
 8004efa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8004efe:	3301      	adds	r3, #1
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	b25a      	sxtb	r2, r3
 8004f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004f06:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            }

            xReturn = pdPASS;
 8004f0a:	2301      	movs	r3, #1
 8004f0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f0e:	e001      	b.n	8004f14 <xQueueReceiveFromISR+0x118>
        }
        else
        {
            xReturn = pdFAIL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004f14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f16:	613b      	str	r3, [r7, #16]
        __asm volatile
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	f383 8811 	msr	BASEPRI, r3
    }
 8004f1e:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8004f20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3740      	adds	r7, #64	; 0x40
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}

08004f2a <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004f2a:	b580      	push	{r7, lr}
 8004f2c:	b084      	sub	sp, #16
 8004f2e:	af00      	add	r7, sp, #0
 8004f30:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    configASSERT( xQueue );
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d10a      	bne.n	8004f4e <uxQueueMessagesWaiting+0x24>
        __asm volatile
 8004f38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f3c:	f383 8811 	msr	BASEPRI, r3
 8004f40:	f3bf 8f6f 	isb	sy
 8004f44:	f3bf 8f4f 	dsb	sy
 8004f48:	60bb      	str	r3, [r7, #8]
    }
 8004f4a:	bf00      	nop
 8004f4c:	e7fe      	b.n	8004f4c <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8004f4e:	f002 f923 	bl	8007198 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f56:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8004f58:	f002 f94e 	bl	80071f8 <vPortExitCritical>

    return uxReturn;
 8004f5c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b086      	sub	sp, #24
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004f72:	2300      	movs	r3, #0
 8004f74:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f7a:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d10d      	bne.n	8004fa0 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d14d      	bne.n	8005028 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	4618      	mov	r0, r3
 8004f92:	f001 f88d 	bl	80060b0 <xTaskPriorityDisinherit>
 8004f96:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	609a      	str	r2, [r3, #8]
 8004f9e:	e043      	b.n	8005028 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d119      	bne.n	8004fda <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6858      	ldr	r0, [r3, #4]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	461a      	mov	r2, r3
 8004fb0:	68b9      	ldr	r1, [r7, #8]
 8004fb2:	f002 fc0b 	bl	80077cc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fbe:	441a      	add	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	685a      	ldr	r2, [r3, #4]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	689b      	ldr	r3, [r3, #8]
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d32b      	bcc.n	8005028 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	605a      	str	r2, [r3, #4]
 8004fd8:	e026      	b.n	8005028 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	68d8      	ldr	r0, [r3, #12]
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe2:	461a      	mov	r2, r3
 8004fe4:	68b9      	ldr	r1, [r7, #8]
 8004fe6:	f002 fbf1 	bl	80077cc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	68da      	ldr	r2, [r3, #12]
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff2:	425b      	negs	r3, r3
 8004ff4:	441a      	add	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	68da      	ldr	r2, [r3, #12]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	429a      	cmp	r2, r3
 8005004:	d207      	bcs.n	8005016 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	689a      	ldr	r2, [r3, #8]
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500e:	425b      	negs	r3, r3
 8005010:	441a      	add	r2, r3
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b02      	cmp	r3, #2
 800501a:	d105      	bne.n	8005028 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d002      	beq.n	8005028 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8005022:	693b      	ldr	r3, [r7, #16]
 8005024:	3b01      	subs	r3, #1
 8005026:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	1c5a      	adds	r2, r3, #1
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8005030:	697b      	ldr	r3, [r7, #20]
}
 8005032:	4618      	mov	r0, r3
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}

0800503a <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800503a:	b580      	push	{r7, lr}
 800503c:	b082      	sub	sp, #8
 800503e:	af00      	add	r7, sp, #0
 8005040:	6078      	str	r0, [r7, #4]
 8005042:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005048:	2b00      	cmp	r3, #0
 800504a:	d018      	beq.n	800507e <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	68da      	ldr	r2, [r3, #12]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005054:	441a      	add	r2, r3
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68da      	ldr	r2, [r3, #12]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	429a      	cmp	r2, r3
 8005064:	d303      	bcc.n	800506e <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	68d9      	ldr	r1, [r3, #12]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005076:	461a      	mov	r2, r3
 8005078:	6838      	ldr	r0, [r7, #0]
 800507a:	f002 fba7 	bl	80077cc <memcpy>
    }
}
 800507e:	bf00      	nop
 8005080:	3708      	adds	r7, #8
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}

08005086 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b084      	sub	sp, #16
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800508e:	f002 f883 	bl	8007198 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005098:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800509a:	e011      	b.n	80050c0 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d012      	beq.n	80050ca <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	3324      	adds	r3, #36	; 0x24
 80050a8:	4618      	mov	r0, r3
 80050aa:	f000 fdd3 	bl	8005c54 <xTaskRemoveFromEventList>
 80050ae:	4603      	mov	r3, r0
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d001      	beq.n	80050b8 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80050b4:	f000 ff20 	bl	8005ef8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	b2db      	uxtb	r3, r3
 80050be:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80050c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	dce9      	bgt.n	800509c <prvUnlockQueue+0x16>
 80050c8:	e000      	b.n	80050cc <prvUnlockQueue+0x46>
                    break;
 80050ca:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	22ff      	movs	r2, #255	; 0xff
 80050d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 80050d4:	f002 f890 	bl	80071f8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 80050d8:	f002 f85e 	bl	8007198 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80050e2:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 80050e4:	e011      	b.n	800510a <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	691b      	ldr	r3, [r3, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d012      	beq.n	8005114 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	3310      	adds	r3, #16
 80050f2:	4618      	mov	r0, r3
 80050f4:	f000 fdae 	bl	8005c54 <xTaskRemoveFromEventList>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 80050fe:	f000 fefb 	bl	8005ef8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8005102:	7bbb      	ldrb	r3, [r7, #14]
 8005104:	3b01      	subs	r3, #1
 8005106:	b2db      	uxtb	r3, r3
 8005108:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800510a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800510e:	2b00      	cmp	r3, #0
 8005110:	dce9      	bgt.n	80050e6 <prvUnlockQueue+0x60>
 8005112:	e000      	b.n	8005116 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8005114:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	22ff      	movs	r2, #255	; 0xff
 800511a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 800511e:	f002 f86b 	bl	80071f8 <vPortExitCritical>
}
 8005122:	bf00      	nop
 8005124:	3710      	adds	r7, #16
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800512a:	b580      	push	{r7, lr}
 800512c:	b084      	sub	sp, #16
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8005132:	f002 f831 	bl	8007198 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513a:	2b00      	cmp	r3, #0
 800513c:	d102      	bne.n	8005144 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800513e:	2301      	movs	r3, #1
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	e001      	b.n	8005148 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8005144:	2300      	movs	r3, #0
 8005146:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005148:	f002 f856 	bl	80071f8 <vPortExitCritical>

    return xReturn;
 800514c:	68fb      	ldr	r3, [r7, #12]
}
 800514e:	4618      	mov	r0, r3
 8005150:	3710      	adds	r7, #16
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}

08005156 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8005156:	b580      	push	{r7, lr}
 8005158:	b084      	sub	sp, #16
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800515e:	f002 f81b 	bl	8007198 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516a:	429a      	cmp	r2, r3
 800516c:	d102      	bne.n	8005174 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800516e:	2301      	movs	r3, #1
 8005170:	60fb      	str	r3, [r7, #12]
 8005172:	e001      	b.n	8005178 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8005174:	2300      	movs	r3, #0
 8005176:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8005178:	f002 f83e 	bl	80071f8 <vPortExitCritical>

    return xReturn;
 800517c:	68fb      	ldr	r3, [r7, #12]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
 8005186:	b480      	push	{r7}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;
    Queue_t * const pxQueue = xQueue;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d10a      	bne.n	80051ae <xQueueIsQueueFullFromISR+0x28>
        __asm volatile
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	60fb      	str	r3, [r7, #12]
    }
 80051aa:	bf00      	nop
 80051ac:	e7fe      	b.n	80051ac <xQueueIsQueueFullFromISR+0x26>

    if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80051ae:	693b      	ldr	r3, [r7, #16]
 80051b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d102      	bne.n	80051c0 <xQueueIsQueueFullFromISR+0x3a>
    {
        xReturn = pdTRUE;
 80051ba:	2301      	movs	r3, #1
 80051bc:	617b      	str	r3, [r7, #20]
 80051be:	e001      	b.n	80051c4 <xQueueIsQueueFullFromISR+0x3e>
    }
    else
    {
        xReturn = pdFALSE;
 80051c0:	2300      	movs	r3, #0
 80051c2:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80051c4:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80051c6:	4618      	mov	r0, r3
 80051c8:	371c      	adds	r7, #28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
	...

080051d4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80051d4:	b480      	push	{r7}
 80051d6:	b087      	sub	sp, #28
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
 80051dc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80051de:	2300      	movs	r3, #0
 80051e0:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d10a      	bne.n	80051fe <vQueueAddToRegistry+0x2a>
        __asm volatile
 80051e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051ec:	f383 8811 	msr	BASEPRI, r3
 80051f0:	f3bf 8f6f 	isb	sy
 80051f4:	f3bf 8f4f 	dsb	sy
 80051f8:	60fb      	str	r3, [r7, #12]
    }
 80051fa:	bf00      	nop
 80051fc:	e7fe      	b.n	80051fc <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d024      	beq.n	800524e <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
 8005208:	e01e      	b.n	8005248 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800520a:	4a18      	ldr	r2, [pc, #96]	; (800526c <vQueueAddToRegistry+0x98>)
 800520c:	697b      	ldr	r3, [r7, #20]
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	429a      	cmp	r2, r3
 8005218:	d105      	bne.n	8005226 <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	4a13      	ldr	r2, [pc, #76]	; (800526c <vQueueAddToRegistry+0x98>)
 8005220:	4413      	add	r3, r2
 8005222:	613b      	str	r3, [r7, #16]
                    break;
 8005224:	e013      	b.n	800524e <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10a      	bne.n	8005242 <vQueueAddToRegistry+0x6e>
 800522c:	4a0f      	ldr	r2, [pc, #60]	; (800526c <vQueueAddToRegistry+0x98>)
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d104      	bne.n	8005242 <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8005238:	697b      	ldr	r3, [r7, #20]
 800523a:	00db      	lsls	r3, r3, #3
 800523c:	4a0b      	ldr	r2, [pc, #44]	; (800526c <vQueueAddToRegistry+0x98>)
 800523e:	4413      	add	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005242:	697b      	ldr	r3, [r7, #20]
 8005244:	3301      	adds	r3, #1
 8005246:	617b      	str	r3, [r7, #20]
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	2b07      	cmp	r3, #7
 800524c:	d9dd      	bls.n	800520a <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800524e:	693b      	ldr	r3, [r7, #16]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d005      	beq.n	8005260 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	687a      	ldr	r2, [r7, #4]
 800525e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8005260:	bf00      	nop
 8005262:	371c      	adds	r7, #28
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	20000124 	.word	0x20000124

08005270 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8005270:	b580      	push	{r7, lr}
 8005272:	b086      	sub	sp, #24
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8005280:	f001 ff8a 	bl	8007198 <vPortEnterCritical>
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800528a:	b25b      	sxtb	r3, r3
 800528c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005290:	d103      	bne.n	800529a <vQueueWaitForMessageRestricted+0x2a>
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052a0:	b25b      	sxtb	r3, r3
 80052a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80052a6:	d103      	bne.n	80052b0 <vQueueWaitForMessageRestricted+0x40>
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052b0:	f001 ffa2 	bl	80071f8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d106      	bne.n	80052ca <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80052bc:	697b      	ldr	r3, [r7, #20]
 80052be:	3324      	adds	r3, #36	; 0x24
 80052c0:	687a      	ldr	r2, [r7, #4]
 80052c2:	68b9      	ldr	r1, [r7, #8]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 fc7f 	bl	8005bc8 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80052ca:	6978      	ldr	r0, [r7, #20]
 80052cc:	f7ff fedb 	bl	8005086 <prvUnlockQueue>
    }
 80052d0:	bf00      	nop
 80052d2:	3718      	adds	r7, #24
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08c      	sub	sp, #48	; 0x30
 80052dc:	af04      	add	r7, sp, #16
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	603b      	str	r3, [r7, #0]
 80052e4:	4613      	mov	r3, r2
 80052e6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80052e8:	88fb      	ldrh	r3, [r7, #6]
 80052ea:	009b      	lsls	r3, r3, #2
 80052ec:	4618      	mov	r0, r3
 80052ee:	f002 f875 	bl	80073dc <pvPortMalloc>
 80052f2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80052f4:	697b      	ldr	r3, [r7, #20]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d013      	beq.n	8005322 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80052fa:	2058      	movs	r0, #88	; 0x58
 80052fc:	f002 f86e 	bl	80073dc <pvPortMalloc>
 8005300:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8005302:	69fb      	ldr	r3, [r7, #28]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d008      	beq.n	800531a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8005308:	2258      	movs	r2, #88	; 0x58
 800530a:	2100      	movs	r1, #0
 800530c:	69f8      	ldr	r0, [r7, #28]
 800530e:	f002 fa31 	bl	8007774 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8005312:	69fb      	ldr	r3, [r7, #28]
 8005314:	697a      	ldr	r2, [r7, #20]
 8005316:	631a      	str	r2, [r3, #48]	; 0x30
 8005318:	e005      	b.n	8005326 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800531a:	6978      	ldr	r0, [r7, #20]
 800531c:	f002 f918 	bl	8007550 <vPortFree>
 8005320:	e001      	b.n	8005326 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8005322:	2300      	movs	r3, #0
 8005324:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d013      	beq.n	8005354 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800532c:	88fa      	ldrh	r2, [r7, #6]
 800532e:	2300      	movs	r3, #0
 8005330:	9303      	str	r3, [sp, #12]
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	9302      	str	r3, [sp, #8]
 8005336:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005338:	9301      	str	r3, [sp, #4]
 800533a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800533c:	9300      	str	r3, [sp, #0]
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	68b9      	ldr	r1, [r7, #8]
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f000 f80e 	bl	8005364 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8005348:	69f8      	ldr	r0, [r7, #28]
 800534a:	f000 f899 	bl	8005480 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800534e:	2301      	movs	r3, #1
 8005350:	61bb      	str	r3, [r7, #24]
 8005352:	e002      	b.n	800535a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005354:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005358:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800535a:	69bb      	ldr	r3, [r7, #24]
    }
 800535c:	4618      	mov	r0, r3
 800535e:	3720      	adds	r7, #32
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	607a      	str	r2, [r7, #4]
 8005370:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005374:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	461a      	mov	r2, r3
 800537c:	21a5      	movs	r1, #165	; 0xa5
 800537e:	f002 f9f9 	bl	8007774 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005382:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005384:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800538c:	3b01      	subs	r3, #1
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4413      	add	r3, r2
 8005392:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	f023 0307 	bic.w	r3, r3, #7
 800539a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	f003 0307 	and.w	r3, r3, #7
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00a      	beq.n	80053bc <prvInitialiseNewTask+0x58>
        __asm volatile
 80053a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053aa:	f383 8811 	msr	BASEPRI, r3
 80053ae:	f3bf 8f6f 	isb	sy
 80053b2:	f3bf 8f4f 	dsb	sy
 80053b6:	617b      	str	r3, [r7, #20]
    }
 80053b8:	bf00      	nop
 80053ba:	e7fe      	b.n	80053ba <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d01e      	beq.n	8005400 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
 80053c6:	e012      	b.n	80053ee <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80053c8:	68ba      	ldr	r2, [r7, #8]
 80053ca:	69fb      	ldr	r3, [r7, #28]
 80053cc:	4413      	add	r3, r2
 80053ce:	7819      	ldrb	r1, [r3, #0]
 80053d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053d2:	69fb      	ldr	r3, [r7, #28]
 80053d4:	4413      	add	r3, r2
 80053d6:	3334      	adds	r3, #52	; 0x34
 80053d8:	460a      	mov	r2, r1
 80053da:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80053dc:	68ba      	ldr	r2, [r7, #8]
 80053de:	69fb      	ldr	r3, [r7, #28]
 80053e0:	4413      	add	r3, r2
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d006      	beq.n	80053f6 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	3301      	adds	r3, #1
 80053ec:	61fb      	str	r3, [r7, #28]
 80053ee:	69fb      	ldr	r3, [r7, #28]
 80053f0:	2b09      	cmp	r3, #9
 80053f2:	d9e9      	bls.n	80053c8 <prvInitialiseNewTask+0x64>
 80053f4:	e000      	b.n	80053f8 <prvInitialiseNewTask+0x94>
            {
                break;
 80053f6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80053f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053fa:	2200      	movs	r2, #0
 80053fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8005400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005402:	2b04      	cmp	r3, #4
 8005404:	d90a      	bls.n	800541c <prvInitialiseNewTask+0xb8>
        __asm volatile
 8005406:	f04f 0350 	mov.w	r3, #80	; 0x50
 800540a:	f383 8811 	msr	BASEPRI, r3
 800540e:	f3bf 8f6f 	isb	sy
 8005412:	f3bf 8f4f 	dsb	sy
 8005416:	613b      	str	r3, [r7, #16]
    }
 8005418:	bf00      	nop
 800541a:	e7fe      	b.n	800541a <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800541c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800541e:	2b04      	cmp	r3, #4
 8005420:	d901      	bls.n	8005426 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005422:	2304      	movs	r3, #4
 8005424:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8005426:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005428:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800542a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800542c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800542e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005430:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005434:	3304      	adds	r3, #4
 8005436:	4618      	mov	r0, r3
 8005438:	f7ff f8ba 	bl	80045b0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800543c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800543e:	3318      	adds	r3, #24
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff f8b5 	bl	80045b0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005448:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800544a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800544c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800544e:	f1c3 0205 	rsb	r2, r3, #5
 8005452:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005454:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005456:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005458:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800545a:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800545c:	683a      	ldr	r2, [r7, #0]
 800545e:	68f9      	ldr	r1, [r7, #12]
 8005460:	69b8      	ldr	r0, [r7, #24]
 8005462:	f001 fd69 	bl	8006f38 <pxPortInitialiseStack>
 8005466:	4602      	mov	r2, r0
 8005468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546a:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800546c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800546e:	2b00      	cmp	r3, #0
 8005470:	d002      	beq.n	8005478 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005474:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005476:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005478:	bf00      	nop
 800547a:	3720      	adds	r7, #32
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}

08005480 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8005488:	f001 fe86 	bl	8007198 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800548c:	4b40      	ldr	r3, [pc, #256]	; (8005590 <prvAddNewTaskToReadyList+0x110>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	3301      	adds	r3, #1
 8005492:	4a3f      	ldr	r2, [pc, #252]	; (8005590 <prvAddNewTaskToReadyList+0x110>)
 8005494:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8005496:	4b3f      	ldr	r3, [pc, #252]	; (8005594 <prvAddNewTaskToReadyList+0x114>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d109      	bne.n	80054b2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800549e:	4a3d      	ldr	r2, [pc, #244]	; (8005594 <prvAddNewTaskToReadyList+0x114>)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80054a4:	4b3a      	ldr	r3, [pc, #232]	; (8005590 <prvAddNewTaskToReadyList+0x110>)
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d110      	bne.n	80054ce <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80054ac:	f000 fd48 	bl	8005f40 <prvInitialiseTaskLists>
 80054b0:	e00d      	b.n	80054ce <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80054b2:	4b39      	ldr	r3, [pc, #228]	; (8005598 <prvAddNewTaskToReadyList+0x118>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d109      	bne.n	80054ce <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80054ba:	4b36      	ldr	r3, [pc, #216]	; (8005594 <prvAddNewTaskToReadyList+0x114>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d802      	bhi.n	80054ce <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80054c8:	4a32      	ldr	r2, [pc, #200]	; (8005594 <prvAddNewTaskToReadyList+0x114>)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80054ce:	4b33      	ldr	r3, [pc, #204]	; (800559c <prvAddNewTaskToReadyList+0x11c>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	3301      	adds	r3, #1
 80054d4:	4a31      	ldr	r2, [pc, #196]	; (800559c <prvAddNewTaskToReadyList+0x11c>)
 80054d6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80054d8:	4b30      	ldr	r3, [pc, #192]	; (800559c <prvAddNewTaskToReadyList+0x11c>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e4:	2201      	movs	r2, #1
 80054e6:	409a      	lsls	r2, r3
 80054e8:	4b2d      	ldr	r3, [pc, #180]	; (80055a0 <prvAddNewTaskToReadyList+0x120>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	4a2c      	ldr	r2, [pc, #176]	; (80055a0 <prvAddNewTaskToReadyList+0x120>)
 80054f0:	6013      	str	r3, [r2, #0]
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054f6:	492b      	ldr	r1, [pc, #172]	; (80055a4 <prvAddNewTaskToReadyList+0x124>)
 80054f8:	4613      	mov	r3, r2
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	3304      	adds	r3, #4
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	60fb      	str	r3, [r7, #12]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	68fa      	ldr	r2, [r7, #12]
 800550c:	609a      	str	r2, [r3, #8]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	689a      	ldr	r2, [r3, #8]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	60da      	str	r2, [r3, #12]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	687a      	ldr	r2, [r7, #4]
 800551c:	3204      	adds	r2, #4
 800551e:	605a      	str	r2, [r3, #4]
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	1d1a      	adds	r2, r3, #4
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	609a      	str	r2, [r3, #8]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800552c:	4613      	mov	r3, r2
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	4413      	add	r3, r2
 8005532:	009b      	lsls	r3, r3, #2
 8005534:	4a1b      	ldr	r2, [pc, #108]	; (80055a4 <prvAddNewTaskToReadyList+0x124>)
 8005536:	441a      	add	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	615a      	str	r2, [r3, #20]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005540:	4918      	ldr	r1, [pc, #96]	; (80055a4 <prvAddNewTaskToReadyList+0x124>)
 8005542:	4613      	mov	r3, r2
 8005544:	009b      	lsls	r3, r3, #2
 8005546:	4413      	add	r3, r2
 8005548:	009b      	lsls	r3, r3, #2
 800554a:	440b      	add	r3, r1
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	1c59      	adds	r1, r3, #1
 8005550:	4814      	ldr	r0, [pc, #80]	; (80055a4 <prvAddNewTaskToReadyList+0x124>)
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4403      	add	r3, r0
 800555c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800555e:	f001 fe4b 	bl	80071f8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8005562:	4b0d      	ldr	r3, [pc, #52]	; (8005598 <prvAddNewTaskToReadyList+0x118>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d00e      	beq.n	8005588 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800556a:	4b0a      	ldr	r3, [pc, #40]	; (8005594 <prvAddNewTaskToReadyList+0x114>)
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005574:	429a      	cmp	r2, r3
 8005576:	d207      	bcs.n	8005588 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8005578:	4b0b      	ldr	r3, [pc, #44]	; (80055a8 <prvAddNewTaskToReadyList+0x128>)
 800557a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800557e:	601a      	str	r2, [r3, #0]
 8005580:	f3bf 8f4f 	dsb	sy
 8005584:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005588:	bf00      	nop
 800558a:	3710      	adds	r7, #16
 800558c:	46bd      	mov	sp, r7
 800558e:	bd80      	pop	{r7, pc}
 8005590:	2000023c 	.word	0x2000023c
 8005594:	20000164 	.word	0x20000164
 8005598:	20000248 	.word	0x20000248
 800559c:	20000258 	.word	0x20000258
 80055a0:	20000244 	.word	0x20000244
 80055a4:	20000168 	.word	0x20000168
 80055a8:	e000ed04 	.word	0xe000ed04

080055ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b086      	sub	sp, #24
 80055b0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 80055b2:	4b20      	ldr	r3, [pc, #128]	; (8005634 <vTaskStartScheduler+0x88>)
 80055b4:	9301      	str	r3, [sp, #4]
 80055b6:	2300      	movs	r3, #0
 80055b8:	9300      	str	r3, [sp, #0]
 80055ba:	2300      	movs	r3, #0
 80055bc:	2282      	movs	r2, #130	; 0x82
 80055be:	491e      	ldr	r1, [pc, #120]	; (8005638 <vTaskStartScheduler+0x8c>)
 80055c0:	481e      	ldr	r0, [pc, #120]	; (800563c <vTaskStartScheduler+0x90>)
 80055c2:	f7ff fe89 	bl	80052d8 <xTaskCreate>
 80055c6:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2b01      	cmp	r3, #1
 80055cc:	d102      	bne.n	80055d4 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 80055ce:	f001 f967 	bl	80068a0 <xTimerCreateTimerTask>
 80055d2:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	2b01      	cmp	r3, #1
 80055d8:	d116      	bne.n	8005608 <vTaskStartScheduler+0x5c>
        __asm volatile
 80055da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055de:	f383 8811 	msr	BASEPRI, r3
 80055e2:	f3bf 8f6f 	isb	sy
 80055e6:	f3bf 8f4f 	dsb	sy
 80055ea:	60bb      	str	r3, [r7, #8]
    }
 80055ec:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 80055ee:	4b14      	ldr	r3, [pc, #80]	; (8005640 <vTaskStartScheduler+0x94>)
 80055f0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80055f4:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80055f6:	4b13      	ldr	r3, [pc, #76]	; (8005644 <vTaskStartScheduler+0x98>)
 80055f8:	2201      	movs	r2, #1
 80055fa:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80055fc:	4b12      	ldr	r3, [pc, #72]	; (8005648 <vTaskStartScheduler+0x9c>)
 80055fe:	2200      	movs	r2, #0
 8005600:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8005602:	f001 fd27 	bl	8007054 <xPortStartScheduler>
 8005606:	e00e      	b.n	8005626 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800560e:	d10a      	bne.n	8005626 <vTaskStartScheduler+0x7a>
        __asm volatile
 8005610:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005614:	f383 8811 	msr	BASEPRI, r3
 8005618:	f3bf 8f6f 	isb	sy
 800561c:	f3bf 8f4f 	dsb	sy
 8005620:	607b      	str	r3, [r7, #4]
    }
 8005622:	bf00      	nop
 8005624:	e7fe      	b.n	8005624 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8005626:	4b09      	ldr	r3, [pc, #36]	; (800564c <vTaskStartScheduler+0xa0>)
 8005628:	681b      	ldr	r3, [r3, #0]
}
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000260 	.word	0x20000260
 8005638:	08007990 	.word	0x08007990
 800563c:	08005f11 	.word	0x08005f11
 8005640:	2000025c 	.word	0x2000025c
 8005644:	20000248 	.word	0x20000248
 8005648:	20000240 	.word	0x20000240
 800564c:	20000018 	.word	0x20000018

08005650 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005650:	b480      	push	{r7}
 8005652:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8005654:	4b04      	ldr	r3, [pc, #16]	; (8005668 <vTaskSuspendAll+0x18>)
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	3301      	adds	r3, #1
 800565a:	4a03      	ldr	r2, [pc, #12]	; (8005668 <vTaskSuspendAll+0x18>)
 800565c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 800565e:	bf00      	nop
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	20000264 	.word	0x20000264

0800566c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b088      	sub	sp, #32
 8005670:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8005672:	2300      	movs	r3, #0
 8005674:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005676:	2300      	movs	r3, #0
 8005678:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800567a:	4b71      	ldr	r3, [pc, #452]	; (8005840 <xTaskResumeAll+0x1d4>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d10a      	bne.n	8005698 <xTaskResumeAll+0x2c>
        __asm volatile
 8005682:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005686:	f383 8811 	msr	BASEPRI, r3
 800568a:	f3bf 8f6f 	isb	sy
 800568e:	f3bf 8f4f 	dsb	sy
 8005692:	607b      	str	r3, [r7, #4]
    }
 8005694:	bf00      	nop
 8005696:	e7fe      	b.n	8005696 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8005698:	f001 fd7e 	bl	8007198 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800569c:	4b68      	ldr	r3, [pc, #416]	; (8005840 <xTaskResumeAll+0x1d4>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	3b01      	subs	r3, #1
 80056a2:	4a67      	ldr	r2, [pc, #412]	; (8005840 <xTaskResumeAll+0x1d4>)
 80056a4:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80056a6:	4b66      	ldr	r3, [pc, #408]	; (8005840 <xTaskResumeAll+0x1d4>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f040 80c0 	bne.w	8005830 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80056b0:	4b64      	ldr	r3, [pc, #400]	; (8005844 <xTaskResumeAll+0x1d8>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 80bb 	beq.w	8005830 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80056ba:	e08a      	b.n	80057d2 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056bc:	4b62      	ldr	r3, [pc, #392]	; (8005848 <xTaskResumeAll+0x1dc>)
 80056be:	68db      	ldr	r3, [r3, #12]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c8:	613b      	str	r3, [r7, #16]
 80056ca:	69fb      	ldr	r3, [r7, #28]
 80056cc:	69db      	ldr	r3, [r3, #28]
 80056ce:	69fa      	ldr	r2, [r7, #28]
 80056d0:	6a12      	ldr	r2, [r2, #32]
 80056d2:	609a      	str	r2, [r3, #8]
 80056d4:	69fb      	ldr	r3, [r7, #28]
 80056d6:	6a1b      	ldr	r3, [r3, #32]
 80056d8:	69fa      	ldr	r2, [r7, #28]
 80056da:	69d2      	ldr	r2, [r2, #28]
 80056dc:	605a      	str	r2, [r3, #4]
 80056de:	693b      	ldr	r3, [r7, #16]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	3318      	adds	r3, #24
 80056e6:	429a      	cmp	r2, r3
 80056e8:	d103      	bne.n	80056f2 <xTaskResumeAll+0x86>
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	6a1a      	ldr	r2, [r3, #32]
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	605a      	str	r2, [r3, #4]
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	2200      	movs	r2, #0
 80056f6:	629a      	str	r2, [r3, #40]	; 0x28
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	1e5a      	subs	r2, r3, #1
 80056fe:	693b      	ldr	r3, [r7, #16]
 8005700:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005702:	69fb      	ldr	r3, [r7, #28]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	60fb      	str	r3, [r7, #12]
 8005708:	69fb      	ldr	r3, [r7, #28]
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	69fa      	ldr	r2, [r7, #28]
 800570e:	68d2      	ldr	r2, [r2, #12]
 8005710:	609a      	str	r2, [r3, #8]
 8005712:	69fb      	ldr	r3, [r7, #28]
 8005714:	68db      	ldr	r3, [r3, #12]
 8005716:	69fa      	ldr	r2, [r7, #28]
 8005718:	6892      	ldr	r2, [r2, #8]
 800571a:	605a      	str	r2, [r3, #4]
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	685a      	ldr	r2, [r3, #4]
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	3304      	adds	r3, #4
 8005724:	429a      	cmp	r2, r3
 8005726:	d103      	bne.n	8005730 <xTaskResumeAll+0xc4>
 8005728:	69fb      	ldr	r3, [r7, #28]
 800572a:	68da      	ldr	r2, [r3, #12]
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	605a      	str	r2, [r3, #4]
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	2200      	movs	r2, #0
 8005734:	615a      	str	r2, [r3, #20]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	1e5a      	subs	r2, r3, #1
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005744:	2201      	movs	r2, #1
 8005746:	409a      	lsls	r2, r3
 8005748:	4b40      	ldr	r3, [pc, #256]	; (800584c <xTaskResumeAll+0x1e0>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	4a3f      	ldr	r2, [pc, #252]	; (800584c <xTaskResumeAll+0x1e0>)
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	69fb      	ldr	r3, [r7, #28]
 8005754:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005756:	493e      	ldr	r1, [pc, #248]	; (8005850 <xTaskResumeAll+0x1e4>)
 8005758:	4613      	mov	r3, r2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	440b      	add	r3, r1
 8005762:	3304      	adds	r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	60bb      	str	r3, [r7, #8]
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	609a      	str	r2, [r3, #8]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	60da      	str	r2, [r3, #12]
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	69fa      	ldr	r2, [r7, #28]
 800577c:	3204      	adds	r2, #4
 800577e:	605a      	str	r2, [r3, #4]
 8005780:	69fb      	ldr	r3, [r7, #28]
 8005782:	1d1a      	adds	r2, r3, #4
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	609a      	str	r2, [r3, #8]
 8005788:	69fb      	ldr	r3, [r7, #28]
 800578a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800578c:	4613      	mov	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4a2e      	ldr	r2, [pc, #184]	; (8005850 <xTaskResumeAll+0x1e4>)
 8005796:	441a      	add	r2, r3
 8005798:	69fb      	ldr	r3, [r7, #28]
 800579a:	615a      	str	r2, [r3, #20]
 800579c:	69fb      	ldr	r3, [r7, #28]
 800579e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057a0:	492b      	ldr	r1, [pc, #172]	; (8005850 <xTaskResumeAll+0x1e4>)
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	1c59      	adds	r1, r3, #1
 80057b0:	4827      	ldr	r0, [pc, #156]	; (8005850 <xTaskResumeAll+0x1e4>)
 80057b2:	4613      	mov	r3, r2
 80057b4:	009b      	lsls	r3, r3, #2
 80057b6:	4413      	add	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4403      	add	r3, r0
 80057bc:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80057c2:	4b24      	ldr	r3, [pc, #144]	; (8005854 <xTaskResumeAll+0x1e8>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d302      	bcc.n	80057d2 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 80057cc:	4b22      	ldr	r3, [pc, #136]	; (8005858 <xTaskResumeAll+0x1ec>)
 80057ce:	2201      	movs	r2, #1
 80057d0:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80057d2:	4b1d      	ldr	r3, [pc, #116]	; (8005848 <xTaskResumeAll+0x1dc>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	f47f af70 	bne.w	80056bc <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80057dc:	69fb      	ldr	r3, [r7, #28]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d001      	beq.n	80057e6 <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80057e2:	f000 fc2b 	bl	800603c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80057e6:	4b1d      	ldr	r3, [pc, #116]	; (800585c <xTaskResumeAll+0x1f0>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80057ec:	697b      	ldr	r3, [r7, #20]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d010      	beq.n	8005814 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80057f2:	f000 f853 	bl	800589c <xTaskIncrementTick>
 80057f6:	4603      	mov	r3, r0
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d002      	beq.n	8005802 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 80057fc:	4b16      	ldr	r3, [pc, #88]	; (8005858 <xTaskResumeAll+0x1ec>)
 80057fe:	2201      	movs	r2, #1
 8005800:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	3b01      	subs	r3, #1
 8005806:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1f1      	bne.n	80057f2 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 800580e:	4b13      	ldr	r3, [pc, #76]	; (800585c <xTaskResumeAll+0x1f0>)
 8005810:	2200      	movs	r2, #0
 8005812:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005814:	4b10      	ldr	r3, [pc, #64]	; (8005858 <xTaskResumeAll+0x1ec>)
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d009      	beq.n	8005830 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 800581c:	2301      	movs	r3, #1
 800581e:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8005820:	4b0f      	ldr	r3, [pc, #60]	; (8005860 <xTaskResumeAll+0x1f4>)
 8005822:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005826:	601a      	str	r2, [r3, #0]
 8005828:	f3bf 8f4f 	dsb	sy
 800582c:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8005830:	f001 fce2 	bl	80071f8 <vPortExitCritical>

    return xAlreadyYielded;
 8005834:	69bb      	ldr	r3, [r7, #24]
}
 8005836:	4618      	mov	r0, r3
 8005838:	3720      	adds	r7, #32
 800583a:	46bd      	mov	sp, r7
 800583c:	bd80      	pop	{r7, pc}
 800583e:	bf00      	nop
 8005840:	20000264 	.word	0x20000264
 8005844:	2000023c 	.word	0x2000023c
 8005848:	200001fc 	.word	0x200001fc
 800584c:	20000244 	.word	0x20000244
 8005850:	20000168 	.word	0x20000168
 8005854:	20000164 	.word	0x20000164
 8005858:	20000250 	.word	0x20000250
 800585c:	2000024c 	.word	0x2000024c
 8005860:	e000ed04 	.word	0xe000ed04

08005864 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005864:	b480      	push	{r7}
 8005866:	b083      	sub	sp, #12
 8005868:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800586a:	4b05      	ldr	r3, [pc, #20]	; (8005880 <xTaskGetTickCount+0x1c>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8005870:	687b      	ldr	r3, [r7, #4]
}
 8005872:	4618      	mov	r0, r3
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr
 800587e:	bf00      	nop
 8005880:	20000240 	.word	0x20000240

08005884 <uxTaskGetNumberOfTasks>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8005884:	b480      	push	{r7}
 8005886:	af00      	add	r7, sp, #0
    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    return uxCurrentNumberOfTasks;
 8005888:	4b03      	ldr	r3, [pc, #12]	; (8005898 <uxTaskGetNumberOfTasks+0x14>)
 800588a:	681b      	ldr	r3, [r3, #0]
}
 800588c:	4618      	mov	r0, r3
 800588e:	46bd      	mov	sp, r7
 8005890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005894:	4770      	bx	lr
 8005896:	bf00      	nop
 8005898:	2000023c 	.word	0x2000023c

0800589c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b08a      	sub	sp, #40	; 0x28
 80058a0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80058a2:	2300      	movs	r3, #0
 80058a4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80058a6:	4b7d      	ldr	r3, [pc, #500]	; (8005a9c <xTaskIncrementTick+0x200>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	f040 80ec 	bne.w	8005a88 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80058b0:	4b7b      	ldr	r3, [pc, #492]	; (8005aa0 <xTaskIncrementTick+0x204>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	3301      	adds	r3, #1
 80058b6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80058b8:	4a79      	ldr	r2, [pc, #484]	; (8005aa0 <xTaskIncrementTick+0x204>)
 80058ba:	6a3b      	ldr	r3, [r7, #32]
 80058bc:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80058be:	6a3b      	ldr	r3, [r7, #32]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d120      	bne.n	8005906 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 80058c4:	4b77      	ldr	r3, [pc, #476]	; (8005aa4 <xTaskIncrementTick+0x208>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d00a      	beq.n	80058e4 <xTaskIncrementTick+0x48>
        __asm volatile
 80058ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80058d2:	f383 8811 	msr	BASEPRI, r3
 80058d6:	f3bf 8f6f 	isb	sy
 80058da:	f3bf 8f4f 	dsb	sy
 80058de:	607b      	str	r3, [r7, #4]
    }
 80058e0:	bf00      	nop
 80058e2:	e7fe      	b.n	80058e2 <xTaskIncrementTick+0x46>
 80058e4:	4b6f      	ldr	r3, [pc, #444]	; (8005aa4 <xTaskIncrementTick+0x208>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	61fb      	str	r3, [r7, #28]
 80058ea:	4b6f      	ldr	r3, [pc, #444]	; (8005aa8 <xTaskIncrementTick+0x20c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a6d      	ldr	r2, [pc, #436]	; (8005aa4 <xTaskIncrementTick+0x208>)
 80058f0:	6013      	str	r3, [r2, #0]
 80058f2:	4a6d      	ldr	r2, [pc, #436]	; (8005aa8 <xTaskIncrementTick+0x20c>)
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	6013      	str	r3, [r2, #0]
 80058f8:	4b6c      	ldr	r3, [pc, #432]	; (8005aac <xTaskIncrementTick+0x210>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3301      	adds	r3, #1
 80058fe:	4a6b      	ldr	r2, [pc, #428]	; (8005aac <xTaskIncrementTick+0x210>)
 8005900:	6013      	str	r3, [r2, #0]
 8005902:	f000 fb9b 	bl	800603c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005906:	4b6a      	ldr	r3, [pc, #424]	; (8005ab0 <xTaskIncrementTick+0x214>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6a3a      	ldr	r2, [r7, #32]
 800590c:	429a      	cmp	r2, r3
 800590e:	f0c0 80a6 	bcc.w	8005a5e <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005912:	4b64      	ldr	r3, [pc, #400]	; (8005aa4 <xTaskIncrementTick+0x208>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d104      	bne.n	8005926 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800591c:	4b64      	ldr	r3, [pc, #400]	; (8005ab0 <xTaskIncrementTick+0x214>)
 800591e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005922:	601a      	str	r2, [r3, #0]
                    break;
 8005924:	e09b      	b.n	8005a5e <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005926:	4b5f      	ldr	r3, [pc, #380]	; (8005aa4 <xTaskIncrementTick+0x208>)
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005930:	69bb      	ldr	r3, [r7, #24]
 8005932:	685b      	ldr	r3, [r3, #4]
 8005934:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005936:	6a3a      	ldr	r2, [r7, #32]
 8005938:	697b      	ldr	r3, [r7, #20]
 800593a:	429a      	cmp	r2, r3
 800593c:	d203      	bcs.n	8005946 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800593e:	4a5c      	ldr	r2, [pc, #368]	; (8005ab0 <xTaskIncrementTick+0x214>)
 8005940:	697b      	ldr	r3, [r7, #20]
 8005942:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8005944:	e08b      	b.n	8005a5e <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005946:	69bb      	ldr	r3, [r7, #24]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	613b      	str	r3, [r7, #16]
 800594c:	69bb      	ldr	r3, [r7, #24]
 800594e:	689b      	ldr	r3, [r3, #8]
 8005950:	69ba      	ldr	r2, [r7, #24]
 8005952:	68d2      	ldr	r2, [r2, #12]
 8005954:	609a      	str	r2, [r3, #8]
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	69ba      	ldr	r2, [r7, #24]
 800595c:	6892      	ldr	r2, [r2, #8]
 800595e:	605a      	str	r2, [r3, #4]
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	69bb      	ldr	r3, [r7, #24]
 8005966:	3304      	adds	r3, #4
 8005968:	429a      	cmp	r2, r3
 800596a:	d103      	bne.n	8005974 <xTaskIncrementTick+0xd8>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	68da      	ldr	r2, [r3, #12]
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	605a      	str	r2, [r3, #4]
 8005974:	69bb      	ldr	r3, [r7, #24]
 8005976:	2200      	movs	r2, #0
 8005978:	615a      	str	r2, [r3, #20]
 800597a:	693b      	ldr	r3, [r7, #16]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	1e5a      	subs	r2, r3, #1
 8005980:	693b      	ldr	r3, [r7, #16]
 8005982:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005984:	69bb      	ldr	r3, [r7, #24]
 8005986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005988:	2b00      	cmp	r3, #0
 800598a:	d01e      	beq.n	80059ca <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800598c:	69bb      	ldr	r3, [r7, #24]
 800598e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005990:	60fb      	str	r3, [r7, #12]
 8005992:	69bb      	ldr	r3, [r7, #24]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	69ba      	ldr	r2, [r7, #24]
 8005998:	6a12      	ldr	r2, [r2, #32]
 800599a:	609a      	str	r2, [r3, #8]
 800599c:	69bb      	ldr	r3, [r7, #24]
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	69ba      	ldr	r2, [r7, #24]
 80059a2:	69d2      	ldr	r2, [r2, #28]
 80059a4:	605a      	str	r2, [r3, #4]
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	69bb      	ldr	r3, [r7, #24]
 80059ac:	3318      	adds	r3, #24
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d103      	bne.n	80059ba <xTaskIncrementTick+0x11e>
 80059b2:	69bb      	ldr	r3, [r7, #24]
 80059b4:	6a1a      	ldr	r2, [r3, #32]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	605a      	str	r2, [r3, #4]
 80059ba:	69bb      	ldr	r3, [r7, #24]
 80059bc:	2200      	movs	r2, #0
 80059be:	629a      	str	r2, [r3, #40]	; 0x28
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	1e5a      	subs	r2, r3, #1
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80059ca:	69bb      	ldr	r3, [r7, #24]
 80059cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059ce:	2201      	movs	r2, #1
 80059d0:	409a      	lsls	r2, r3
 80059d2:	4b38      	ldr	r3, [pc, #224]	; (8005ab4 <xTaskIncrementTick+0x218>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4313      	orrs	r3, r2
 80059d8:	4a36      	ldr	r2, [pc, #216]	; (8005ab4 <xTaskIncrementTick+0x218>)
 80059da:	6013      	str	r3, [r2, #0]
 80059dc:	69bb      	ldr	r3, [r7, #24]
 80059de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059e0:	4935      	ldr	r1, [pc, #212]	; (8005ab8 <xTaskIncrementTick+0x21c>)
 80059e2:	4613      	mov	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	4413      	add	r3, r2
 80059e8:	009b      	lsls	r3, r3, #2
 80059ea:	440b      	add	r3, r1
 80059ec:	3304      	adds	r3, #4
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60bb      	str	r3, [r7, #8]
 80059f2:	69bb      	ldr	r3, [r7, #24]
 80059f4:	68ba      	ldr	r2, [r7, #8]
 80059f6:	609a      	str	r2, [r3, #8]
 80059f8:	68bb      	ldr	r3, [r7, #8]
 80059fa:	689a      	ldr	r2, [r3, #8]
 80059fc:	69bb      	ldr	r3, [r7, #24]
 80059fe:	60da      	str	r2, [r3, #12]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	3204      	adds	r2, #4
 8005a08:	605a      	str	r2, [r3, #4]
 8005a0a:	69bb      	ldr	r3, [r7, #24]
 8005a0c:	1d1a      	adds	r2, r3, #4
 8005a0e:	68bb      	ldr	r3, [r7, #8]
 8005a10:	609a      	str	r2, [r3, #8]
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a16:	4613      	mov	r3, r2
 8005a18:	009b      	lsls	r3, r3, #2
 8005a1a:	4413      	add	r3, r2
 8005a1c:	009b      	lsls	r3, r3, #2
 8005a1e:	4a26      	ldr	r2, [pc, #152]	; (8005ab8 <xTaskIncrementTick+0x21c>)
 8005a20:	441a      	add	r2, r3
 8005a22:	69bb      	ldr	r3, [r7, #24]
 8005a24:	615a      	str	r2, [r3, #20]
 8005a26:	69bb      	ldr	r3, [r7, #24]
 8005a28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a2a:	4923      	ldr	r1, [pc, #140]	; (8005ab8 <xTaskIncrementTick+0x21c>)
 8005a2c:	4613      	mov	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	4413      	add	r3, r2
 8005a32:	009b      	lsls	r3, r3, #2
 8005a34:	440b      	add	r3, r1
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	1c59      	adds	r1, r3, #1
 8005a3a:	481f      	ldr	r0, [pc, #124]	; (8005ab8 <xTaskIncrementTick+0x21c>)
 8005a3c:	4613      	mov	r3, r2
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4413      	add	r3, r2
 8005a42:	009b      	lsls	r3, r3, #2
 8005a44:	4403      	add	r3, r0
 8005a46:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a4c:	4b1b      	ldr	r3, [pc, #108]	; (8005abc <xTaskIncrementTick+0x220>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a52:	429a      	cmp	r2, r3
 8005a54:	f67f af5d 	bls.w	8005912 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8005a58:	2301      	movs	r3, #1
 8005a5a:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a5c:	e759      	b.n	8005912 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005a5e:	4b17      	ldr	r3, [pc, #92]	; (8005abc <xTaskIncrementTick+0x220>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a64:	4914      	ldr	r1, [pc, #80]	; (8005ab8 <xTaskIncrementTick+0x21c>)
 8005a66:	4613      	mov	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4413      	add	r3, r2
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	440b      	add	r3, r1
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d901      	bls.n	8005a7a <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8005a76:	2301      	movs	r3, #1
 8005a78:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8005a7a:	4b11      	ldr	r3, [pc, #68]	; (8005ac0 <xTaskIncrementTick+0x224>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d007      	beq.n	8005a92 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8005a82:	2301      	movs	r3, #1
 8005a84:	627b      	str	r3, [r7, #36]	; 0x24
 8005a86:	e004      	b.n	8005a92 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8005a88:	4b0e      	ldr	r3, [pc, #56]	; (8005ac4 <xTaskIncrementTick+0x228>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	4a0d      	ldr	r2, [pc, #52]	; (8005ac4 <xTaskIncrementTick+0x228>)
 8005a90:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8005a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3728      	adds	r7, #40	; 0x28
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}
 8005a9c:	20000264 	.word	0x20000264
 8005aa0:	20000240 	.word	0x20000240
 8005aa4:	200001f4 	.word	0x200001f4
 8005aa8:	200001f8 	.word	0x200001f8
 8005aac:	20000254 	.word	0x20000254
 8005ab0:	2000025c 	.word	0x2000025c
 8005ab4:	20000244 	.word	0x20000244
 8005ab8:	20000168 	.word	0x20000168
 8005abc:	20000164 	.word	0x20000164
 8005ac0:	20000250 	.word	0x20000250
 8005ac4:	2000024c 	.word	0x2000024c

08005ac8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b087      	sub	sp, #28
 8005acc:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005ace:	4b27      	ldr	r3, [pc, #156]	; (8005b6c <vTaskSwitchContext+0xa4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d003      	beq.n	8005ade <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8005ad6:	4b26      	ldr	r3, [pc, #152]	; (8005b70 <vTaskSwitchContext+0xa8>)
 8005ad8:	2201      	movs	r2, #1
 8005ada:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8005adc:	e03f      	b.n	8005b5e <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8005ade:	4b24      	ldr	r3, [pc, #144]	; (8005b70 <vTaskSwitchContext+0xa8>)
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ae4:	4b23      	ldr	r3, [pc, #140]	; (8005b74 <vTaskSwitchContext+0xac>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	fab3 f383 	clz	r3, r3
 8005af0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8005af2:	7afb      	ldrb	r3, [r7, #11]
 8005af4:	f1c3 031f 	rsb	r3, r3, #31
 8005af8:	617b      	str	r3, [r7, #20]
 8005afa:	491f      	ldr	r1, [pc, #124]	; (8005b78 <vTaskSwitchContext+0xb0>)
 8005afc:	697a      	ldr	r2, [r7, #20]
 8005afe:	4613      	mov	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	4413      	add	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	440b      	add	r3, r1
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d10a      	bne.n	8005b24 <vTaskSwitchContext+0x5c>
        __asm volatile
 8005b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b12:	f383 8811 	msr	BASEPRI, r3
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	f3bf 8f4f 	dsb	sy
 8005b1e:	607b      	str	r3, [r7, #4]
    }
 8005b20:	bf00      	nop
 8005b22:	e7fe      	b.n	8005b22 <vTaskSwitchContext+0x5a>
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	4613      	mov	r3, r2
 8005b28:	009b      	lsls	r3, r3, #2
 8005b2a:	4413      	add	r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	4a12      	ldr	r2, [pc, #72]	; (8005b78 <vTaskSwitchContext+0xb0>)
 8005b30:	4413      	add	r3, r2
 8005b32:	613b      	str	r3, [r7, #16]
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	685a      	ldr	r2, [r3, #4]
 8005b3a:	693b      	ldr	r3, [r7, #16]
 8005b3c:	605a      	str	r2, [r3, #4]
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	685a      	ldr	r2, [r3, #4]
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	3308      	adds	r3, #8
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d104      	bne.n	8005b54 <vTaskSwitchContext+0x8c>
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	605a      	str	r2, [r3, #4]
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	685b      	ldr	r3, [r3, #4]
 8005b58:	68db      	ldr	r3, [r3, #12]
 8005b5a:	4a08      	ldr	r2, [pc, #32]	; (8005b7c <vTaskSwitchContext+0xb4>)
 8005b5c:	6013      	str	r3, [r2, #0]
}
 8005b5e:	bf00      	nop
 8005b60:	371c      	adds	r7, #28
 8005b62:	46bd      	mov	sp, r7
 8005b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	20000264 	.word	0x20000264
 8005b70:	20000250 	.word	0x20000250
 8005b74:	20000244 	.word	0x20000244
 8005b78:	20000168 	.word	0x20000168
 8005b7c:	20000164 	.word	0x20000164

08005b80 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b084      	sub	sp, #16
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d10a      	bne.n	8005ba6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8005b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b94:	f383 8811 	msr	BASEPRI, r3
 8005b98:	f3bf 8f6f 	isb	sy
 8005b9c:	f3bf 8f4f 	dsb	sy
 8005ba0:	60fb      	str	r3, [r7, #12]
    }
 8005ba2:	bf00      	nop
 8005ba4:	e7fe      	b.n	8005ba4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005ba6:	4b07      	ldr	r3, [pc, #28]	; (8005bc4 <vTaskPlaceOnEventList+0x44>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	3318      	adds	r3, #24
 8005bac:	4619      	mov	r1, r3
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f7fe fd2f 	bl	8004612 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005bb4:	2101      	movs	r1, #1
 8005bb6:	6838      	ldr	r0, [r7, #0]
 8005bb8:	f000 fdf2 	bl	80067a0 <prvAddCurrentTaskToDelayedList>
}
 8005bbc:	bf00      	nop
 8005bbe:	3710      	adds	r7, #16
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}
 8005bc4:	20000164 	.word	0x20000164

08005bc8 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b086      	sub	sp, #24
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	60f8      	str	r0, [r7, #12]
 8005bd0:	60b9      	str	r1, [r7, #8]
 8005bd2:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d10a      	bne.n	8005bf0 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8005bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005bde:	f383 8811 	msr	BASEPRI, r3
 8005be2:	f3bf 8f6f 	isb	sy
 8005be6:	f3bf 8f4f 	dsb	sy
 8005bea:	613b      	str	r3, [r7, #16]
    }
 8005bec:	bf00      	nop
 8005bee:	e7fe      	b.n	8005bee <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	617b      	str	r3, [r7, #20]
 8005bf6:	4b16      	ldr	r3, [pc, #88]	; (8005c50 <vTaskPlaceOnEventListRestricted+0x88>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	697a      	ldr	r2, [r7, #20]
 8005bfc:	61da      	str	r2, [r3, #28]
 8005bfe:	4b14      	ldr	r3, [pc, #80]	; (8005c50 <vTaskPlaceOnEventListRestricted+0x88>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	697a      	ldr	r2, [r7, #20]
 8005c04:	6892      	ldr	r2, [r2, #8]
 8005c06:	621a      	str	r2, [r3, #32]
 8005c08:	4b11      	ldr	r3, [pc, #68]	; (8005c50 <vTaskPlaceOnEventListRestricted+0x88>)
 8005c0a:	681a      	ldr	r2, [r3, #0]
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	689b      	ldr	r3, [r3, #8]
 8005c10:	3218      	adds	r2, #24
 8005c12:	605a      	str	r2, [r3, #4]
 8005c14:	4b0e      	ldr	r3, [pc, #56]	; (8005c50 <vTaskPlaceOnEventListRestricted+0x88>)
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f103 0218 	add.w	r2, r3, #24
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	609a      	str	r2, [r3, #8]
 8005c20:	4b0b      	ldr	r3, [pc, #44]	; (8005c50 <vTaskPlaceOnEventListRestricted+0x88>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68fa      	ldr	r2, [r7, #12]
 8005c26:	629a      	str	r2, [r3, #40]	; 0x28
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d002      	beq.n	8005c3e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8005c38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005c3c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005c3e:	6879      	ldr	r1, [r7, #4]
 8005c40:	68b8      	ldr	r0, [r7, #8]
 8005c42:	f000 fdad 	bl	80067a0 <prvAddCurrentTaskToDelayedList>
    }
 8005c46:	bf00      	nop
 8005c48:	3718      	adds	r7, #24
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop
 8005c50:	20000164 	.word	0x20000164

08005c54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005c54:	b480      	push	{r7}
 8005c56:	b08b      	sub	sp, #44	; 0x2c
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	68db      	ldr	r3, [r3, #12]
 8005c60:	68db      	ldr	r3, [r3, #12]
 8005c62:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d10a      	bne.n	8005c80 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8005c6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c6e:	f383 8811 	msr	BASEPRI, r3
 8005c72:	f3bf 8f6f 	isb	sy
 8005c76:	f3bf 8f4f 	dsb	sy
 8005c7a:	60fb      	str	r3, [r7, #12]
    }
 8005c7c:	bf00      	nop
 8005c7e:	e7fe      	b.n	8005c7e <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	61fb      	str	r3, [r7, #28]
 8005c86:	6a3b      	ldr	r3, [r7, #32]
 8005c88:	69db      	ldr	r3, [r3, #28]
 8005c8a:	6a3a      	ldr	r2, [r7, #32]
 8005c8c:	6a12      	ldr	r2, [r2, #32]
 8005c8e:	609a      	str	r2, [r3, #8]
 8005c90:	6a3b      	ldr	r3, [r7, #32]
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	6a3a      	ldr	r2, [r7, #32]
 8005c96:	69d2      	ldr	r2, [r2, #28]
 8005c98:	605a      	str	r2, [r3, #4]
 8005c9a:	69fb      	ldr	r3, [r7, #28]
 8005c9c:	685a      	ldr	r2, [r3, #4]
 8005c9e:	6a3b      	ldr	r3, [r7, #32]
 8005ca0:	3318      	adds	r3, #24
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d103      	bne.n	8005cae <xTaskRemoveFromEventList+0x5a>
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	6a1a      	ldr	r2, [r3, #32]
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	605a      	str	r2, [r3, #4]
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	629a      	str	r2, [r3, #40]	; 0x28
 8005cb4:	69fb      	ldr	r3, [r7, #28]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	1e5a      	subs	r2, r3, #1
 8005cba:	69fb      	ldr	r3, [r7, #28]
 8005cbc:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005cbe:	4b4a      	ldr	r3, [pc, #296]	; (8005de8 <xTaskRemoveFromEventList+0x194>)
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d15e      	bne.n	8005d84 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005cc6:	6a3b      	ldr	r3, [r7, #32]
 8005cc8:	695b      	ldr	r3, [r3, #20]
 8005cca:	617b      	str	r3, [r7, #20]
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	689b      	ldr	r3, [r3, #8]
 8005cd0:	6a3a      	ldr	r2, [r7, #32]
 8005cd2:	68d2      	ldr	r2, [r2, #12]
 8005cd4:	609a      	str	r2, [r3, #8]
 8005cd6:	6a3b      	ldr	r3, [r7, #32]
 8005cd8:	68db      	ldr	r3, [r3, #12]
 8005cda:	6a3a      	ldr	r2, [r7, #32]
 8005cdc:	6892      	ldr	r2, [r2, #8]
 8005cde:	605a      	str	r2, [r3, #4]
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	685a      	ldr	r2, [r3, #4]
 8005ce4:	6a3b      	ldr	r3, [r7, #32]
 8005ce6:	3304      	adds	r3, #4
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d103      	bne.n	8005cf4 <xTaskRemoveFromEventList+0xa0>
 8005cec:	6a3b      	ldr	r3, [r7, #32]
 8005cee:	68da      	ldr	r2, [r3, #12]
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	605a      	str	r2, [r3, #4]
 8005cf4:	6a3b      	ldr	r3, [r7, #32]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	615a      	str	r2, [r3, #20]
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	1e5a      	subs	r2, r3, #1
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005d04:	6a3b      	ldr	r3, [r7, #32]
 8005d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d08:	2201      	movs	r2, #1
 8005d0a:	409a      	lsls	r2, r3
 8005d0c:	4b37      	ldr	r3, [pc, #220]	; (8005dec <xTaskRemoveFromEventList+0x198>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	4a36      	ldr	r2, [pc, #216]	; (8005dec <xTaskRemoveFromEventList+0x198>)
 8005d14:	6013      	str	r3, [r2, #0]
 8005d16:	6a3b      	ldr	r3, [r7, #32]
 8005d18:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d1a:	4935      	ldr	r1, [pc, #212]	; (8005df0 <xTaskRemoveFromEventList+0x19c>)
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	009b      	lsls	r3, r3, #2
 8005d24:	440b      	add	r3, r1
 8005d26:	3304      	adds	r3, #4
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	613b      	str	r3, [r7, #16]
 8005d2c:	6a3b      	ldr	r3, [r7, #32]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	609a      	str	r2, [r3, #8]
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	6a3b      	ldr	r3, [r7, #32]
 8005d38:	60da      	str	r2, [r3, #12]
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	6a3a      	ldr	r2, [r7, #32]
 8005d40:	3204      	adds	r2, #4
 8005d42:	605a      	str	r2, [r3, #4]
 8005d44:	6a3b      	ldr	r3, [r7, #32]
 8005d46:	1d1a      	adds	r2, r3, #4
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	609a      	str	r2, [r3, #8]
 8005d4c:	6a3b      	ldr	r3, [r7, #32]
 8005d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d50:	4613      	mov	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	4a25      	ldr	r2, [pc, #148]	; (8005df0 <xTaskRemoveFromEventList+0x19c>)
 8005d5a:	441a      	add	r2, r3
 8005d5c:	6a3b      	ldr	r3, [r7, #32]
 8005d5e:	615a      	str	r2, [r3, #20]
 8005d60:	6a3b      	ldr	r3, [r7, #32]
 8005d62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d64:	4922      	ldr	r1, [pc, #136]	; (8005df0 <xTaskRemoveFromEventList+0x19c>)
 8005d66:	4613      	mov	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	440b      	add	r3, r1
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	1c59      	adds	r1, r3, #1
 8005d74:	481e      	ldr	r0, [pc, #120]	; (8005df0 <xTaskRemoveFromEventList+0x19c>)
 8005d76:	4613      	mov	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	4413      	add	r3, r2
 8005d7c:	009b      	lsls	r3, r3, #2
 8005d7e:	4403      	add	r3, r0
 8005d80:	6019      	str	r1, [r3, #0]
 8005d82:	e01b      	b.n	8005dbc <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d84:	4b1b      	ldr	r3, [pc, #108]	; (8005df4 <xTaskRemoveFromEventList+0x1a0>)
 8005d86:	685b      	ldr	r3, [r3, #4]
 8005d88:	61bb      	str	r3, [r7, #24]
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	69ba      	ldr	r2, [r7, #24]
 8005d8e:	61da      	str	r2, [r3, #28]
 8005d90:	69bb      	ldr	r3, [r7, #24]
 8005d92:	689a      	ldr	r2, [r3, #8]
 8005d94:	6a3b      	ldr	r3, [r7, #32]
 8005d96:	621a      	str	r2, [r3, #32]
 8005d98:	69bb      	ldr	r3, [r7, #24]
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	6a3a      	ldr	r2, [r7, #32]
 8005d9e:	3218      	adds	r2, #24
 8005da0:	605a      	str	r2, [r3, #4]
 8005da2:	6a3b      	ldr	r3, [r7, #32]
 8005da4:	f103 0218 	add.w	r2, r3, #24
 8005da8:	69bb      	ldr	r3, [r7, #24]
 8005daa:	609a      	str	r2, [r3, #8]
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	4a11      	ldr	r2, [pc, #68]	; (8005df4 <xTaskRemoveFromEventList+0x1a0>)
 8005db0:	629a      	str	r2, [r3, #40]	; 0x28
 8005db2:	4b10      	ldr	r3, [pc, #64]	; (8005df4 <xTaskRemoveFromEventList+0x1a0>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	3301      	adds	r3, #1
 8005db8:	4a0e      	ldr	r2, [pc, #56]	; (8005df4 <xTaskRemoveFromEventList+0x1a0>)
 8005dba:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dc0:	4b0d      	ldr	r3, [pc, #52]	; (8005df8 <xTaskRemoveFromEventList+0x1a4>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dc6:	429a      	cmp	r2, r3
 8005dc8:	d905      	bls.n	8005dd6 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8005dce:	4b0b      	ldr	r3, [pc, #44]	; (8005dfc <xTaskRemoveFromEventList+0x1a8>)
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	e001      	b.n	8005dda <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8005dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	372c      	adds	r7, #44	; 0x2c
 8005de0:	46bd      	mov	sp, r7
 8005de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de6:	4770      	bx	lr
 8005de8:	20000264 	.word	0x20000264
 8005dec:	20000244 	.word	0x20000244
 8005df0:	20000168 	.word	0x20000168
 8005df4:	200001fc 	.word	0x200001fc
 8005df8:	20000164 	.word	0x20000164
 8005dfc:	20000250 	.word	0x20000250

08005e00 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005e00:	b480      	push	{r7}
 8005e02:	b083      	sub	sp, #12
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005e08:	4b06      	ldr	r3, [pc, #24]	; (8005e24 <vTaskInternalSetTimeOutState+0x24>)
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005e10:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <vTaskInternalSetTimeOutState+0x28>)
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	605a      	str	r2, [r3, #4]
}
 8005e18:	bf00      	nop
 8005e1a:	370c      	adds	r7, #12
 8005e1c:	46bd      	mov	sp, r7
 8005e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e22:	4770      	bx	lr
 8005e24:	20000254 	.word	0x20000254
 8005e28:	20000240 	.word	0x20000240

08005e2c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b088      	sub	sp, #32
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
 8005e34:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d10a      	bne.n	8005e52 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8005e3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e40:	f383 8811 	msr	BASEPRI, r3
 8005e44:	f3bf 8f6f 	isb	sy
 8005e48:	f3bf 8f4f 	dsb	sy
 8005e4c:	613b      	str	r3, [r7, #16]
    }
 8005e4e:	bf00      	nop
 8005e50:	e7fe      	b.n	8005e50 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d10a      	bne.n	8005e6e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8005e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e5c:	f383 8811 	msr	BASEPRI, r3
 8005e60:	f3bf 8f6f 	isb	sy
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	60fb      	str	r3, [r7, #12]
    }
 8005e6a:	bf00      	nop
 8005e6c:	e7fe      	b.n	8005e6c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 8005e6e:	f001 f993 	bl	8007198 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8005e72:	4b1f      	ldr	r3, [pc, #124]	; (8005ef0 <xTaskCheckForTimeOut+0xc4>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	69ba      	ldr	r2, [r7, #24]
 8005e7e:	1ad3      	subs	r3, r2, r3
 8005e80:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e8a:	d102      	bne.n	8005e92 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8005e8c:	2300      	movs	r3, #0
 8005e8e:	61fb      	str	r3, [r7, #28]
 8005e90:	e026      	b.n	8005ee0 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	4b17      	ldr	r3, [pc, #92]	; (8005ef4 <xTaskCheckForTimeOut+0xc8>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d00a      	beq.n	8005eb4 <xTaskCheckForTimeOut+0x88>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	69ba      	ldr	r2, [r7, #24]
 8005ea4:	429a      	cmp	r2, r3
 8005ea6:	d305      	bcc.n	8005eb4 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	601a      	str	r2, [r3, #0]
 8005eb2:	e015      	b.n	8005ee0 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	697a      	ldr	r2, [r7, #20]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d20b      	bcs.n	8005ed6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	1ad2      	subs	r2, r2, r3
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f7ff ff98 	bl	8005e00 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	61fb      	str	r3, [r7, #28]
 8005ed4:	e004      	b.n	8005ee0 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005edc:	2301      	movs	r3, #1
 8005ede:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005ee0:	f001 f98a 	bl	80071f8 <vPortExitCritical>

    return xReturn;
 8005ee4:	69fb      	ldr	r3, [r7, #28]
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3720      	adds	r7, #32
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}
 8005eee:	bf00      	nop
 8005ef0:	20000240 	.word	0x20000240
 8005ef4:	20000254 	.word	0x20000254

08005ef8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ef8:	b480      	push	{r7}
 8005efa:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8005efc:	4b03      	ldr	r3, [pc, #12]	; (8005f0c <vTaskMissedYield+0x14>)
 8005efe:	2201      	movs	r2, #1
 8005f00:	601a      	str	r2, [r3, #0]
}
 8005f02:	bf00      	nop
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr
 8005f0c:	20000250 	.word	0x20000250

08005f10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005f10:	b580      	push	{r7, lr}
 8005f12:	b082      	sub	sp, #8
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005f18:	f000 f852 	bl	8005fc0 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005f1c:	4b06      	ldr	r3, [pc, #24]	; (8005f38 <prvIdleTask+0x28>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d9f9      	bls.n	8005f18 <prvIdleTask+0x8>
            {
                taskYIELD();
 8005f24:	4b05      	ldr	r3, [pc, #20]	; (8005f3c <prvIdleTask+0x2c>)
 8005f26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005f2a:	601a      	str	r2, [r3, #0]
 8005f2c:	f3bf 8f4f 	dsb	sy
 8005f30:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8005f34:	e7f0      	b.n	8005f18 <prvIdleTask+0x8>
 8005f36:	bf00      	nop
 8005f38:	20000168 	.word	0x20000168
 8005f3c:	e000ed04 	.word	0xe000ed04

08005f40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b082      	sub	sp, #8
 8005f44:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f46:	2300      	movs	r3, #0
 8005f48:	607b      	str	r3, [r7, #4]
 8005f4a:	e00c      	b.n	8005f66 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	009b      	lsls	r3, r3, #2
 8005f52:	4413      	add	r3, r2
 8005f54:	009b      	lsls	r3, r3, #2
 8005f56:	4a12      	ldr	r2, [pc, #72]	; (8005fa0 <prvInitialiseTaskLists+0x60>)
 8005f58:	4413      	add	r3, r2
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	f7fe fb08 	bl	8004570 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	3301      	adds	r3, #1
 8005f64:	607b      	str	r3, [r7, #4]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2b04      	cmp	r3, #4
 8005f6a:	d9ef      	bls.n	8005f4c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005f6c:	480d      	ldr	r0, [pc, #52]	; (8005fa4 <prvInitialiseTaskLists+0x64>)
 8005f6e:	f7fe faff 	bl	8004570 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8005f72:	480d      	ldr	r0, [pc, #52]	; (8005fa8 <prvInitialiseTaskLists+0x68>)
 8005f74:	f7fe fafc 	bl	8004570 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8005f78:	480c      	ldr	r0, [pc, #48]	; (8005fac <prvInitialiseTaskLists+0x6c>)
 8005f7a:	f7fe faf9 	bl	8004570 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8005f7e:	480c      	ldr	r0, [pc, #48]	; (8005fb0 <prvInitialiseTaskLists+0x70>)
 8005f80:	f7fe faf6 	bl	8004570 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8005f84:	480b      	ldr	r0, [pc, #44]	; (8005fb4 <prvInitialiseTaskLists+0x74>)
 8005f86:	f7fe faf3 	bl	8004570 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8005f8a:	4b0b      	ldr	r3, [pc, #44]	; (8005fb8 <prvInitialiseTaskLists+0x78>)
 8005f8c:	4a05      	ldr	r2, [pc, #20]	; (8005fa4 <prvInitialiseTaskLists+0x64>)
 8005f8e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f90:	4b0a      	ldr	r3, [pc, #40]	; (8005fbc <prvInitialiseTaskLists+0x7c>)
 8005f92:	4a05      	ldr	r2, [pc, #20]	; (8005fa8 <prvInitialiseTaskLists+0x68>)
 8005f94:	601a      	str	r2, [r3, #0]
}
 8005f96:	bf00      	nop
 8005f98:	3708      	adds	r7, #8
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
 8005f9e:	bf00      	nop
 8005fa0:	20000168 	.word	0x20000168
 8005fa4:	200001cc 	.word	0x200001cc
 8005fa8:	200001e0 	.word	0x200001e0
 8005fac:	200001fc 	.word	0x200001fc
 8005fb0:	20000210 	.word	0x20000210
 8005fb4:	20000228 	.word	0x20000228
 8005fb8:	200001f4 	.word	0x200001f4
 8005fbc:	200001f8 	.word	0x200001f8

08005fc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fc6:	e019      	b.n	8005ffc <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8005fc8:	f001 f8e6 	bl	8007198 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005fcc:	4b10      	ldr	r3, [pc, #64]	; (8006010 <prvCheckTasksWaitingTermination+0x50>)
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	68db      	ldr	r3, [r3, #12]
 8005fd2:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	3304      	adds	r3, #4
 8005fd8:	4618      	mov	r0, r3
 8005fda:	f7fe fb53 	bl	8004684 <uxListRemove>
                --uxCurrentNumberOfTasks;
 8005fde:	4b0d      	ldr	r3, [pc, #52]	; (8006014 <prvCheckTasksWaitingTermination+0x54>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	3b01      	subs	r3, #1
 8005fe4:	4a0b      	ldr	r2, [pc, #44]	; (8006014 <prvCheckTasksWaitingTermination+0x54>)
 8005fe6:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8005fe8:	4b0b      	ldr	r3, [pc, #44]	; (8006018 <prvCheckTasksWaitingTermination+0x58>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	3b01      	subs	r3, #1
 8005fee:	4a0a      	ldr	r2, [pc, #40]	; (8006018 <prvCheckTasksWaitingTermination+0x58>)
 8005ff0:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8005ff2:	f001 f901 	bl	80071f8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8005ff6:	6878      	ldr	r0, [r7, #4]
 8005ff8:	f000 f810 	bl	800601c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ffc:	4b06      	ldr	r3, [pc, #24]	; (8006018 <prvCheckTasksWaitingTermination+0x58>)
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d1e1      	bne.n	8005fc8 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8006004:	bf00      	nop
 8006006:	bf00      	nop
 8006008:	3708      	adds	r7, #8
 800600a:	46bd      	mov	sp, r7
 800600c:	bd80      	pop	{r7, pc}
 800600e:	bf00      	nop
 8006010:	20000210 	.word	0x20000210
 8006014:	2000023c 	.word	0x2000023c
 8006018:	20000224 	.word	0x20000224

0800601c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800601c:	b580      	push	{r7, lr}
 800601e:	b082      	sub	sp, #8
 8006020:	af00      	add	r7, sp, #0
 8006022:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006028:	4618      	mov	r0, r3
 800602a:	f001 fa91 	bl	8007550 <vPortFree>
            vPortFree( pxTCB );
 800602e:	6878      	ldr	r0, [r7, #4]
 8006030:	f001 fa8e 	bl	8007550 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}

0800603c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800603c:	b480      	push	{r7}
 800603e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006040:	4b0a      	ldr	r3, [pc, #40]	; (800606c <prvResetNextTaskUnblockTime+0x30>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d104      	bne.n	8006054 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800604a:	4b09      	ldr	r3, [pc, #36]	; (8006070 <prvResetNextTaskUnblockTime+0x34>)
 800604c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006050:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8006052:	e005      	b.n	8006060 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006054:	4b05      	ldr	r3, [pc, #20]	; (800606c <prvResetNextTaskUnblockTime+0x30>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a04      	ldr	r2, [pc, #16]	; (8006070 <prvResetNextTaskUnblockTime+0x34>)
 800605e:	6013      	str	r3, [r2, #0]
}
 8006060:	bf00      	nop
 8006062:	46bd      	mov	sp, r7
 8006064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006068:	4770      	bx	lr
 800606a:	bf00      	nop
 800606c:	200001f4 	.word	0x200001f4
 8006070:	2000025c 	.word	0x2000025c

08006074 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8006074:	b480      	push	{r7}
 8006076:	b083      	sub	sp, #12
 8006078:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800607a:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <xTaskGetSchedulerState+0x34>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	2b00      	cmp	r3, #0
 8006080:	d102      	bne.n	8006088 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8006082:	2301      	movs	r3, #1
 8006084:	607b      	str	r3, [r7, #4]
 8006086:	e008      	b.n	800609a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006088:	4b08      	ldr	r3, [pc, #32]	; (80060ac <xTaskGetSchedulerState+0x38>)
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	2b00      	cmp	r3, #0
 800608e:	d102      	bne.n	8006096 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8006090:	2302      	movs	r3, #2
 8006092:	607b      	str	r3, [r7, #4]
 8006094:	e001      	b.n	800609a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8006096:	2300      	movs	r3, #0
 8006098:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800609a:	687b      	ldr	r3, [r7, #4]
    }
 800609c:	4618      	mov	r0, r3
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr
 80060a8:	20000248 	.word	0x20000248
 80060ac:	20000264 	.word	0x20000264

080060b0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b086      	sub	sp, #24
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d063      	beq.n	800618e <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80060c6:	4b34      	ldr	r3, [pc, #208]	; (8006198 <xTaskPriorityDisinherit+0xe8>)
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d00a      	beq.n	80060e6 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80060d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060d4:	f383 8811 	msr	BASEPRI, r3
 80060d8:	f3bf 8f6f 	isb	sy
 80060dc:	f3bf 8f4f 	dsb	sy
 80060e0:	60fb      	str	r3, [r7, #12]
    }
 80060e2:	bf00      	nop
 80060e4:	e7fe      	b.n	80060e4 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d10a      	bne.n	8006104 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80060ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f2:	f383 8811 	msr	BASEPRI, r3
 80060f6:	f3bf 8f6f 	isb	sy
 80060fa:	f3bf 8f4f 	dsb	sy
 80060fe:	60bb      	str	r3, [r7, #8]
    }
 8006100:	bf00      	nop
 8006102:	e7fe      	b.n	8006102 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 8006104:	693b      	ldr	r3, [r7, #16]
 8006106:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006108:	1e5a      	subs	r2, r3, #1
 800610a:	693b      	ldr	r3, [r7, #16]
 800610c:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006112:	693b      	ldr	r3, [r7, #16]
 8006114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006116:	429a      	cmp	r2, r3
 8006118:	d039      	beq.n	800618e <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800611a:	693b      	ldr	r3, [r7, #16]
 800611c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800611e:	2b00      	cmp	r3, #0
 8006120:	d135      	bne.n	800618e <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	3304      	adds	r3, #4
 8006126:	4618      	mov	r0, r3
 8006128:	f7fe faac 	bl	8004684 <uxListRemove>
 800612c:	4603      	mov	r3, r0
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006136:	2201      	movs	r2, #1
 8006138:	fa02 f303 	lsl.w	r3, r2, r3
 800613c:	43da      	mvns	r2, r3
 800613e:	4b17      	ldr	r3, [pc, #92]	; (800619c <xTaskPriorityDisinherit+0xec>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4013      	ands	r3, r2
 8006144:	4a15      	ldr	r2, [pc, #84]	; (800619c <xTaskPriorityDisinherit+0xec>)
 8006146:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800614c:	693b      	ldr	r3, [r7, #16]
 800614e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006154:	f1c3 0205 	rsb	r2, r3, #5
 8006158:	693b      	ldr	r3, [r7, #16]
 800615a:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006160:	2201      	movs	r2, #1
 8006162:	409a      	lsls	r2, r3
 8006164:	4b0d      	ldr	r3, [pc, #52]	; (800619c <xTaskPriorityDisinherit+0xec>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	4313      	orrs	r3, r2
 800616a:	4a0c      	ldr	r2, [pc, #48]	; (800619c <xTaskPriorityDisinherit+0xec>)
 800616c:	6013      	str	r3, [r2, #0]
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006172:	4613      	mov	r3, r2
 8006174:	009b      	lsls	r3, r3, #2
 8006176:	4413      	add	r3, r2
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	4a09      	ldr	r2, [pc, #36]	; (80061a0 <xTaskPriorityDisinherit+0xf0>)
 800617c:	441a      	add	r2, r3
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	3304      	adds	r3, #4
 8006182:	4619      	mov	r1, r3
 8006184:	4610      	mov	r0, r2
 8006186:	f7fe fa20 	bl	80045ca <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800618a:	2301      	movs	r3, #1
 800618c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800618e:	697b      	ldr	r3, [r7, #20]
    }
 8006190:	4618      	mov	r0, r3
 8006192:	3718      	adds	r7, #24
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	20000164 	.word	0x20000164
 800619c:	20000244 	.word	0x20000244
 80061a0:	20000168 	.word	0x20000168

080061a4 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWait,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b086      	sub	sp, #24
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	60f8      	str	r0, [r7, #12]
 80061ac:	60b9      	str	r1, [r7, #8]
 80061ae:	607a      	str	r2, [r7, #4]
 80061b0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn;

        configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00a      	beq.n	80061ce <xTaskGenericNotifyWait+0x2a>
        __asm volatile
 80061b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061bc:	f383 8811 	msr	BASEPRI, r3
 80061c0:	f3bf 8f6f 	isb	sy
 80061c4:	f3bf 8f4f 	dsb	sy
 80061c8:	613b      	str	r3, [r7, #16]
    }
 80061ca:	bf00      	nop
 80061cc:	e7fe      	b.n	80061cc <xTaskGenericNotifyWait+0x28>

        taskENTER_CRITICAL();
 80061ce:	f000 ffe3 	bl	8007198 <vPortEnterCritical>
        {
            /* Only block if a notification is not already pending. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 80061d2:	4b32      	ldr	r3, [pc, #200]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 80061d4:	681a      	ldr	r2, [r3, #0]
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	4413      	add	r3, r2
 80061da:	3354      	adds	r3, #84	; 0x54
 80061dc:	781b      	ldrb	r3, [r3, #0]
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d022      	beq.n	800622a <xTaskGenericNotifyWait+0x86>
            {
                /* Clear bits in the task's notification value as bits may get
                 * set  by the notifying task or interrupt.  This can be used to
                 * clear the value to zero. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnEntry;
 80061e4:	4b2d      	ldr	r3, [pc, #180]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	68fa      	ldr	r2, [r7, #12]
 80061ea:	3214      	adds	r2, #20
 80061ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061f0:	68ba      	ldr	r2, [r7, #8]
 80061f2:	43d2      	mvns	r2, r2
 80061f4:	4011      	ands	r1, r2
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	3214      	adds	r2, #20
 80061fa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

                /* Mark this task as waiting for a notification. */
                pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskWAITING_NOTIFICATION;
 80061fe:	4b27      	ldr	r3, [pc, #156]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	4413      	add	r3, r2
 8006206:	3354      	adds	r3, #84	; 0x54
 8006208:	2201      	movs	r2, #1
 800620a:	701a      	strb	r2, [r3, #0]

                if( xTicksToWait > ( TickType_t ) 0 )
 800620c:	6a3b      	ldr	r3, [r7, #32]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00b      	beq.n	800622a <xTaskGenericNotifyWait+0x86>
                {
                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006212:	2101      	movs	r1, #1
 8006214:	6a38      	ldr	r0, [r7, #32]
 8006216:	f000 fac3 	bl	80067a0 <prvAddCurrentTaskToDelayedList>

                    /* All ports are written to allow a yield in a critical
                     * section (some will yield immediately, others wait until the
                     * critical section exits) - but it is not something that
                     * application code should ever do. */
                    portYIELD_WITHIN_API();
 800621a:	4b21      	ldr	r3, [pc, #132]	; (80062a0 <xTaskGenericNotifyWait+0xfc>)
 800621c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	f3bf 8f4f 	dsb	sy
 8006226:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800622a:	f000 ffe5 	bl	80071f8 <vPortExitCritical>

        taskENTER_CRITICAL();
 800622e:	f000 ffb3 	bl	8007198 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT(  );

            if( pulNotificationValue != NULL )
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	2b00      	cmp	r3, #0
 8006236:	d007      	beq.n	8006248 <xTaskGenericNotifyWait+0xa4>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ];
 8006238:	4b18      	ldr	r3, [pc, #96]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	68fa      	ldr	r2, [r7, #12]
 800623e:	3214      	adds	r2, #20
 8006240:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
 8006248:	4b14      	ldr	r3, [pc, #80]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 800624a:	681a      	ldr	r2, [r3, #0]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	4413      	add	r3, r2
 8006250:	3354      	adds	r3, #84	; 0x54
 8006252:	781b      	ldrb	r3, [r3, #0]
 8006254:	b2db      	uxtb	r3, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d002      	beq.n	8006260 <xTaskGenericNotifyWait+0xbc>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800625a:	2300      	movs	r3, #0
 800625c:	617b      	str	r3, [r7, #20]
 800625e:	e00e      	b.n	800627e <xTaskGenericNotifyWait+0xda>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWait ] &= ~ulBitsToClearOnExit;
 8006260:	4b0e      	ldr	r3, [pc, #56]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	3214      	adds	r2, #20
 8006268:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	43d2      	mvns	r2, r2
 8006270:	4011      	ands	r1, r2
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	3214      	adds	r2, #20
 8006276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                xReturn = pdTRUE;
 800627a:	2301      	movs	r3, #1
 800627c:	617b      	str	r3, [r7, #20]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
 800627e:	4b07      	ldr	r3, [pc, #28]	; (800629c <xTaskGenericNotifyWait+0xf8>)
 8006280:	681a      	ldr	r2, [r3, #0]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	4413      	add	r3, r2
 8006286:	3354      	adds	r3, #84	; 0x54
 8006288:	2200      	movs	r2, #0
 800628a:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800628c:	f000 ffb4 	bl	80071f8 <vPortExitCritical>

        return xReturn;
 8006290:	697b      	ldr	r3, [r7, #20]
    }
 8006292:	4618      	mov	r0, r3
 8006294:	3718      	adds	r7, #24
 8006296:	46bd      	mov	sp, r7
 8006298:	bd80      	pop	{r7, pc}
 800629a:	bf00      	nop
 800629c:	20000164 	.word	0x20000164
 80062a0:	e000ed04 	.word	0xe000ed04

080062a4 <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08e      	sub	sp, #56	; 0x38
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	607a      	str	r2, [r7, #4]
 80062b0:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 80062b2:	2301      	movs	r3, #1
 80062b4:	637b      	str	r3, [r7, #52]	; 0x34
        uint8_t ucOriginalNotifyState;

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00a      	beq.n	80062d2 <xTaskGenericNotify+0x2e>
        __asm volatile
 80062bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062c0:	f383 8811 	msr	BASEPRI, r3
 80062c4:	f3bf 8f6f 	isb	sy
 80062c8:	f3bf 8f4f 	dsb	sy
 80062cc:	623b      	str	r3, [r7, #32]
    }
 80062ce:	bf00      	nop
 80062d0:	e7fe      	b.n	80062d0 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d10a      	bne.n	80062ee <xTaskGenericNotify+0x4a>
        __asm volatile
 80062d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062dc:	f383 8811 	msr	BASEPRI, r3
 80062e0:	f3bf 8f6f 	isb	sy
 80062e4:	f3bf 8f4f 	dsb	sy
 80062e8:	61fb      	str	r3, [r7, #28]
    }
 80062ea:	bf00      	nop
 80062ec:	e7fe      	b.n	80062ec <xTaskGenericNotify+0x48>
        pxTCB = xTaskToNotify;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	633b      	str	r3, [r7, #48]	; 0x30

        taskENTER_CRITICAL();
 80062f2:	f000 ff51 	bl	8007198 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 80062f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d006      	beq.n	800630a <xTaskGenericNotify+0x66>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 80062fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062fe:	68ba      	ldr	r2, [r7, #8]
 8006300:	3214      	adds	r2, #20
 8006302:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006306:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006308:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800630a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4413      	add	r3, r2
 8006310:	3354      	adds	r3, #84	; 0x54
 8006312:	781b      	ldrb	r3, [r3, #0]
 8006314:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006318:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	4413      	add	r3, r2
 800631e:	3354      	adds	r3, #84	; 0x54
 8006320:	2202      	movs	r2, #2
 8006322:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	2b04      	cmp	r3, #4
 8006328:	d83b      	bhi.n	80063a2 <xTaskGenericNotify+0xfe>
 800632a:	a201      	add	r2, pc, #4	; (adr r2, 8006330 <xTaskGenericNotify+0x8c>)
 800632c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006330:	080063c1 	.word	0x080063c1
 8006334:	08006345 	.word	0x08006345
 8006338:	08006361 	.word	0x08006361
 800633c:	08006379 	.word	0x08006379
 8006340:	08006387 	.word	0x08006387
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 8006344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006346:	68ba      	ldr	r2, [r7, #8]
 8006348:	3214      	adds	r2, #20
 800634a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	ea42 0103 	orr.w	r1, r2, r3
 8006354:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006356:	68ba      	ldr	r2, [r7, #8]
 8006358:	3214      	adds	r2, #20
 800635a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 800635e:	e032      	b.n	80063c6 <xTaskGenericNotify+0x122>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 8006360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	3214      	adds	r2, #20
 8006366:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800636a:	1c59      	adds	r1, r3, #1
 800636c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800636e:	68ba      	ldr	r2, [r7, #8]
 8006370:	3214      	adds	r2, #20
 8006372:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006376:	e026      	b.n	80063c6 <xTaskGenericNotify+0x122>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 8006378:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800637a:	68ba      	ldr	r2, [r7, #8]
 800637c:	3214      	adds	r2, #20
 800637e:	6879      	ldr	r1, [r7, #4]
 8006380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 8006384:	e01f      	b.n	80063c6 <xTaskGenericNotify+0x122>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8006386:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800638a:	2b02      	cmp	r3, #2
 800638c:	d006      	beq.n	800639c <xTaskGenericNotify+0xf8>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800638e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006390:	68ba      	ldr	r2, [r7, #8]
 8006392:	3214      	adds	r2, #20
 8006394:	6879      	ldr	r1, [r7, #4]
 8006396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800639a:	e014      	b.n	80063c6 <xTaskGenericNotify+0x122>
                        xReturn = pdFAIL;
 800639c:	2300      	movs	r3, #0
 800639e:	637b      	str	r3, [r7, #52]	; 0x34
                    break;
 80063a0:	e011      	b.n	80063c6 <xTaskGenericNotify+0x122>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 80063a2:	4b4c      	ldr	r3, [pc, #304]	; (80064d4 <xTaskGenericNotify+0x230>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00c      	beq.n	80063c4 <xTaskGenericNotify+0x120>
        __asm volatile
 80063aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80063ae:	f383 8811 	msr	BASEPRI, r3
 80063b2:	f3bf 8f6f 	isb	sy
 80063b6:	f3bf 8f4f 	dsb	sy
 80063ba:	61bb      	str	r3, [r7, #24]
    }
 80063bc:	bf00      	nop
 80063be:	e7fe      	b.n	80063be <xTaskGenericNotify+0x11a>
                    break;
 80063c0:	bf00      	nop
 80063c2:	e000      	b.n	80063c6 <xTaskGenericNotify+0x122>

                    break;
 80063c4:	bf00      	nop

            traceTASK_NOTIFY(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80063c6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d17b      	bne.n	80064c6 <xTaskGenericNotify+0x222>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80063ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d0:	695b      	ldr	r3, [r3, #20]
 80063d2:	62bb      	str	r3, [r7, #40]	; 0x28
 80063d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d6:	689b      	ldr	r3, [r3, #8]
 80063d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063da:	68d2      	ldr	r2, [r2, #12]
 80063dc:	609a      	str	r2, [r3, #8]
 80063de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063e0:	68db      	ldr	r3, [r3, #12]
 80063e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063e4:	6892      	ldr	r2, [r2, #8]
 80063e6:	605a      	str	r2, [r3, #4]
 80063e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ee:	3304      	adds	r3, #4
 80063f0:	429a      	cmp	r2, r3
 80063f2:	d103      	bne.n	80063fc <xTaskGenericNotify+0x158>
 80063f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f6:	68da      	ldr	r2, [r3, #12]
 80063f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063fa:	605a      	str	r2, [r3, #4]
 80063fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063fe:	2200      	movs	r2, #0
 8006400:	615a      	str	r2, [r3, #20]
 8006402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	1e5a      	subs	r2, r3, #1
 8006408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800640a:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800640c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800640e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006410:	2201      	movs	r2, #1
 8006412:	409a      	lsls	r2, r3
 8006414:	4b30      	ldr	r3, [pc, #192]	; (80064d8 <xTaskGenericNotify+0x234>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4313      	orrs	r3, r2
 800641a:	4a2f      	ldr	r2, [pc, #188]	; (80064d8 <xTaskGenericNotify+0x234>)
 800641c:	6013      	str	r3, [r2, #0]
 800641e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006420:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006422:	492e      	ldr	r1, [pc, #184]	; (80064dc <xTaskGenericNotify+0x238>)
 8006424:	4613      	mov	r3, r2
 8006426:	009b      	lsls	r3, r3, #2
 8006428:	4413      	add	r3, r2
 800642a:	009b      	lsls	r3, r3, #2
 800642c:	440b      	add	r3, r1
 800642e:	3304      	adds	r3, #4
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	627b      	str	r3, [r7, #36]	; 0x24
 8006434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006436:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006438:	609a      	str	r2, [r3, #8]
 800643a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800643c:	689a      	ldr	r2, [r3, #8]
 800643e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006440:	60da      	str	r2, [r3, #12]
 8006442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006448:	3204      	adds	r2, #4
 800644a:	605a      	str	r2, [r3, #4]
 800644c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800644e:	1d1a      	adds	r2, r3, #4
 8006450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006452:	609a      	str	r2, [r3, #8]
 8006454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006456:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006458:	4613      	mov	r3, r2
 800645a:	009b      	lsls	r3, r3, #2
 800645c:	4413      	add	r3, r2
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	4a1e      	ldr	r2, [pc, #120]	; (80064dc <xTaskGenericNotify+0x238>)
 8006462:	441a      	add	r2, r3
 8006464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006466:	615a      	str	r2, [r3, #20]
 8006468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800646a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800646c:	491b      	ldr	r1, [pc, #108]	; (80064dc <xTaskGenericNotify+0x238>)
 800646e:	4613      	mov	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	4413      	add	r3, r2
 8006474:	009b      	lsls	r3, r3, #2
 8006476:	440b      	add	r3, r1
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	1c59      	adds	r1, r3, #1
 800647c:	4817      	ldr	r0, [pc, #92]	; (80064dc <xTaskGenericNotify+0x238>)
 800647e:	4613      	mov	r3, r2
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	4413      	add	r3, r2
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	4403      	add	r3, r0
 8006488:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800648a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800648c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00a      	beq.n	80064a8 <xTaskGenericNotify+0x204>
        __asm volatile
 8006492:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006496:	f383 8811 	msr	BASEPRI, r3
 800649a:	f3bf 8f6f 	isb	sy
 800649e:	f3bf 8f4f 	dsb	sy
 80064a2:	617b      	str	r3, [r7, #20]
    }
 80064a4:	bf00      	nop
 80064a6:	e7fe      	b.n	80064a6 <xTaskGenericNotify+0x202>
                     * earliest possible time. */
                    prvResetNextTaskUnblockTime();
                }
                #endif

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80064a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80064ac:	4b0c      	ldr	r3, [pc, #48]	; (80064e0 <xTaskGenericNotify+0x23c>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064b2:	429a      	cmp	r2, r3
 80064b4:	d907      	bls.n	80064c6 <xTaskGenericNotify+0x222>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    taskYIELD_IF_USING_PREEMPTION();
 80064b6:	4b0b      	ldr	r3, [pc, #44]	; (80064e4 <xTaskGenericNotify+0x240>)
 80064b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064bc:	601a      	str	r2, [r3, #0]
 80064be:	f3bf 8f4f 	dsb	sy
 80064c2:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80064c6:	f000 fe97 	bl	80071f8 <vPortExitCritical>

        return xReturn;
 80064ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 80064cc:	4618      	mov	r0, r3
 80064ce:	3738      	adds	r7, #56	; 0x38
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	20000240 	.word	0x20000240
 80064d8:	20000244 	.word	0x20000244
 80064dc:	20000168 	.word	0x20000168
 80064e0:	20000164 	.word	0x20000164
 80064e4:	e000ed04 	.word	0xe000ed04

080064e8 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b092      	sub	sp, #72	; 0x48
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	60b9      	str	r1, [r7, #8]
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 80064f6:	2301      	movs	r3, #1
 80064f8:	647b      	str	r3, [r7, #68]	; 0x44
        UBaseType_t uxSavedInterruptStatus;

        configASSERT( xTaskToNotify );
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d10a      	bne.n	8006516 <xTaskGenericNotifyFromISR+0x2e>
        __asm volatile
 8006500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006504:	f383 8811 	msr	BASEPRI, r3
 8006508:	f3bf 8f6f 	isb	sy
 800650c:	f3bf 8f4f 	dsb	sy
 8006510:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 8006512:	bf00      	nop
 8006514:	e7fe      	b.n	8006514 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 8006516:	68bb      	ldr	r3, [r7, #8]
 8006518:	2b00      	cmp	r3, #0
 800651a:	d00a      	beq.n	8006532 <xTaskGenericNotifyFromISR+0x4a>
        __asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	627b      	str	r3, [r7, #36]	; 0x24
    }
 800652e:	bf00      	nop
 8006530:	e7fe      	b.n	8006530 <xTaskGenericNotifyFromISR+0x48>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006532:	f000 ff13 	bl	800735c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	643b      	str	r3, [r7, #64]	; 0x40
        __asm volatile
 800653a:	f3ef 8211 	mrs	r2, BASEPRI
 800653e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006542:	f383 8811 	msr	BASEPRI, r3
 8006546:	f3bf 8f6f 	isb	sy
 800654a:	f3bf 8f4f 	dsb	sy
 800654e:	623a      	str	r2, [r7, #32]
 8006550:	61fb      	str	r3, [r7, #28]
        return ulOriginalBASEPRI;
 8006552:	6a3b      	ldr	r3, [r7, #32]

        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006554:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 8006556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006558:	2b00      	cmp	r3, #0
 800655a:	d006      	beq.n	800656a <xTaskGenericNotifyFromISR+0x82>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800655c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800655e:	68ba      	ldr	r2, [r7, #8]
 8006560:	3214      	adds	r2, #20
 8006562:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006566:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006568:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800656a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	4413      	add	r3, r2
 8006570:	3354      	adds	r3, #84	; 0x54
 8006572:	781b      	ldrb	r3, [r3, #0]
 8006574:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 8006578:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800657a:	68bb      	ldr	r3, [r7, #8]
 800657c:	4413      	add	r3, r2
 800657e:	3354      	adds	r3, #84	; 0x54
 8006580:	2202      	movs	r2, #2
 8006582:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	2b04      	cmp	r3, #4
 8006588:	d83b      	bhi.n	8006602 <xTaskGenericNotifyFromISR+0x11a>
 800658a:	a201      	add	r2, pc, #4	; (adr r2, 8006590 <xTaskGenericNotifyFromISR+0xa8>)
 800658c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006590:	08006621 	.word	0x08006621
 8006594:	080065a5 	.word	0x080065a5
 8006598:	080065c1 	.word	0x080065c1
 800659c:	080065d9 	.word	0x080065d9
 80065a0:	080065e7 	.word	0x080065e7
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 80065a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065a6:	68ba      	ldr	r2, [r7, #8]
 80065a8:	3214      	adds	r2, #20
 80065aa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	ea42 0103 	orr.w	r1, r2, r3
 80065b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065b6:	68ba      	ldr	r2, [r7, #8]
 80065b8:	3214      	adds	r2, #20
 80065ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80065be:	e032      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 80065c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065c2:	68ba      	ldr	r2, [r7, #8]
 80065c4:	3214      	adds	r2, #20
 80065c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065ca:	1c59      	adds	r1, r3, #1
 80065cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065ce:	68ba      	ldr	r2, [r7, #8]
 80065d0:	3214      	adds	r2, #20
 80065d2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80065d6:	e026      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80065d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065da:	68ba      	ldr	r2, [r7, #8]
 80065dc:	3214      	adds	r2, #20
 80065de:	6879      	ldr	r1, [r7, #4]
 80065e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    break;
 80065e4:	e01f      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80065e6:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d006      	beq.n	80065fc <xTaskGenericNotifyFromISR+0x114>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 80065ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065f0:	68ba      	ldr	r2, [r7, #8]
 80065f2:	3214      	adds	r2, #20
 80065f4:	6879      	ldr	r1, [r7, #4]
 80065f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 80065fa:	e014      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>
                        xReturn = pdFAIL;
 80065fc:	2300      	movs	r3, #0
 80065fe:	647b      	str	r3, [r7, #68]	; 0x44
                    break;
 8006600:	e011      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 8006602:	4b60      	ldr	r3, [pc, #384]	; (8006784 <xTaskGenericNotifyFromISR+0x29c>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00c      	beq.n	8006624 <xTaskGenericNotifyFromISR+0x13c>
        __asm volatile
 800660a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800660e:	f383 8811 	msr	BASEPRI, r3
 8006612:	f3bf 8f6f 	isb	sy
 8006616:	f3bf 8f4f 	dsb	sy
 800661a:	61bb      	str	r3, [r7, #24]
    }
 800661c:	bf00      	nop
 800661e:	e7fe      	b.n	800661e <xTaskGenericNotifyFromISR+0x136>
                    break;
 8006620:	bf00      	nop
 8006622:	e000      	b.n	8006626 <xTaskGenericNotifyFromISR+0x13e>
                    break;
 8006624:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR(  );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8006626:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800662a:	2b01      	cmp	r3, #1
 800662c:	f040 809e 	bne.w	800676c <xTaskGenericNotifyFromISR+0x284>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8006630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006632:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006634:	2b00      	cmp	r3, #0
 8006636:	d00a      	beq.n	800664e <xTaskGenericNotifyFromISR+0x166>
        __asm volatile
 8006638:	f04f 0350 	mov.w	r3, #80	; 0x50
 800663c:	f383 8811 	msr	BASEPRI, r3
 8006640:	f3bf 8f6f 	isb	sy
 8006644:	f3bf 8f4f 	dsb	sy
 8006648:	617b      	str	r3, [r7, #20]
    }
 800664a:	bf00      	nop
 800664c:	e7fe      	b.n	800664c <xTaskGenericNotifyFromISR+0x164>

                if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800664e:	4b4e      	ldr	r3, [pc, #312]	; (8006788 <xTaskGenericNotifyFromISR+0x2a0>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d15e      	bne.n	8006714 <xTaskGenericNotifyFromISR+0x22c>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006656:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006658:	695b      	ldr	r3, [r3, #20]
 800665a:	633b      	str	r3, [r7, #48]	; 0x30
 800665c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006662:	68d2      	ldr	r2, [r2, #12]
 8006664:	609a      	str	r2, [r3, #8]
 8006666:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800666c:	6892      	ldr	r2, [r2, #8]
 800666e:	605a      	str	r2, [r3, #4]
 8006670:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006672:	685a      	ldr	r2, [r3, #4]
 8006674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006676:	3304      	adds	r3, #4
 8006678:	429a      	cmp	r2, r3
 800667a:	d103      	bne.n	8006684 <xTaskGenericNotifyFromISR+0x19c>
 800667c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800667e:	68da      	ldr	r2, [r3, #12]
 8006680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006682:	605a      	str	r2, [r3, #4]
 8006684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006686:	2200      	movs	r2, #0
 8006688:	615a      	str	r2, [r3, #20]
 800668a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	1e5a      	subs	r2, r3, #1
 8006690:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006692:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8006694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006696:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006698:	2201      	movs	r2, #1
 800669a:	409a      	lsls	r2, r3
 800669c:	4b3b      	ldr	r3, [pc, #236]	; (800678c <xTaskGenericNotifyFromISR+0x2a4>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	4a3a      	ldr	r2, [pc, #232]	; (800678c <xTaskGenericNotifyFromISR+0x2a4>)
 80066a4:	6013      	str	r3, [r2, #0]
 80066a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066aa:	4939      	ldr	r1, [pc, #228]	; (8006790 <xTaskGenericNotifyFromISR+0x2a8>)
 80066ac:	4613      	mov	r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4413      	add	r3, r2
 80066b2:	009b      	lsls	r3, r3, #2
 80066b4:	440b      	add	r3, r1
 80066b6:	3304      	adds	r3, #4
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80066bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c0:	609a      	str	r2, [r3, #8]
 80066c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066c4:	689a      	ldr	r2, [r3, #8]
 80066c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066c8:	60da      	str	r2, [r3, #12]
 80066ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066cc:	689b      	ldr	r3, [r3, #8]
 80066ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80066d0:	3204      	adds	r2, #4
 80066d2:	605a      	str	r2, [r3, #4]
 80066d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066d6:	1d1a      	adds	r2, r3, #4
 80066d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80066da:	609a      	str	r2, [r3, #8]
 80066dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066e0:	4613      	mov	r3, r2
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	4413      	add	r3, r2
 80066e6:	009b      	lsls	r3, r3, #2
 80066e8:	4a29      	ldr	r2, [pc, #164]	; (8006790 <xTaskGenericNotifyFromISR+0x2a8>)
 80066ea:	441a      	add	r2, r3
 80066ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066ee:	615a      	str	r2, [r3, #20]
 80066f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80066f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f4:	4926      	ldr	r1, [pc, #152]	; (8006790 <xTaskGenericNotifyFromISR+0x2a8>)
 80066f6:	4613      	mov	r3, r2
 80066f8:	009b      	lsls	r3, r3, #2
 80066fa:	4413      	add	r3, r2
 80066fc:	009b      	lsls	r3, r3, #2
 80066fe:	440b      	add	r3, r1
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	1c59      	adds	r1, r3, #1
 8006704:	4822      	ldr	r0, [pc, #136]	; (8006790 <xTaskGenericNotifyFromISR+0x2a8>)
 8006706:	4613      	mov	r3, r2
 8006708:	009b      	lsls	r3, r3, #2
 800670a:	4413      	add	r3, r2
 800670c:	009b      	lsls	r3, r3, #2
 800670e:	4403      	add	r3, r0
 8006710:	6019      	str	r1, [r3, #0]
 8006712:	e01b      	b.n	800674c <xTaskGenericNotifyFromISR+0x264>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8006714:	4b1f      	ldr	r3, [pc, #124]	; (8006794 <xTaskGenericNotifyFromISR+0x2ac>)
 8006716:	685b      	ldr	r3, [r3, #4]
 8006718:	637b      	str	r3, [r7, #52]	; 0x34
 800671a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800671c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800671e:	61da      	str	r2, [r3, #28]
 8006720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006722:	689a      	ldr	r2, [r3, #8]
 8006724:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006726:	621a      	str	r2, [r3, #32]
 8006728:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800672e:	3218      	adds	r2, #24
 8006730:	605a      	str	r2, [r3, #4]
 8006732:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006734:	f103 0218 	add.w	r2, r3, #24
 8006738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800673a:	609a      	str	r2, [r3, #8]
 800673c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800673e:	4a15      	ldr	r2, [pc, #84]	; (8006794 <xTaskGenericNotifyFromISR+0x2ac>)
 8006740:	629a      	str	r2, [r3, #40]	; 0x28
 8006742:	4b14      	ldr	r3, [pc, #80]	; (8006794 <xTaskGenericNotifyFromISR+0x2ac>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	3301      	adds	r3, #1
 8006748:	4a12      	ldr	r2, [pc, #72]	; (8006794 <xTaskGenericNotifyFromISR+0x2ac>)
 800674a:	6013      	str	r3, [r2, #0]
                }

                if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800674c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800674e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006750:	4b11      	ldr	r3, [pc, #68]	; (8006798 <xTaskGenericNotifyFromISR+0x2b0>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006756:	429a      	cmp	r2, r3
 8006758:	d908      	bls.n	800676c <xTaskGenericNotifyFromISR+0x284>
                {
                    /* The notified task has a priority above the currently
                     * executing task so a yield is required. */
                    if( pxHigherPriorityTaskWoken != NULL )
 800675a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800675c:	2b00      	cmp	r3, #0
 800675e:	d002      	beq.n	8006766 <xTaskGenericNotifyFromISR+0x27e>
                    {
                        *pxHigherPriorityTaskWoken = pdTRUE;
 8006760:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006762:	2201      	movs	r2, #1
 8006764:	601a      	str	r2, [r3, #0]
                    }

                    /* Mark that a yield is pending in case the user is not
                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
                     * safe FreeRTOS function. */
                    xYieldPending = pdTRUE;
 8006766:	4b0d      	ldr	r3, [pc, #52]	; (800679c <xTaskGenericNotifyFromISR+0x2b4>)
 8006768:	2201      	movs	r2, #1
 800676a:	601a      	str	r2, [r3, #0]
 800676c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800676e:	613b      	str	r3, [r7, #16]
        __asm volatile
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	f383 8811 	msr	BASEPRI, r3
    }
 8006776:	bf00      	nop
                }
            }
        }
        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

        return xReturn;
 8006778:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    }
 800677a:	4618      	mov	r0, r3
 800677c:	3748      	adds	r7, #72	; 0x48
 800677e:	46bd      	mov	sp, r7
 8006780:	bd80      	pop	{r7, pc}
 8006782:	bf00      	nop
 8006784:	20000240 	.word	0x20000240
 8006788:	20000264 	.word	0x20000264
 800678c:	20000244 	.word	0x20000244
 8006790:	20000168 	.word	0x20000168
 8006794:	200001fc 	.word	0x200001fc
 8006798:	20000164 	.word	0x20000164
 800679c:	20000250 	.word	0x20000250

080067a0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b086      	sub	sp, #24
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
 80067a8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80067aa:	4b36      	ldr	r3, [pc, #216]	; (8006884 <prvAddCurrentTaskToDelayedList+0xe4>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80067b0:	4b35      	ldr	r3, [pc, #212]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	3304      	adds	r3, #4
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fd ff64 	bl	8004684 <uxListRemove>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d10b      	bne.n	80067da <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80067c2:	4b31      	ldr	r3, [pc, #196]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067c8:	2201      	movs	r2, #1
 80067ca:	fa02 f303 	lsl.w	r3, r2, r3
 80067ce:	43da      	mvns	r2, r3
 80067d0:	4b2e      	ldr	r3, [pc, #184]	; (800688c <prvAddCurrentTaskToDelayedList+0xec>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4013      	ands	r3, r2
 80067d6:	4a2d      	ldr	r2, [pc, #180]	; (800688c <prvAddCurrentTaskToDelayedList+0xec>)
 80067d8:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80067e0:	d124      	bne.n	800682c <prvAddCurrentTaskToDelayedList+0x8c>
 80067e2:	683b      	ldr	r3, [r7, #0]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d021      	beq.n	800682c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80067e8:	4b29      	ldr	r3, [pc, #164]	; (8006890 <prvAddCurrentTaskToDelayedList+0xf0>)
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	613b      	str	r3, [r7, #16]
 80067ee:	4b26      	ldr	r3, [pc, #152]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	693a      	ldr	r2, [r7, #16]
 80067f4:	609a      	str	r2, [r3, #8]
 80067f6:	4b24      	ldr	r3, [pc, #144]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	693a      	ldr	r2, [r7, #16]
 80067fc:	6892      	ldr	r2, [r2, #8]
 80067fe:	60da      	str	r2, [r3, #12]
 8006800:	4b21      	ldr	r3, [pc, #132]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 8006802:	681a      	ldr	r2, [r3, #0]
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	689b      	ldr	r3, [r3, #8]
 8006808:	3204      	adds	r2, #4
 800680a:	605a      	str	r2, [r3, #4]
 800680c:	4b1e      	ldr	r3, [pc, #120]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	1d1a      	adds	r2, r3, #4
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	609a      	str	r2, [r3, #8]
 8006816:	4b1c      	ldr	r3, [pc, #112]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	4a1d      	ldr	r2, [pc, #116]	; (8006890 <prvAddCurrentTaskToDelayedList+0xf0>)
 800681c:	615a      	str	r2, [r3, #20]
 800681e:	4b1c      	ldr	r3, [pc, #112]	; (8006890 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	3301      	adds	r3, #1
 8006824:	4a1a      	ldr	r2, [pc, #104]	; (8006890 <prvAddCurrentTaskToDelayedList+0xf0>)
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800682a:	e026      	b.n	800687a <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800682c:	697a      	ldr	r2, [r7, #20]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4413      	add	r3, r2
 8006832:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006834:	4b14      	ldr	r3, [pc, #80]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800683c:	68fa      	ldr	r2, [r7, #12]
 800683e:	697b      	ldr	r3, [r7, #20]
 8006840:	429a      	cmp	r2, r3
 8006842:	d209      	bcs.n	8006858 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006844:	4b13      	ldr	r3, [pc, #76]	; (8006894 <prvAddCurrentTaskToDelayedList+0xf4>)
 8006846:	681a      	ldr	r2, [r3, #0]
 8006848:	4b0f      	ldr	r3, [pc, #60]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	3304      	adds	r3, #4
 800684e:	4619      	mov	r1, r3
 8006850:	4610      	mov	r0, r2
 8006852:	f7fd fede 	bl	8004612 <vListInsert>
}
 8006856:	e010      	b.n	800687a <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006858:	4b0f      	ldr	r3, [pc, #60]	; (8006898 <prvAddCurrentTaskToDelayedList+0xf8>)
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	4b0a      	ldr	r3, [pc, #40]	; (8006888 <prvAddCurrentTaskToDelayedList+0xe8>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	3304      	adds	r3, #4
 8006862:	4619      	mov	r1, r3
 8006864:	4610      	mov	r0, r2
 8006866:	f7fd fed4 	bl	8004612 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800686a:	4b0c      	ldr	r3, [pc, #48]	; (800689c <prvAddCurrentTaskToDelayedList+0xfc>)
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	68fa      	ldr	r2, [r7, #12]
 8006870:	429a      	cmp	r2, r3
 8006872:	d202      	bcs.n	800687a <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8006874:	4a09      	ldr	r2, [pc, #36]	; (800689c <prvAddCurrentTaskToDelayedList+0xfc>)
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	6013      	str	r3, [r2, #0]
}
 800687a:	bf00      	nop
 800687c:	3718      	adds	r7, #24
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	20000240 	.word	0x20000240
 8006888:	20000164 	.word	0x20000164
 800688c:	20000244 	.word	0x20000244
 8006890:	20000228 	.word	0x20000228
 8006894:	200001f8 	.word	0x200001f8
 8006898:	200001f4 	.word	0x200001f4
 800689c:	2000025c 	.word	0x2000025c

080068a0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 80068a6:	2300      	movs	r3, #0
 80068a8:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 80068aa:	f000 faef 	bl	8006e8c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 80068ae:	4b11      	ldr	r3, [pc, #68]	; (80068f4 <xTimerCreateTimerTask+0x54>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d00b      	beq.n	80068ce <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80068b6:	4b10      	ldr	r3, [pc, #64]	; (80068f8 <xTimerCreateTimerTask+0x58>)
 80068b8:	9301      	str	r3, [sp, #4]
 80068ba:	2302      	movs	r3, #2
 80068bc:	9300      	str	r3, [sp, #0]
 80068be:	2300      	movs	r3, #0
 80068c0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80068c4:	490d      	ldr	r1, [pc, #52]	; (80068fc <xTimerCreateTimerTask+0x5c>)
 80068c6:	480e      	ldr	r0, [pc, #56]	; (8006900 <xTimerCreateTimerTask+0x60>)
 80068c8:	f7fe fd06 	bl	80052d8 <xTaskCreate>
 80068cc:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d10a      	bne.n	80068ea <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80068d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d8:	f383 8811 	msr	BASEPRI, r3
 80068dc:	f3bf 8f6f 	isb	sy
 80068e0:	f3bf 8f4f 	dsb	sy
 80068e4:	603b      	str	r3, [r7, #0]
    }
 80068e6:	bf00      	nop
 80068e8:	e7fe      	b.n	80068e8 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80068ea:	687b      	ldr	r3, [r7, #4]
    }
 80068ec:	4618      	mov	r0, r3
 80068ee:	3708      	adds	r7, #8
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}
 80068f4:	20000298 	.word	0x20000298
 80068f8:	2000029c 	.word	0x2000029c
 80068fc:	08007998 	.word	0x08007998
 8006900:	08006af9 	.word	0x08006af9

08006904 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const BaseType_t xAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 8006904:	b580      	push	{r7, lr}
 8006906:	b088      	sub	sp, #32
 8006908:	af02      	add	r7, sp, #8
 800690a:	60f8      	str	r0, [r7, #12]
 800690c:	60b9      	str	r1, [r7, #8]
 800690e:	607a      	str	r2, [r7, #4]
 8006910:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8006912:	202c      	movs	r0, #44	; 0x2c
 8006914:	f000 fd62 	bl	80073dc <pvPortMalloc>
 8006918:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00d      	beq.n	800693c <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	2200      	movs	r2, #0
 8006924:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, xAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	9301      	str	r3, [sp, #4]
 800692c:	6a3b      	ldr	r3, [r7, #32]
 800692e:	9300      	str	r3, [sp, #0]
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	68b9      	ldr	r1, [r7, #8]
 8006936:	68f8      	ldr	r0, [r7, #12]
 8006938:	f000 f805 	bl	8006946 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 800693c:	697b      	ldr	r3, [r7, #20]
        }
 800693e:	4618      	mov	r0, r3
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const BaseType_t xAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 8006946:	b580      	push	{r7, lr}
 8006948:	b086      	sub	sp, #24
 800694a:	af00      	add	r7, sp, #0
 800694c:	60f8      	str	r0, [r7, #12]
 800694e:	60b9      	str	r1, [r7, #8]
 8006950:	607a      	str	r2, [r7, #4]
 8006952:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8006954:	68bb      	ldr	r3, [r7, #8]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d10a      	bne.n	8006970 <prvInitialiseNewTimer+0x2a>
        __asm volatile
 800695a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800695e:	f383 8811 	msr	BASEPRI, r3
 8006962:	f3bf 8f6f 	isb	sy
 8006966:	f3bf 8f4f 	dsb	sy
 800696a:	617b      	str	r3, [r7, #20]
    }
 800696c:	bf00      	nop
 800696e:	e7fe      	b.n	800696e <prvInitialiseNewTimer+0x28>

        /* Ensure the infrastructure used by the timer service task has been
         * created/initialised. */
        prvCheckForValidListAndQueue();
 8006970:	f000 fa8c 	bl	8006e8c <prvCheckForValidListAndQueue>

        /* Initialise the timer structure members using the function
         * parameters. */
        pxNewTimer->pcTimerName = pcTimerName;
 8006974:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006976:	68fa      	ldr	r2, [r7, #12]
 8006978:	601a      	str	r2, [r3, #0]
        pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800697a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800697c:	68ba      	ldr	r2, [r7, #8]
 800697e:	619a      	str	r2, [r3, #24]
        pxNewTimer->pvTimerID = pvTimerID;
 8006980:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006982:	683a      	ldr	r2, [r7, #0]
 8006984:	61da      	str	r2, [r3, #28]
        pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006988:	6a3a      	ldr	r2, [r7, #32]
 800698a:	621a      	str	r2, [r3, #32]
        vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800698c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800698e:	3304      	adds	r3, #4
 8006990:	4618      	mov	r0, r3
 8006992:	f7fd fe0d 	bl	80045b0 <vListInitialiseItem>

        if( xAutoReload != pdFALSE )
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2b00      	cmp	r3, #0
 800699a:	d008      	beq.n	80069ae <prvInitialiseNewTimer+0x68>
        {
            pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800699c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800699e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80069a2:	f043 0304 	orr.w	r3, r3, #4
 80069a6:	b2da      	uxtb	r2, r3
 80069a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069aa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        traceTIMER_CREATE( pxNewTimer );
    }
 80069ae:	bf00      	nop
 80069b0:	3718      	adds	r7, #24
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}
	...

080069b8 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80069b8:	b580      	push	{r7, lr}
 80069ba:	b08a      	sub	sp, #40	; 0x28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	60f8      	str	r0, [r7, #12]
 80069c0:	60b9      	str	r1, [r7, #8]
 80069c2:	607a      	str	r2, [r7, #4]
 80069c4:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80069c6:	2300      	movs	r3, #0
 80069c8:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d10a      	bne.n	80069e6 <xTimerGenericCommand+0x2e>
        __asm volatile
 80069d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069d4:	f383 8811 	msr	BASEPRI, r3
 80069d8:	f3bf 8f6f 	isb	sy
 80069dc:	f3bf 8f4f 	dsb	sy
 80069e0:	623b      	str	r3, [r7, #32]
    }
 80069e2:	bf00      	nop
 80069e4:	e7fe      	b.n	80069e4 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80069e6:	4b1a      	ldr	r3, [pc, #104]	; (8006a50 <xTimerGenericCommand+0x98>)
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d02a      	beq.n	8006a44 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	2b05      	cmp	r3, #5
 80069fe:	dc18      	bgt.n	8006a32 <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006a00:	f7ff fb38 	bl	8006074 <xTaskGetSchedulerState>
 8006a04:	4603      	mov	r3, r0
 8006a06:	2b02      	cmp	r3, #2
 8006a08:	d109      	bne.n	8006a1e <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006a0a:	4b11      	ldr	r3, [pc, #68]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a0c:	6818      	ldr	r0, [r3, #0]
 8006a0e:	f107 0114 	add.w	r1, r7, #20
 8006a12:	2300      	movs	r3, #0
 8006a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006a16:	f7fd ff61 	bl	80048dc <xQueueGenericSend>
 8006a1a:	6278      	str	r0, [r7, #36]	; 0x24
 8006a1c:	e012      	b.n	8006a44 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006a1e:	4b0c      	ldr	r3, [pc, #48]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a20:	6818      	ldr	r0, [r3, #0]
 8006a22:	f107 0114 	add.w	r1, r7, #20
 8006a26:	2300      	movs	r3, #0
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f7fd ff57 	bl	80048dc <xQueueGenericSend>
 8006a2e:	6278      	str	r0, [r7, #36]	; 0x24
 8006a30:	e008      	b.n	8006a44 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006a32:	4b07      	ldr	r3, [pc, #28]	; (8006a50 <xTimerGenericCommand+0x98>)
 8006a34:	6818      	ldr	r0, [r3, #0]
 8006a36:	f107 0114 	add.w	r1, r7, #20
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	683a      	ldr	r2, [r7, #0]
 8006a3e:	f7fe f84b 	bl	8004ad8 <xQueueGenericSendFromISR>
 8006a42:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8006a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8006a46:	4618      	mov	r0, r3
 8006a48:	3728      	adds	r7, #40	; 0x28
 8006a4a:	46bd      	mov	sp, r7
 8006a4c:	bd80      	pop	{r7, pc}
 8006a4e:	bf00      	nop
 8006a50:	20000298 	.word	0x20000298

08006a54 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	60f8      	str	r0, [r7, #12]
 8006a5c:	60b9      	str	r1, [r7, #8]
 8006a5e:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006a60:	e008      	b.n	8006a74 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	699b      	ldr	r3, [r3, #24]
 8006a66:	68ba      	ldr	r2, [r7, #8]
 8006a68:	4413      	add	r3, r2
 8006a6a:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6a1b      	ldr	r3, [r3, #32]
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	699a      	ldr	r2, [r3, #24]
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	18d1      	adds	r1, r2, r3
 8006a7c:	68bb      	ldr	r3, [r7, #8]
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	68f8      	ldr	r0, [r7, #12]
 8006a82:	f000 f8dd 	bl	8006c40 <prvInsertTimerInActiveList>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d1ea      	bne.n	8006a62 <prvReloadTimer+0xe>
        }
    }
 8006a8c:	bf00      	nop
 8006a8e:	bf00      	nop
 8006a90:	3710      	adds	r7, #16
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
	...

08006a98 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006aa2:	4b14      	ldr	r3, [pc, #80]	; (8006af4 <prvProcessExpiredTimer+0x5c>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	68db      	ldr	r3, [r3, #12]
 8006aa8:	68db      	ldr	r3, [r3, #12]
 8006aaa:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	3304      	adds	r3, #4
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	f7fd fde7 	bl	8004684 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006abc:	f003 0304 	and.w	r3, r3, #4
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d005      	beq.n	8006ad0 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8006ac4:	683a      	ldr	r2, [r7, #0]
 8006ac6:	6879      	ldr	r1, [r7, #4]
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f7ff ffc3 	bl	8006a54 <prvReloadTimer>
 8006ace:	e008      	b.n	8006ae2 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006ad6:	f023 0301 	bic.w	r3, r3, #1
 8006ada:	b2da      	uxtb	r2, r3
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6a1b      	ldr	r3, [r3, #32]
 8006ae6:	68f8      	ldr	r0, [r7, #12]
 8006ae8:	4798      	blx	r3
    }
 8006aea:	bf00      	nop
 8006aec:	3710      	adds	r7, #16
 8006aee:	46bd      	mov	sp, r7
 8006af0:	bd80      	pop	{r7, pc}
 8006af2:	bf00      	nop
 8006af4:	20000290 	.word	0x20000290

08006af8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b084      	sub	sp, #16
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b00:	f107 0308 	add.w	r3, r7, #8
 8006b04:	4618      	mov	r0, r3
 8006b06:	f000 f857 	bl	8006bb8 <prvGetNextExpireTime>
 8006b0a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	4619      	mov	r1, r3
 8006b10:	68f8      	ldr	r0, [r7, #12]
 8006b12:	f000 f803 	bl	8006b1c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8006b16:	f000 f8d5 	bl	8006cc4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006b1a:	e7f1      	b.n	8006b00 <prvTimerTask+0x8>

08006b1c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b084      	sub	sp, #16
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8006b26:	f7fe fd93 	bl	8005650 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b2a:	f107 0308 	add.w	r3, r7, #8
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f000 f866 	bl	8006c00 <prvSampleTimeNow>
 8006b34:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d130      	bne.n	8006b9e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d10a      	bne.n	8006b58 <prvProcessTimerOrBlockTask+0x3c>
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d806      	bhi.n	8006b58 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006b4a:	f7fe fd8f 	bl	800566c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006b4e:	68f9      	ldr	r1, [r7, #12]
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f7ff ffa1 	bl	8006a98 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8006b56:	e024      	b.n	8006ba2 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d008      	beq.n	8006b70 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006b5e:	4b13      	ldr	r3, [pc, #76]	; (8006bac <prvProcessTimerOrBlockTask+0x90>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d101      	bne.n	8006b6c <prvProcessTimerOrBlockTask+0x50>
 8006b68:	2301      	movs	r3, #1
 8006b6a:	e000      	b.n	8006b6e <prvProcessTimerOrBlockTask+0x52>
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006b70:	4b0f      	ldr	r3, [pc, #60]	; (8006bb0 <prvProcessTimerOrBlockTask+0x94>)
 8006b72:	6818      	ldr	r0, [r3, #0]
 8006b74:	687a      	ldr	r2, [r7, #4]
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	1ad3      	subs	r3, r2, r3
 8006b7a:	683a      	ldr	r2, [r7, #0]
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	f7fe fb77 	bl	8005270 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8006b82:	f7fe fd73 	bl	800566c <xTaskResumeAll>
 8006b86:	4603      	mov	r3, r0
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d10a      	bne.n	8006ba2 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8006b8c:	4b09      	ldr	r3, [pc, #36]	; (8006bb4 <prvProcessTimerOrBlockTask+0x98>)
 8006b8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006b92:	601a      	str	r2, [r3, #0]
 8006b94:	f3bf 8f4f 	dsb	sy
 8006b98:	f3bf 8f6f 	isb	sy
    }
 8006b9c:	e001      	b.n	8006ba2 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8006b9e:	f7fe fd65 	bl	800566c <xTaskResumeAll>
    }
 8006ba2:	bf00      	nop
 8006ba4:	3710      	adds	r7, #16
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	bd80      	pop	{r7, pc}
 8006baa:	bf00      	nop
 8006bac:	20000294 	.word	0x20000294
 8006bb0:	20000298 	.word	0x20000298
 8006bb4:	e000ed04 	.word	0xe000ed04

08006bb8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006bc0:	4b0e      	ldr	r3, [pc, #56]	; (8006bfc <prvGetNextExpireTime+0x44>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <prvGetNextExpireTime+0x16>
 8006bca:	2201      	movs	r2, #1
 8006bcc:	e000      	b.n	8006bd0 <prvGetNextExpireTime+0x18>
 8006bce:	2200      	movs	r2, #0
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d105      	bne.n	8006be8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006bdc:	4b07      	ldr	r3, [pc, #28]	; (8006bfc <prvGetNextExpireTime+0x44>)
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	68db      	ldr	r3, [r3, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	e001      	b.n	8006bec <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8006bec:	68fb      	ldr	r3, [r7, #12]
    }
 8006bee:	4618      	mov	r0, r3
 8006bf0:	3714      	adds	r7, #20
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	20000290 	.word	0x20000290

08006c00 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006c00:	b580      	push	{r7, lr}
 8006c02:	b084      	sub	sp, #16
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8006c08:	f7fe fe2c 	bl	8005864 <xTaskGetTickCount>
 8006c0c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006c0e:	4b0b      	ldr	r3, [pc, #44]	; (8006c3c <prvSampleTimeNow+0x3c>)
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	68fa      	ldr	r2, [r7, #12]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d205      	bcs.n	8006c24 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006c18:	f000 f912 	bl	8006e40 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2201      	movs	r2, #1
 8006c20:	601a      	str	r2, [r3, #0]
 8006c22:	e002      	b.n	8006c2a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006c2a:	4a04      	ldr	r2, [pc, #16]	; (8006c3c <prvSampleTimeNow+0x3c>)
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006c30:	68fb      	ldr	r3, [r7, #12]
    }
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	200002a0 	.word	0x200002a0

08006c40 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b086      	sub	sp, #24
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	60f8      	str	r0, [r7, #12]
 8006c48:	60b9      	str	r1, [r7, #8]
 8006c4a:	607a      	str	r2, [r7, #4]
 8006c4c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006c4e:	2300      	movs	r3, #0
 8006c50:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	68ba      	ldr	r2, [r7, #8]
 8006c56:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	68fa      	ldr	r2, [r7, #12]
 8006c5c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006c5e:	68ba      	ldr	r2, [r7, #8]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	429a      	cmp	r2, r3
 8006c64:	d812      	bhi.n	8006c8c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006c66:	687a      	ldr	r2, [r7, #4]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	1ad2      	subs	r2, r2, r3
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	699b      	ldr	r3, [r3, #24]
 8006c70:	429a      	cmp	r2, r3
 8006c72:	d302      	bcc.n	8006c7a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8006c74:	2301      	movs	r3, #1
 8006c76:	617b      	str	r3, [r7, #20]
 8006c78:	e01b      	b.n	8006cb2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006c7a:	4b10      	ldr	r3, [pc, #64]	; (8006cbc <prvInsertTimerInActiveList+0x7c>)
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	3304      	adds	r3, #4
 8006c82:	4619      	mov	r1, r3
 8006c84:	4610      	mov	r0, r2
 8006c86:	f7fd fcc4 	bl	8004612 <vListInsert>
 8006c8a:	e012      	b.n	8006cb2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d206      	bcs.n	8006ca2 <prvInsertTimerInActiveList+0x62>
 8006c94:	68ba      	ldr	r2, [r7, #8]
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d302      	bcc.n	8006ca2 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	617b      	str	r3, [r7, #20]
 8006ca0:	e007      	b.n	8006cb2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ca2:	4b07      	ldr	r3, [pc, #28]	; (8006cc0 <prvInsertTimerInActiveList+0x80>)
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	3304      	adds	r3, #4
 8006caa:	4619      	mov	r1, r3
 8006cac:	4610      	mov	r0, r2
 8006cae:	f7fd fcb0 	bl	8004612 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8006cb2:	697b      	ldr	r3, [r7, #20]
    }
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	3718      	adds	r7, #24
 8006cb8:	46bd      	mov	sp, r7
 8006cba:	bd80      	pop	{r7, pc}
 8006cbc:	20000294 	.word	0x20000294
 8006cc0:	20000290 	.word	0x20000290

08006cc4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	b088      	sub	sp, #32
 8006cc8:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006cca:	e0a6      	b.n	8006e1a <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	f2c0 80a3 	blt.w	8006e1a <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006cd4:	693b      	ldr	r3, [r7, #16]
 8006cd6:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006cd8:	69fb      	ldr	r3, [r7, #28]
 8006cda:	695b      	ldr	r3, [r3, #20]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d004      	beq.n	8006cea <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	f7fd fccd 	bl	8004684 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006cea:	1d3b      	adds	r3, r7, #4
 8006cec:	4618      	mov	r0, r3
 8006cee:	f7ff ff87 	bl	8006c00 <prvSampleTimeNow>
 8006cf2:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	2b08      	cmp	r3, #8
 8006cfa:	f200 808d 	bhi.w	8006e18 <prvProcessReceivedCommands+0x154>
 8006cfe:	a201      	add	r2, pc, #4	; (adr r2, 8006d04 <prvProcessReceivedCommands+0x40>)
 8006d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d04:	08006d29 	.word	0x08006d29
 8006d08:	08006d29 	.word	0x08006d29
 8006d0c:	08006d91 	.word	0x08006d91
 8006d10:	08006da5 	.word	0x08006da5
 8006d14:	08006def 	.word	0x08006def
 8006d18:	08006d29 	.word	0x08006d29
 8006d1c:	08006d29 	.word	0x08006d29
 8006d20:	08006d91 	.word	0x08006d91
 8006d24:	08006da5 	.word	0x08006da5
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006d28:	69fb      	ldr	r3, [r7, #28]
 8006d2a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d2e:	f043 0301 	orr.w	r3, r3, #1
 8006d32:	b2da      	uxtb	r2, r3
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006d3a:	68fa      	ldr	r2, [r7, #12]
 8006d3c:	69fb      	ldr	r3, [r7, #28]
 8006d3e:	699b      	ldr	r3, [r3, #24]
 8006d40:	18d1      	adds	r1, r2, r3
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	69ba      	ldr	r2, [r7, #24]
 8006d46:	69f8      	ldr	r0, [r7, #28]
 8006d48:	f7ff ff7a 	bl	8006c40 <prvInsertTimerInActiveList>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d063      	beq.n	8006e1a <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006d52:	69fb      	ldr	r3, [r7, #28]
 8006d54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d58:	f003 0304 	and.w	r3, r3, #4
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d009      	beq.n	8006d74 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006d60:	68fa      	ldr	r2, [r7, #12]
 8006d62:	69fb      	ldr	r3, [r7, #28]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	4413      	add	r3, r2
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	4619      	mov	r1, r3
 8006d6c:	69f8      	ldr	r0, [r7, #28]
 8006d6e:	f7ff fe71 	bl	8006a54 <prvReloadTimer>
 8006d72:	e008      	b.n	8006d86 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006d74:	69fb      	ldr	r3, [r7, #28]
 8006d76:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d7a:	f023 0301 	bic.w	r3, r3, #1
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	69fb      	ldr	r3, [r7, #28]
 8006d82:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	6a1b      	ldr	r3, [r3, #32]
 8006d8a:	69f8      	ldr	r0, [r7, #28]
 8006d8c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006d8e:	e044      	b.n	8006e1a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006d96:	f023 0301 	bic.w	r3, r3, #1
 8006d9a:	b2da      	uxtb	r2, r3
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8006da2:	e03a      	b.n	8006e1a <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006daa:	f043 0301 	orr.w	r3, r3, #1
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	69fb      	ldr	r3, [r7, #28]
 8006db2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006db6:	68fa      	ldr	r2, [r7, #12]
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006dbc:	69fb      	ldr	r3, [r7, #28]
 8006dbe:	699b      	ldr	r3, [r3, #24]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d10a      	bne.n	8006dda <prvProcessReceivedCommands+0x116>
        __asm volatile
 8006dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006dc8:	f383 8811 	msr	BASEPRI, r3
 8006dcc:	f3bf 8f6f 	isb	sy
 8006dd0:	f3bf 8f4f 	dsb	sy
 8006dd4:	617b      	str	r3, [r7, #20]
    }
 8006dd6:	bf00      	nop
 8006dd8:	e7fe      	b.n	8006dd8 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	699a      	ldr	r2, [r3, #24]
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	18d1      	adds	r1, r2, r3
 8006de2:	69bb      	ldr	r3, [r7, #24]
 8006de4:	69ba      	ldr	r2, [r7, #24]
 8006de6:	69f8      	ldr	r0, [r7, #28]
 8006de8:	f7ff ff2a 	bl	8006c40 <prvInsertTimerInActiveList>
                        break;
 8006dec:	e015      	b.n	8006e1a <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006dee:	69fb      	ldr	r3, [r7, #28]
 8006df0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006df4:	f003 0302 	and.w	r3, r3, #2
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d103      	bne.n	8006e04 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8006dfc:	69f8      	ldr	r0, [r7, #28]
 8006dfe:	f000 fba7 	bl	8007550 <vPortFree>
 8006e02:	e00a      	b.n	8006e1a <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006e04:	69fb      	ldr	r3, [r7, #28]
 8006e06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006e0a:	f023 0301 	bic.w	r3, r3, #1
 8006e0e:	b2da      	uxtb	r2, r3
 8006e10:	69fb      	ldr	r3, [r7, #28]
 8006e12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8006e16:	e000      	b.n	8006e1a <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006e18:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006e1a:	4b08      	ldr	r3, [pc, #32]	; (8006e3c <prvProcessReceivedCommands+0x178>)
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f107 0108 	add.w	r1, r7, #8
 8006e22:	2200      	movs	r2, #0
 8006e24:	4618      	mov	r0, r3
 8006e26:	f7fd ff09 	bl	8004c3c <xQueueReceive>
 8006e2a:	4603      	mov	r3, r0
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	f47f af4d 	bne.w	8006ccc <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 8006e32:	bf00      	nop
 8006e34:	bf00      	nop
 8006e36:	3720      	adds	r7, #32
 8006e38:	46bd      	mov	sp, r7
 8006e3a:	bd80      	pop	{r7, pc}
 8006e3c:	20000298 	.word	0x20000298

08006e40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b082      	sub	sp, #8
 8006e44:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e46:	e009      	b.n	8006e5c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e48:	4b0e      	ldr	r3, [pc, #56]	; (8006e84 <prvSwitchTimerLists+0x44>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006e52:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006e56:	6838      	ldr	r0, [r7, #0]
 8006e58:	f7ff fe1e 	bl	8006a98 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006e5c:	4b09      	ldr	r3, [pc, #36]	; (8006e84 <prvSwitchTimerLists+0x44>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1f0      	bne.n	8006e48 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006e66:	4b07      	ldr	r3, [pc, #28]	; (8006e84 <prvSwitchTimerLists+0x44>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006e6c:	4b06      	ldr	r3, [pc, #24]	; (8006e88 <prvSwitchTimerLists+0x48>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a04      	ldr	r2, [pc, #16]	; (8006e84 <prvSwitchTimerLists+0x44>)
 8006e72:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006e74:	4a04      	ldr	r2, [pc, #16]	; (8006e88 <prvSwitchTimerLists+0x48>)
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6013      	str	r3, [r2, #0]
    }
 8006e7a:	bf00      	nop
 8006e7c:	3708      	adds	r7, #8
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bd80      	pop	{r7, pc}
 8006e82:	bf00      	nop
 8006e84:	20000290 	.word	0x20000290
 8006e88:	20000294 	.word	0x20000294

08006e8c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006e90:	f000 f982 	bl	8007198 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8006e94:	4b12      	ldr	r3, [pc, #72]	; (8006ee0 <prvCheckForValidListAndQueue+0x54>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d11d      	bne.n	8006ed8 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8006e9c:	4811      	ldr	r0, [pc, #68]	; (8006ee4 <prvCheckForValidListAndQueue+0x58>)
 8006e9e:	f7fd fb67 	bl	8004570 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8006ea2:	4811      	ldr	r0, [pc, #68]	; (8006ee8 <prvCheckForValidListAndQueue+0x5c>)
 8006ea4:	f7fd fb64 	bl	8004570 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8006ea8:	4b10      	ldr	r3, [pc, #64]	; (8006eec <prvCheckForValidListAndQueue+0x60>)
 8006eaa:	4a0e      	ldr	r2, [pc, #56]	; (8006ee4 <prvCheckForValidListAndQueue+0x58>)
 8006eac:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8006eae:	4b10      	ldr	r3, [pc, #64]	; (8006ef0 <prvCheckForValidListAndQueue+0x64>)
 8006eb0:	4a0d      	ldr	r2, [pc, #52]	; (8006ee8 <prvCheckForValidListAndQueue+0x5c>)
 8006eb2:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	210c      	movs	r1, #12
 8006eb8:	200a      	movs	r0, #10
 8006eba:	f7fd fc9d 	bl	80047f8 <xQueueGenericCreate>
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	4a07      	ldr	r2, [pc, #28]	; (8006ee0 <prvCheckForValidListAndQueue+0x54>)
 8006ec2:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8006ec4:	4b06      	ldr	r3, [pc, #24]	; (8006ee0 <prvCheckForValidListAndQueue+0x54>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d005      	beq.n	8006ed8 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006ecc:	4b04      	ldr	r3, [pc, #16]	; (8006ee0 <prvCheckForValidListAndQueue+0x54>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4908      	ldr	r1, [pc, #32]	; (8006ef4 <prvCheckForValidListAndQueue+0x68>)
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7fe f97e 	bl	80051d4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006ed8:	f000 f98e 	bl	80071f8 <vPortExitCritical>
    }
 8006edc:	bf00      	nop
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	20000298 	.word	0x20000298
 8006ee4:	20000268 	.word	0x20000268
 8006ee8:	2000027c 	.word	0x2000027c
 8006eec:	20000290 	.word	0x20000290
 8006ef0:	20000294 	.word	0x20000294
 8006ef4:	080079a0 	.word	0x080079a0

08006ef8 <pvTimerGetTimerID>:
        return xReturn;
    } /*lint !e818 Can't be pointer to const due to the typedef. */
/*-----------------------------------------------------------*/

    void * pvTimerGetTimerID( const TimerHandle_t xTimer )
    {
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
        Timer_t * const pxTimer = xTimer;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	617b      	str	r3, [r7, #20]
        void * pvReturn;

        configASSERT( xTimer );
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d10a      	bne.n	8006f20 <pvTimerGetTimerID+0x28>
        __asm volatile
 8006f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f0e:	f383 8811 	msr	BASEPRI, r3
 8006f12:	f3bf 8f6f 	isb	sy
 8006f16:	f3bf 8f4f 	dsb	sy
 8006f1a:	60fb      	str	r3, [r7, #12]
    }
 8006f1c:	bf00      	nop
 8006f1e:	e7fe      	b.n	8006f1e <pvTimerGetTimerID+0x26>

        taskENTER_CRITICAL();
 8006f20:	f000 f93a 	bl	8007198 <vPortEnterCritical>
        {
            pvReturn = pxTimer->pvTimerID;
 8006f24:	697b      	ldr	r3, [r7, #20]
 8006f26:	69db      	ldr	r3, [r3, #28]
 8006f28:	613b      	str	r3, [r7, #16]
        }
        taskEXIT_CRITICAL();
 8006f2a:	f000 f965 	bl	80071f8 <vPortExitCritical>

        return pvReturn;
 8006f2e:	693b      	ldr	r3, [r7, #16]
    }
 8006f30:	4618      	mov	r0, r3
 8006f32:	3718      	adds	r7, #24
 8006f34:	46bd      	mov	sp, r7
 8006f36:	bd80      	pop	{r7, pc}

08006f38 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8006f38:	b480      	push	{r7}
 8006f3a:	b085      	sub	sp, #20
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	60f8      	str	r0, [r7, #12]
 8006f40:	60b9      	str	r1, [r7, #8]
 8006f42:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	3b04      	subs	r3, #4
 8006f48:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006f50:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	3b04      	subs	r3, #4
 8006f56:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	f023 0201 	bic.w	r2, r3, #1
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	3b04      	subs	r3, #4
 8006f66:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006f68:	4a0c      	ldr	r2, [pc, #48]	; (8006f9c <pxPortInitialiseStack+0x64>)
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	3b14      	subs	r3, #20
 8006f72:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	3b04      	subs	r3, #4
 8006f7e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	f06f 0202 	mvn.w	r2, #2
 8006f86:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	3b20      	subs	r3, #32
 8006f8c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	08006fa1 	.word	0x08006fa1

08006fa0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8006faa:	4b12      	ldr	r3, [pc, #72]	; (8006ff4 <prvTaskExitError+0x54>)
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006fb2:	d00a      	beq.n	8006fca <prvTaskExitError+0x2a>
        __asm volatile
 8006fb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb8:	f383 8811 	msr	BASEPRI, r3
 8006fbc:	f3bf 8f6f 	isb	sy
 8006fc0:	f3bf 8f4f 	dsb	sy
 8006fc4:	60fb      	str	r3, [r7, #12]
    }
 8006fc6:	bf00      	nop
 8006fc8:	e7fe      	b.n	8006fc8 <prvTaskExitError+0x28>
        __asm volatile
 8006fca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fce:	f383 8811 	msr	BASEPRI, r3
 8006fd2:	f3bf 8f6f 	isb	sy
 8006fd6:	f3bf 8f4f 	dsb	sy
 8006fda:	60bb      	str	r3, [r7, #8]
    }
 8006fdc:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8006fde:	bf00      	nop
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0fc      	beq.n	8006fe0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	2000001c 	.word	0x2000001c
	...

08007000 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007000:	4b07      	ldr	r3, [pc, #28]	; (8007020 <pxCurrentTCBConst2>)
 8007002:	6819      	ldr	r1, [r3, #0]
 8007004:	6808      	ldr	r0, [r1, #0]
 8007006:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800700a:	f380 8809 	msr	PSP, r0
 800700e:	f3bf 8f6f 	isb	sy
 8007012:	f04f 0000 	mov.w	r0, #0
 8007016:	f380 8811 	msr	BASEPRI, r0
 800701a:	4770      	bx	lr
 800701c:	f3af 8000 	nop.w

08007020 <pxCurrentTCBConst2>:
 8007020:	20000164 	.word	0x20000164
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007024:	bf00      	nop
 8007026:	bf00      	nop

08007028 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8007028:	4808      	ldr	r0, [pc, #32]	; (800704c <prvPortStartFirstTask+0x24>)
 800702a:	6800      	ldr	r0, [r0, #0]
 800702c:	6800      	ldr	r0, [r0, #0]
 800702e:	f380 8808 	msr	MSP, r0
 8007032:	f04f 0000 	mov.w	r0, #0
 8007036:	f380 8814 	msr	CONTROL, r0
 800703a:	b662      	cpsie	i
 800703c:	b661      	cpsie	f
 800703e:	f3bf 8f4f 	dsb	sy
 8007042:	f3bf 8f6f 	isb	sy
 8007046:	df00      	svc	0
 8007048:	bf00      	nop
 800704a:	0000      	.short	0x0000
 800704c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8007050:	bf00      	nop
 8007052:	bf00      	nop

08007054 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007054:	b580      	push	{r7, lr}
 8007056:	b086      	sub	sp, #24
 8007058:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800705a:	4b46      	ldr	r3, [pc, #280]	; (8007174 <xPortStartScheduler+0x120>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a46      	ldr	r2, [pc, #280]	; (8007178 <xPortStartScheduler+0x124>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d10a      	bne.n	800707a <xPortStartScheduler+0x26>
        __asm volatile
 8007064:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007068:	f383 8811 	msr	BASEPRI, r3
 800706c:	f3bf 8f6f 	isb	sy
 8007070:	f3bf 8f4f 	dsb	sy
 8007074:	613b      	str	r3, [r7, #16]
    }
 8007076:	bf00      	nop
 8007078:	e7fe      	b.n	8007078 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800707a:	4b3e      	ldr	r3, [pc, #248]	; (8007174 <xPortStartScheduler+0x120>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a3f      	ldr	r2, [pc, #252]	; (800717c <xPortStartScheduler+0x128>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d10a      	bne.n	800709a <xPortStartScheduler+0x46>
        __asm volatile
 8007084:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007088:	f383 8811 	msr	BASEPRI, r3
 800708c:	f3bf 8f6f 	isb	sy
 8007090:	f3bf 8f4f 	dsb	sy
 8007094:	60fb      	str	r3, [r7, #12]
    }
 8007096:	bf00      	nop
 8007098:	e7fe      	b.n	8007098 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800709a:	4b39      	ldr	r3, [pc, #228]	; (8007180 <xPortStartScheduler+0x12c>)
 800709c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	781b      	ldrb	r3, [r3, #0]
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	22ff      	movs	r2, #255	; 0xff
 80070aa:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	781b      	ldrb	r3, [r3, #0]
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80070b4:	78fb      	ldrb	r3, [r7, #3]
 80070b6:	b2db      	uxtb	r3, r3
 80070b8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	4b31      	ldr	r3, [pc, #196]	; (8007184 <xPortStartScheduler+0x130>)
 80070c0:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80070c2:	4b31      	ldr	r3, [pc, #196]	; (8007188 <xPortStartScheduler+0x134>)
 80070c4:	2207      	movs	r2, #7
 80070c6:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070c8:	e009      	b.n	80070de <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 80070ca:	4b2f      	ldr	r3, [pc, #188]	; (8007188 <xPortStartScheduler+0x134>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	4a2d      	ldr	r2, [pc, #180]	; (8007188 <xPortStartScheduler+0x134>)
 80070d2:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80070d4:	78fb      	ldrb	r3, [r7, #3]
 80070d6:	b2db      	uxtb	r3, r3
 80070d8:	005b      	lsls	r3, r3, #1
 80070da:	b2db      	uxtb	r3, r3
 80070dc:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80070de:	78fb      	ldrb	r3, [r7, #3]
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070e6:	2b80      	cmp	r3, #128	; 0x80
 80070e8:	d0ef      	beq.n	80070ca <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80070ea:	4b27      	ldr	r3, [pc, #156]	; (8007188 <xPortStartScheduler+0x134>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f1c3 0307 	rsb	r3, r3, #7
 80070f2:	2b04      	cmp	r3, #4
 80070f4:	d00a      	beq.n	800710c <xPortStartScheduler+0xb8>
        __asm volatile
 80070f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070fa:	f383 8811 	msr	BASEPRI, r3
 80070fe:	f3bf 8f6f 	isb	sy
 8007102:	f3bf 8f4f 	dsb	sy
 8007106:	60bb      	str	r3, [r7, #8]
    }
 8007108:	bf00      	nop
 800710a:	e7fe      	b.n	800710a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800710c:	4b1e      	ldr	r3, [pc, #120]	; (8007188 <xPortStartScheduler+0x134>)
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	021b      	lsls	r3, r3, #8
 8007112:	4a1d      	ldr	r2, [pc, #116]	; (8007188 <xPortStartScheduler+0x134>)
 8007114:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007116:	4b1c      	ldr	r3, [pc, #112]	; (8007188 <xPortStartScheduler+0x134>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800711e:	4a1a      	ldr	r2, [pc, #104]	; (8007188 <xPortStartScheduler+0x134>)
 8007120:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	b2da      	uxtb	r2, r3
 8007126:	697b      	ldr	r3, [r7, #20]
 8007128:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800712a:	4b18      	ldr	r3, [pc, #96]	; (800718c <xPortStartScheduler+0x138>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	4a17      	ldr	r2, [pc, #92]	; (800718c <xPortStartScheduler+0x138>)
 8007130:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007134:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8007136:	4b15      	ldr	r3, [pc, #84]	; (800718c <xPortStartScheduler+0x138>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a14      	ldr	r2, [pc, #80]	; (800718c <xPortStartScheduler+0x138>)
 800713c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007140:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8007142:	f000 f8db 	bl	80072fc <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8007146:	4b12      	ldr	r3, [pc, #72]	; (8007190 <xPortStartScheduler+0x13c>)
 8007148:	2200      	movs	r2, #0
 800714a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800714c:	f000 f8fa 	bl	8007344 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007150:	4b10      	ldr	r3, [pc, #64]	; (8007194 <xPortStartScheduler+0x140>)
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	4a0f      	ldr	r2, [pc, #60]	; (8007194 <xPortStartScheduler+0x140>)
 8007156:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800715a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800715c:	f7ff ff64 	bl	8007028 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8007160:	f7fe fcb2 	bl	8005ac8 <vTaskSwitchContext>
    prvTaskExitError();
 8007164:	f7ff ff1c 	bl	8006fa0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8007168:	2300      	movs	r3, #0
}
 800716a:	4618      	mov	r0, r3
 800716c:	3718      	adds	r7, #24
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}
 8007172:	bf00      	nop
 8007174:	e000ed00 	.word	0xe000ed00
 8007178:	410fc271 	.word	0x410fc271
 800717c:	410fc270 	.word	0x410fc270
 8007180:	e000e400 	.word	0xe000e400
 8007184:	200002a4 	.word	0x200002a4
 8007188:	200002a8 	.word	0x200002a8
 800718c:	e000ed20 	.word	0xe000ed20
 8007190:	2000001c 	.word	0x2000001c
 8007194:	e000ef34 	.word	0xe000ef34

08007198 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
        __asm volatile
 800719e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071a2:	f383 8811 	msr	BASEPRI, r3
 80071a6:	f3bf 8f6f 	isb	sy
 80071aa:	f3bf 8f4f 	dsb	sy
 80071ae:	607b      	str	r3, [r7, #4]
    }
 80071b0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80071b2:	4b0f      	ldr	r3, [pc, #60]	; (80071f0 <vPortEnterCritical+0x58>)
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	3301      	adds	r3, #1
 80071b8:	4a0d      	ldr	r2, [pc, #52]	; (80071f0 <vPortEnterCritical+0x58>)
 80071ba:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80071bc:	4b0c      	ldr	r3, [pc, #48]	; (80071f0 <vPortEnterCritical+0x58>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d10f      	bne.n	80071e4 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80071c4:	4b0b      	ldr	r3, [pc, #44]	; (80071f4 <vPortEnterCritical+0x5c>)
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	b2db      	uxtb	r3, r3
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <vPortEnterCritical+0x4c>
        __asm volatile
 80071ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071d2:	f383 8811 	msr	BASEPRI, r3
 80071d6:	f3bf 8f6f 	isb	sy
 80071da:	f3bf 8f4f 	dsb	sy
 80071de:	603b      	str	r3, [r7, #0]
    }
 80071e0:	bf00      	nop
 80071e2:	e7fe      	b.n	80071e2 <vPortEnterCritical+0x4a>
    }
}
 80071e4:	bf00      	nop
 80071e6:	370c      	adds	r7, #12
 80071e8:	46bd      	mov	sp, r7
 80071ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ee:	4770      	bx	lr
 80071f0:	2000001c 	.word	0x2000001c
 80071f4:	e000ed04 	.word	0xe000ed04

080071f8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80071f8:	b480      	push	{r7}
 80071fa:	b083      	sub	sp, #12
 80071fc:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80071fe:	4b12      	ldr	r3, [pc, #72]	; (8007248 <vPortExitCritical+0x50>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d10a      	bne.n	800721c <vPortExitCritical+0x24>
        __asm volatile
 8007206:	f04f 0350 	mov.w	r3, #80	; 0x50
 800720a:	f383 8811 	msr	BASEPRI, r3
 800720e:	f3bf 8f6f 	isb	sy
 8007212:	f3bf 8f4f 	dsb	sy
 8007216:	607b      	str	r3, [r7, #4]
    }
 8007218:	bf00      	nop
 800721a:	e7fe      	b.n	800721a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800721c:	4b0a      	ldr	r3, [pc, #40]	; (8007248 <vPortExitCritical+0x50>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	3b01      	subs	r3, #1
 8007222:	4a09      	ldr	r2, [pc, #36]	; (8007248 <vPortExitCritical+0x50>)
 8007224:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8007226:	4b08      	ldr	r3, [pc, #32]	; (8007248 <vPortExitCritical+0x50>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d105      	bne.n	800723a <vPortExitCritical+0x42>
 800722e:	2300      	movs	r3, #0
 8007230:	603b      	str	r3, [r7, #0]
        __asm volatile
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	f383 8811 	msr	BASEPRI, r3
    }
 8007238:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	2000001c 	.word	0x2000001c
 800724c:	00000000 	.word	0x00000000

08007250 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007250:	f3ef 8009 	mrs	r0, PSP
 8007254:	f3bf 8f6f 	isb	sy
 8007258:	4b15      	ldr	r3, [pc, #84]	; (80072b0 <pxCurrentTCBConst>)
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	f01e 0f10 	tst.w	lr, #16
 8007260:	bf08      	it	eq
 8007262:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007266:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800726a:	6010      	str	r0, [r2, #0]
 800726c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007270:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007274:	f380 8811 	msr	BASEPRI, r0
 8007278:	f3bf 8f4f 	dsb	sy
 800727c:	f3bf 8f6f 	isb	sy
 8007280:	f7fe fc22 	bl	8005ac8 <vTaskSwitchContext>
 8007284:	f04f 0000 	mov.w	r0, #0
 8007288:	f380 8811 	msr	BASEPRI, r0
 800728c:	bc09      	pop	{r0, r3}
 800728e:	6819      	ldr	r1, [r3, #0]
 8007290:	6808      	ldr	r0, [r1, #0]
 8007292:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007296:	f01e 0f10 	tst.w	lr, #16
 800729a:	bf08      	it	eq
 800729c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80072a0:	f380 8809 	msr	PSP, r0
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	4770      	bx	lr
 80072aa:	bf00      	nop
 80072ac:	f3af 8000 	nop.w

080072b0 <pxCurrentTCBConst>:
 80072b0:	20000164 	.word	0x20000164
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80072b4:	bf00      	nop
 80072b6:	bf00      	nop

080072b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b082      	sub	sp, #8
 80072bc:	af00      	add	r7, sp, #0
        __asm volatile
 80072be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072c2:	f383 8811 	msr	BASEPRI, r3
 80072c6:	f3bf 8f6f 	isb	sy
 80072ca:	f3bf 8f4f 	dsb	sy
 80072ce:	607b      	str	r3, [r7, #4]
    }
 80072d0:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80072d2:	f7fe fae3 	bl	800589c <xTaskIncrementTick>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80072dc:	4b06      	ldr	r3, [pc, #24]	; (80072f8 <SysTick_Handler+0x40>)
 80072de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072e2:	601a      	str	r2, [r3, #0]
 80072e4:	2300      	movs	r3, #0
 80072e6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	f383 8811 	msr	BASEPRI, r3
    }
 80072ee:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 80072f0:	bf00      	nop
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}
 80072f8:	e000ed04 	.word	0xe000ed04

080072fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80072fc:	b480      	push	{r7}
 80072fe:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007300:	4b0b      	ldr	r3, [pc, #44]	; (8007330 <vPortSetupTimerInterrupt+0x34>)
 8007302:	2200      	movs	r2, #0
 8007304:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007306:	4b0b      	ldr	r3, [pc, #44]	; (8007334 <vPortSetupTimerInterrupt+0x38>)
 8007308:	2200      	movs	r2, #0
 800730a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800730c:	4b0a      	ldr	r3, [pc, #40]	; (8007338 <vPortSetupTimerInterrupt+0x3c>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4a0a      	ldr	r2, [pc, #40]	; (800733c <vPortSetupTimerInterrupt+0x40>)
 8007312:	fba2 2303 	umull	r2, r3, r2, r3
 8007316:	099b      	lsrs	r3, r3, #6
 8007318:	4a09      	ldr	r2, [pc, #36]	; (8007340 <vPortSetupTimerInterrupt+0x44>)
 800731a:	3b01      	subs	r3, #1
 800731c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800731e:	4b04      	ldr	r3, [pc, #16]	; (8007330 <vPortSetupTimerInterrupt+0x34>)
 8007320:	2207      	movs	r2, #7
 8007322:	601a      	str	r2, [r3, #0]
}
 8007324:	bf00      	nop
 8007326:	46bd      	mov	sp, r7
 8007328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732c:	4770      	bx	lr
 800732e:	bf00      	nop
 8007330:	e000e010 	.word	0xe000e010
 8007334:	e000e018 	.word	0xe000e018
 8007338:	20000008 	.word	0x20000008
 800733c:	10624dd3 	.word	0x10624dd3
 8007340:	e000e014 	.word	0xe000e014

08007344 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8007344:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007354 <vPortEnableVFP+0x10>
 8007348:	6801      	ldr	r1, [r0, #0]
 800734a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800734e:	6001      	str	r1, [r0, #0]
 8007350:	4770      	bx	lr
 8007352:	0000      	.short	0x0000
 8007354:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8007358:	bf00      	nop
 800735a:	bf00      	nop

0800735c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800735c:	b480      	push	{r7}
 800735e:	b085      	sub	sp, #20
 8007360:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8007362:	f3ef 8305 	mrs	r3, IPSR
 8007366:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	2b0f      	cmp	r3, #15
 800736c:	d914      	bls.n	8007398 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800736e:	4a17      	ldr	r2, [pc, #92]	; (80073cc <vPortValidateInterruptPriority+0x70>)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	4413      	add	r3, r2
 8007374:	781b      	ldrb	r3, [r3, #0]
 8007376:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007378:	4b15      	ldr	r3, [pc, #84]	; (80073d0 <vPortValidateInterruptPriority+0x74>)
 800737a:	781b      	ldrb	r3, [r3, #0]
 800737c:	7afa      	ldrb	r2, [r7, #11]
 800737e:	429a      	cmp	r2, r3
 8007380:	d20a      	bcs.n	8007398 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	607b      	str	r3, [r7, #4]
    }
 8007394:	bf00      	nop
 8007396:	e7fe      	b.n	8007396 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007398:	4b0e      	ldr	r3, [pc, #56]	; (80073d4 <vPortValidateInterruptPriority+0x78>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80073a0:	4b0d      	ldr	r3, [pc, #52]	; (80073d8 <vPortValidateInterruptPriority+0x7c>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d90a      	bls.n	80073be <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80073a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ac:	f383 8811 	msr	BASEPRI, r3
 80073b0:	f3bf 8f6f 	isb	sy
 80073b4:	f3bf 8f4f 	dsb	sy
 80073b8:	603b      	str	r3, [r7, #0]
    }
 80073ba:	bf00      	nop
 80073bc:	e7fe      	b.n	80073bc <vPortValidateInterruptPriority+0x60>
    }
 80073be:	bf00      	nop
 80073c0:	3714      	adds	r7, #20
 80073c2:	46bd      	mov	sp, r7
 80073c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c8:	4770      	bx	lr
 80073ca:	bf00      	nop
 80073cc:	e000e3f0 	.word	0xe000e3f0
 80073d0:	200002a4 	.word	0x200002a4
 80073d4:	e000ed0c 	.word	0xe000ed0c
 80073d8:	200002a8 	.word	0x200002a8

080073dc <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b08a      	sub	sp, #40	; 0x28
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 80073e4:	2300      	movs	r3, #0
 80073e6:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 80073e8:	f7fe f932 	bl	8005650 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80073ec:	4b53      	ldr	r3, [pc, #332]	; (800753c <pvPortMalloc+0x160>)
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d101      	bne.n	80073f8 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80073f4:	f000 f908 	bl	8007608 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d012      	beq.n	8007424 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80073fe:	2208      	movs	r2, #8
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	f003 0307 	and.w	r3, r3, #7
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	3308      	adds	r3, #8
 800740a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800740c:	69bb      	ldr	r3, [r7, #24]
 800740e:	43db      	mvns	r3, r3
 8007410:	687a      	ldr	r2, [r7, #4]
 8007412:	429a      	cmp	r2, r3
 8007414:	d804      	bhi.n	8007420 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8007416:	687a      	ldr	r2, [r7, #4]
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	4413      	add	r3, r2
 800741c:	607b      	str	r3, [r7, #4]
 800741e:	e001      	b.n	8007424 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8007420:	2300      	movs	r3, #0
 8007422:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	db70      	blt.n	800750c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d06d      	beq.n	800750c <pvPortMalloc+0x130>
 8007430:	4b43      	ldr	r3, [pc, #268]	; (8007540 <pvPortMalloc+0x164>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	429a      	cmp	r2, r3
 8007438:	d868      	bhi.n	800750c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800743a:	4b42      	ldr	r3, [pc, #264]	; (8007544 <pvPortMalloc+0x168>)
 800743c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800743e:	4b41      	ldr	r3, [pc, #260]	; (8007544 <pvPortMalloc+0x168>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007444:	e004      	b.n	8007450 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8007446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007448:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800744a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	687a      	ldr	r2, [r7, #4]
 8007456:	429a      	cmp	r2, r3
 8007458:	d903      	bls.n	8007462 <pvPortMalloc+0x86>
 800745a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d1f1      	bne.n	8007446 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8007462:	4b36      	ldr	r3, [pc, #216]	; (800753c <pvPortMalloc+0x160>)
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007468:	429a      	cmp	r2, r3
 800746a:	d04f      	beq.n	800750c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	2208      	movs	r2, #8
 8007472:	4413      	add	r3, r2
 8007474:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007476:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007478:	681a      	ldr	r2, [r3, #0]
 800747a:	6a3b      	ldr	r3, [r7, #32]
 800747c:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800747e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007480:	685a      	ldr	r2, [r3, #4]
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	1ad2      	subs	r2, r2, r3
 8007486:	2308      	movs	r3, #8
 8007488:	005b      	lsls	r3, r3, #1
 800748a:	429a      	cmp	r2, r3
 800748c:	d91f      	bls.n	80074ce <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800748e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	4413      	add	r3, r2
 8007494:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f003 0307 	and.w	r3, r3, #7
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00a      	beq.n	80074b6 <pvPortMalloc+0xda>
        __asm volatile
 80074a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80074a4:	f383 8811 	msr	BASEPRI, r3
 80074a8:	f3bf 8f6f 	isb	sy
 80074ac:	f3bf 8f4f 	dsb	sy
 80074b0:	613b      	str	r3, [r7, #16]
    }
 80074b2:	bf00      	nop
 80074b4:	e7fe      	b.n	80074b4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80074b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	1ad2      	subs	r2, r2, r3
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80074c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074c4:	687a      	ldr	r2, [r7, #4]
 80074c6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80074c8:	6978      	ldr	r0, [r7, #20]
 80074ca:	f000 f8f9 	bl	80076c0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80074ce:	4b1c      	ldr	r3, [pc, #112]	; (8007540 <pvPortMalloc+0x164>)
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	1ad3      	subs	r3, r2, r3
 80074d8:	4a19      	ldr	r2, [pc, #100]	; (8007540 <pvPortMalloc+0x164>)
 80074da:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80074dc:	4b18      	ldr	r3, [pc, #96]	; (8007540 <pvPortMalloc+0x164>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	4b19      	ldr	r3, [pc, #100]	; (8007548 <pvPortMalloc+0x16c>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d203      	bcs.n	80074f0 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80074e8:	4b15      	ldr	r3, [pc, #84]	; (8007540 <pvPortMalloc+0x164>)
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a16      	ldr	r2, [pc, #88]	; (8007548 <pvPortMalloc+0x16c>)
 80074ee:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 80074f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80074f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fa:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80074fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074fe:	2200      	movs	r2, #0
 8007500:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8007502:	4b12      	ldr	r3, [pc, #72]	; (800754c <pvPortMalloc+0x170>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	3301      	adds	r3, #1
 8007508:	4a10      	ldr	r2, [pc, #64]	; (800754c <pvPortMalloc+0x170>)
 800750a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800750c:	f7fe f8ae 	bl	800566c <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007510:	69fb      	ldr	r3, [r7, #28]
 8007512:	f003 0307 	and.w	r3, r3, #7
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00a      	beq.n	8007530 <pvPortMalloc+0x154>
        __asm volatile
 800751a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800751e:	f383 8811 	msr	BASEPRI, r3
 8007522:	f3bf 8f6f 	isb	sy
 8007526:	f3bf 8f4f 	dsb	sy
 800752a:	60fb      	str	r3, [r7, #12]
    }
 800752c:	bf00      	nop
 800752e:	e7fe      	b.n	800752e <pvPortMalloc+0x152>
    return pvReturn;
 8007530:	69fb      	ldr	r3, [r7, #28]
}
 8007532:	4618      	mov	r0, r3
 8007534:	3728      	adds	r7, #40	; 0x28
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	20012eb4 	.word	0x20012eb4
 8007540:	20012eb8 	.word	0x20012eb8
 8007544:	20012eac 	.word	0x20012eac
 8007548:	20012ebc 	.word	0x20012ebc
 800754c:	20012ec0 	.word	0x20012ec0

08007550 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8007550:	b580      	push	{r7, lr}
 8007552:	b086      	sub	sp, #24
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d049      	beq.n	80075f6 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8007562:	2308      	movs	r3, #8
 8007564:	425b      	negs	r3, r3
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	4413      	add	r3, r2
 800756a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800756c:	697b      	ldr	r3, [r7, #20]
 800756e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	2b00      	cmp	r3, #0
 8007576:	db0a      	blt.n	800758e <vPortFree+0x3e>
        __asm volatile
 8007578:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757c:	f383 8811 	msr	BASEPRI, r3
 8007580:	f3bf 8f6f 	isb	sy
 8007584:	f3bf 8f4f 	dsb	sy
 8007588:	60fb      	str	r3, [r7, #12]
    }
 800758a:	bf00      	nop
 800758c:	e7fe      	b.n	800758c <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d00a      	beq.n	80075ac <vPortFree+0x5c>
        __asm volatile
 8007596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800759a:	f383 8811 	msr	BASEPRI, r3
 800759e:	f3bf 8f6f 	isb	sy
 80075a2:	f3bf 8f4f 	dsb	sy
 80075a6:	60bb      	str	r3, [r7, #8]
    }
 80075a8:	bf00      	nop
 80075aa:	e7fe      	b.n	80075aa <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80075ac:	693b      	ldr	r3, [r7, #16]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	0fdb      	lsrs	r3, r3, #31
 80075b2:	f003 0301 	and.w	r3, r3, #1
 80075b6:	b2db      	uxtb	r3, r3
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d01c      	beq.n	80075f6 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d118      	bne.n	80075f6 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80075c4:	693b      	ldr	r3, [r7, #16]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80075cc:	693b      	ldr	r3, [r7, #16]
 80075ce:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 80075d0:	f7fe f83e 	bl	8005650 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	685a      	ldr	r2, [r3, #4]
 80075d8:	4b09      	ldr	r3, [pc, #36]	; (8007600 <vPortFree+0xb0>)
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4413      	add	r3, r2
 80075de:	4a08      	ldr	r2, [pc, #32]	; (8007600 <vPortFree+0xb0>)
 80075e0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80075e2:	6938      	ldr	r0, [r7, #16]
 80075e4:	f000 f86c 	bl	80076c0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80075e8:	4b06      	ldr	r3, [pc, #24]	; (8007604 <vPortFree+0xb4>)
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	3301      	adds	r3, #1
 80075ee:	4a05      	ldr	r2, [pc, #20]	; (8007604 <vPortFree+0xb4>)
 80075f0:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80075f2:	f7fe f83b 	bl	800566c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80075f6:	bf00      	nop
 80075f8:	3718      	adds	r7, #24
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
 80075fe:	bf00      	nop
 8007600:	20012eb8 	.word	0x20012eb8
 8007604:	20012ec4 	.word	0x20012ec4

08007608 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800760e:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8007612:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007614:	4b25      	ldr	r3, [pc, #148]	; (80076ac <prvHeapInit+0xa4>)
 8007616:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	2b00      	cmp	r3, #0
 8007620:	d00c      	beq.n	800763c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	3307      	adds	r3, #7
 8007626:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	f023 0307 	bic.w	r3, r3, #7
 800762e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8007630:	68ba      	ldr	r2, [r7, #8]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	1ad3      	subs	r3, r2, r3
 8007636:	4a1d      	ldr	r2, [pc, #116]	; (80076ac <prvHeapInit+0xa4>)
 8007638:	4413      	add	r3, r2
 800763a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007640:	4a1b      	ldr	r2, [pc, #108]	; (80076b0 <prvHeapInit+0xa8>)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8007646:	4b1a      	ldr	r3, [pc, #104]	; (80076b0 <prvHeapInit+0xa8>)
 8007648:	2200      	movs	r2, #0
 800764a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	68ba      	ldr	r2, [r7, #8]
 8007650:	4413      	add	r3, r2
 8007652:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8007654:	2208      	movs	r2, #8
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	1a9b      	subs	r3, r3, r2
 800765a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f023 0307 	bic.w	r3, r3, #7
 8007662:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	4a13      	ldr	r2, [pc, #76]	; (80076b4 <prvHeapInit+0xac>)
 8007668:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800766a:	4b12      	ldr	r3, [pc, #72]	; (80076b4 <prvHeapInit+0xac>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2200      	movs	r2, #0
 8007670:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8007672:	4b10      	ldr	r3, [pc, #64]	; (80076b4 <prvHeapInit+0xac>)
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	2200      	movs	r2, #0
 8007678:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	1ad2      	subs	r2, r2, r3
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007688:	4b0a      	ldr	r3, [pc, #40]	; (80076b4 <prvHeapInit+0xac>)
 800768a:	681a      	ldr	r2, [r3, #0]
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	4a08      	ldr	r2, [pc, #32]	; (80076b8 <prvHeapInit+0xb0>)
 8007696:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007698:	683b      	ldr	r3, [r7, #0]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	4a07      	ldr	r2, [pc, #28]	; (80076bc <prvHeapInit+0xb4>)
 800769e:	6013      	str	r3, [r2, #0]
}
 80076a0:	bf00      	nop
 80076a2:	3714      	adds	r7, #20
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	200002ac 	.word	0x200002ac
 80076b0:	20012eac 	.word	0x20012eac
 80076b4:	20012eb4 	.word	0x20012eb4
 80076b8:	20012ebc 	.word	0x20012ebc
 80076bc:	20012eb8 	.word	0x20012eb8

080076c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80076c0:	b480      	push	{r7}
 80076c2:	b085      	sub	sp, #20
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80076c8:	4b28      	ldr	r3, [pc, #160]	; (800776c <prvInsertBlockIntoFreeList+0xac>)
 80076ca:	60fb      	str	r3, [r7, #12]
 80076cc:	e002      	b.n	80076d4 <prvInsertBlockIntoFreeList+0x14>
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	60fb      	str	r3, [r7, #12]
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d8f7      	bhi.n	80076ce <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	685b      	ldr	r3, [r3, #4]
 80076e6:	68ba      	ldr	r2, [r7, #8]
 80076e8:	4413      	add	r3, r2
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	429a      	cmp	r2, r3
 80076ee:	d108      	bne.n	8007702 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	685a      	ldr	r2, [r3, #4]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	685b      	ldr	r3, [r3, #4]
 80076f8:	441a      	add	r2, r3
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	685b      	ldr	r3, [r3, #4]
 800770a:	68ba      	ldr	r2, [r7, #8]
 800770c:	441a      	add	r2, r3
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	429a      	cmp	r2, r3
 8007714:	d118      	bne.n	8007748 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	4b15      	ldr	r3, [pc, #84]	; (8007770 <prvInsertBlockIntoFreeList+0xb0>)
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	429a      	cmp	r2, r3
 8007720:	d00d      	beq.n	800773e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	685a      	ldr	r2, [r3, #4]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	685b      	ldr	r3, [r3, #4]
 800772c:	441a      	add	r2, r3
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	681a      	ldr	r2, [r3, #0]
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	601a      	str	r2, [r3, #0]
 800773c:	e008      	b.n	8007750 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800773e:	4b0c      	ldr	r3, [pc, #48]	; (8007770 <prvInsertBlockIntoFreeList+0xb0>)
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	601a      	str	r2, [r3, #0]
 8007746:	e003      	b.n	8007750 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681a      	ldr	r2, [r3, #0]
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8007750:	68fa      	ldr	r2, [r7, #12]
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	429a      	cmp	r2, r3
 8007756:	d002      	beq.n	800775e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800775e:	bf00      	nop
 8007760:	3714      	adds	r7, #20
 8007762:	46bd      	mov	sp, r7
 8007764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007768:	4770      	bx	lr
 800776a:	bf00      	nop
 800776c:	20012eac 	.word	0x20012eac
 8007770:	20012eb4 	.word	0x20012eb4

08007774 <memset>:
 8007774:	4402      	add	r2, r0
 8007776:	4603      	mov	r3, r0
 8007778:	4293      	cmp	r3, r2
 800777a:	d100      	bne.n	800777e <memset+0xa>
 800777c:	4770      	bx	lr
 800777e:	f803 1b01 	strb.w	r1, [r3], #1
 8007782:	e7f9      	b.n	8007778 <memset+0x4>

08007784 <__libc_init_array>:
 8007784:	b570      	push	{r4, r5, r6, lr}
 8007786:	4d0d      	ldr	r5, [pc, #52]	; (80077bc <__libc_init_array+0x38>)
 8007788:	4c0d      	ldr	r4, [pc, #52]	; (80077c0 <__libc_init_array+0x3c>)
 800778a:	1b64      	subs	r4, r4, r5
 800778c:	10a4      	asrs	r4, r4, #2
 800778e:	2600      	movs	r6, #0
 8007790:	42a6      	cmp	r6, r4
 8007792:	d109      	bne.n	80077a8 <__libc_init_array+0x24>
 8007794:	4d0b      	ldr	r5, [pc, #44]	; (80077c4 <__libc_init_array+0x40>)
 8007796:	4c0c      	ldr	r4, [pc, #48]	; (80077c8 <__libc_init_array+0x44>)
 8007798:	f000 f826 	bl	80077e8 <_init>
 800779c:	1b64      	subs	r4, r4, r5
 800779e:	10a4      	asrs	r4, r4, #2
 80077a0:	2600      	movs	r6, #0
 80077a2:	42a6      	cmp	r6, r4
 80077a4:	d105      	bne.n	80077b2 <__libc_init_array+0x2e>
 80077a6:	bd70      	pop	{r4, r5, r6, pc}
 80077a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80077ac:	4798      	blx	r3
 80077ae:	3601      	adds	r6, #1
 80077b0:	e7ee      	b.n	8007790 <__libc_init_array+0xc>
 80077b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80077b6:	4798      	blx	r3
 80077b8:	3601      	adds	r6, #1
 80077ba:	e7f2      	b.n	80077a2 <__libc_init_array+0x1e>
 80077bc:	080079c8 	.word	0x080079c8
 80077c0:	080079c8 	.word	0x080079c8
 80077c4:	080079c8 	.word	0x080079c8
 80077c8:	080079cc 	.word	0x080079cc

080077cc <memcpy>:
 80077cc:	440a      	add	r2, r1
 80077ce:	4291      	cmp	r1, r2
 80077d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80077d4:	d100      	bne.n	80077d8 <memcpy+0xc>
 80077d6:	4770      	bx	lr
 80077d8:	b510      	push	{r4, lr}
 80077da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80077e2:	4291      	cmp	r1, r2
 80077e4:	d1f9      	bne.n	80077da <memcpy+0xe>
 80077e6:	bd10      	pop	{r4, pc}

080077e8 <_init>:
 80077e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ea:	bf00      	nop
 80077ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077ee:	bc08      	pop	{r3}
 80077f0:	469e      	mov	lr, r3
 80077f2:	4770      	bx	lr

080077f4 <_fini>:
 80077f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077f6:	bf00      	nop
 80077f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077fa:	bc08      	pop	{r3}
 80077fc:	469e      	mov	lr, r3
 80077fe:	4770      	bx	lr
