// Seed: 808706165
module module_0;
  id_1(
      (1'b0)
  );
  wire id_2;
endmodule
module module_1;
  assign id_1 = 1'b0;
  module_0();
  always id_1 <= 1;
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1
);
  wire id_3 = 1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always id_2 = id_3;
  assign id_2 = 1;
  supply1 id_4;
  module_0();
  always_latch $display(1, id_4, 1);
  assign id_2 = 1;
  assign id_1 = id_1;
endmodule
