INFO: [VRFC 10-163] Analyzing VHDL file "D:/RTL/IP_Creation/IP_Creation.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'design_1_c_counter_binary_0_0'
