// Seed: 3464532768
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input supply0 id_7,
    output wire id_8,
    output wand id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    output tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input tri1 id_18,
    input uwire id_19,
    output uwire id_20,
    output uwire id_21,
    input wor id_22,
    input wor id_23,
    input uwire id_24,
    input uwire id_25
);
  wire id_27;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    output wire id_2,
    output tri id_3,
    input tri1 id_4,
    output wire id_5
);
  always @(posedge -1);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_4,
      id_4,
      id_2,
      id_5,
      id_4,
      id_0,
      id_1,
      id_0,
      id_4,
      id_2,
      id_0,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_0,
      id_4,
      id_0,
      id_0
  );
endmodule
