CAPI=2:
name: "merl:azadi-II:azadi-II_rv_plic:1.0"
description: "Azadi SoC rv_plic core files."
filesets:
  azadi:
    files:
      - rtl/rv_plic.sv
      - rtl/rv_plic_target.sv
      - rtl/rv_plic_reg_top.sv
      - rtl/rv_plic_gateway.sv
    file_type : systemVerilogSource
targets:
  default: &default
    filesets: [azadi]