INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taha/tic_tac_toe/tic_tac_toe.sim/sim_1/synth/timing/xsim/tb_tic_tac_toe_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm_controller
INFO: [VRFC 10-311] analyzing module position_registers
INFO: [VRFC 10-311] analyzing module tic_tac_toe_game
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Taha/tic_tac_toe/tic_tac_toe.srcs/sim_1/new/tic_tac_toe_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tic_tac_toe
