Protel Design System Design Rule Check
PCB File : C:\Users\robank\Desktop\¸ßÆµÊµÑµdemo-1\PCB_Project\PCB1.PcbDoc
Date     : 2021/12/13
Time     : 17:25:18

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Pad P1-1(1935mil,3015mil) on Multi-Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.79mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Pad Q1-1(1810mil,2727.598mil) on Top Layer [Top Solder] Mask Sliver [9.79mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Pad Q1-2(1810mil,2802.402mil) on Top Layer [Top Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Via (2015mil,2776mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Via (2015mil,2776mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Pad C6-2(2450mil,3405mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Pad R10-1(2510mil,3465mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.717mil < 10mil) Between Pad C13-1(1930mil,3110mil) on Top Layer And Pad CON2-4(1963.426mil,3183.15mil) on Multi-Layer [Top Solder] Mask Sliver [4.717mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.869mil < 10mil) Between Pad C13-2(1840mil,3110mil) on Top Layer And Pad CON2-3(1766.574mil,3183.15mil) on Multi-Layer [Top Solder] Mask Sliver [6.869mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.441mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Pad Q2-2(1917.598mil,2840mil) on Bottom Layer [Bottom Solder] Mask Sliver [4.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Pad C4-1(2165mil,3020mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.828mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Pad R10-2(2510mil,3375mil) on Top Layer [Top Solder] Mask Sliver [2.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Via (2446mil,3360mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.828mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Pad R10-1(2510mil,3465mil) on Top Layer [Top Solder] Mask Sliver [2.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Pad R10-2(2510mil,3375mil) on Top Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Via (2446mil,3360mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.787mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Pad Q1-2(1810mil,2802.402mil) on Top Layer [Top Solder] Mask Sliver [7.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.473mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Pad P1-1(1935mil,3015mil) on Multi-Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Via (2205mil,3160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Via (2205mil,3160mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.061mil < 10mil) Between Pad CON1-0(2217.756mil,3350.788mil) on Multi-Layer And Pad Q3-1(2321.028mil,3297.406mil) on Top Layer [Top Solder] Mask Sliver [8.061mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.496mil < 10mil) Between Pad CON1-0(2615.394mil,3350.788mil) on Multi-Layer And Pad R10-2(2510mil,3375mil) on Top Layer [Top Solder] Mask Sliver [3.496mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.919mil < 10mil) Between Pad CON1-0(2615.394mil,3350.788mil) on Multi-Layer And Via (2569.686mil,3435mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.919mil] / [Bottom Solder] Mask Sliver [8.919mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.583mil < 10mil) Between Pad E1-1(1545mil,2761.89mil) on Top Layer And Via (1513mil,2698mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.583mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Pad R1-1(1645mil,2795mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad MIC1-2(1710mil,2899mil) on Multi-Layer And Pad R7-2(1645mil,2910mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.472mil < 10mil) Between Pad P1-2(1835mil,3015mil) on Multi-Layer And Pad R8-1(1850mil,2945mil) on Top Layer [Top Solder] Mask Sliver [7.473mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.441mil < 10mil) Between Pad Q1-1(1810mil,2727.598mil) on Top Layer And Pad R9-2(1880mil,2705mil) on Top Layer [Top Solder] Mask Sliver [9.441mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.787mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Pad R8-2(1850mil,2855mil) on Top Layer [Top Solder] Mask Sliver [7.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.469mil < 10mil) Between Pad Q1-3(1711.028mil,2765.004mil) on Top Layer And Pad R1-1(1645mil,2795mil) on Top Layer [Top Solder] Mask Sliver [5.469mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.595mil < 10mil) Between Pad Q3-1(2321.028mil,3297.406mil) on Top Layer And Via (2342mil,3259mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.595mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.585mil < 10mil) Between Pad Q3-2(2321.028mil,3222.604mil) on Top Layer And Via (2342mil,3259mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.585mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.111mil < 10mil) Between Pad R1-1(1645mil,2795mil) on Top Layer And Via (1672.105mil,2749.889mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.111mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.889mil < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Via (1672.105mil,2749.889mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.889mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Pad R6-1(1765mil,2705mil) on Bottom Layer [Bottom Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.359mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Via (1672.105mil,2749.889mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [2.359mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Pad R6-2(1855mil,2705mil) on Bottom Layer [Bottom Solder] Mask Sliver [7mil]
Rule Violations :37

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (1710mil,2862mil) on Bottom Overlay And Pad C2-2(1815mil,2775mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.495mil < 10mil) Between Arc (1710mil,2862mil) on Bottom Overlay And Pad P1-3(1735mil,3015mil) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [1.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Arc (1710mil,2862mil) on Bottom Overlay And Pad R2-1(1705mil,2705mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Arc (1830mil,2700mil) on Top Overlay And Pad Q1-1(1810mil,2727.598mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.944mil < 10mil) Between Arc (2020mil,2820mil) on Bottom Overlay And Pad Q2-1(1992.402mil,2840mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [5.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.4mil < 10mil) Between Arc (2301.027mil,3325.005mil) on Top Overlay And Pad CON1-0(2217.756mil,3350.788mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.945mil < 10mil) Between Arc (2301.027mil,3325.005mil) on Top Overlay And Pad Q3-1(2321.028mil,3297.406mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (1954mil,2819mil)(1954mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (1954mil,2819mil)(2026mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (1956mil,2819mil)(1956mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (1990mil,2890mil)(1990mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (2024mil,2774mil)(2024mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (2024mil,2831mil)(2096mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1990mil,2855mil) on Top Layer And Track (2026mil,2819mil)(2026mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1685mil,2965mil)(1985mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1954mil,2924mil)(1954mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1954mil,2981mil)(2026mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1956mil,2924mil)(1956mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1985mil,2965mil)(1985mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (1990mil,2905mil)(1990mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1990mil,2945mil) on Top Layer And Track (2026mil,2924mil)(2026mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(2060mil,2705mil) on Top Layer And Track (2024mil,2669mil)(2024mil,2726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(2060mil,2705mil) on Top Layer And Track (2024mil,2669mil)(2096mil,2669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(2060mil,2705mil) on Top Layer And Track (2060mil,2740mil)(2060mil,2745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(2060mil,2705mil) on Top Layer And Track (2096mil,2669mil)(2096mil,2726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Track (1844mil,2739mil)(1844mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Track (1844mil,2739mil)(1901mil,2739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Track (1844mil,2741mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Track (1844mil,2811mil)(1901mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(1880mil,2775mil) on Top Layer And Track (1915mil,2775mil)(1920mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Track (1844mil,2741mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Track (1930mil,2775mil)(1935mil,2775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Track (1949mil,2739mil)(2006mil,2739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Track (1949mil,2811mil)(2006mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(1970mil,2775mil) on Top Layer And Track (2006mil,2739mil)(2006mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (1954mil,2819mil)(2026mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (2024mil,2774mil)(2024mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (2024mil,2831mil)(2096mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (2026mil,2819mil)(2026mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (2060mil,2755mil)(2060mil,2760mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(2060mil,2795mil) on Top Layer And Track (2096mil,2774mil)(2096mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(2360mil,3465mil) on Top Layer And Track (2324mil,3429mil)(2324mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(2360mil,3465mil) on Top Layer And Track (2324mil,3429mil)(2381mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(2360mil,3465mil) on Top Layer And Track (2324mil,3501mil)(2381mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(2360mil,3465mil) on Top Layer And Track (2395mil,3465mil)(2400mil,3465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2410mil,3465mil)(2415mil,3465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2414mil,3384mil)(2414mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2414mil,3441mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2429mil,3429mil)(2486mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2429mil,3501mil)(2486mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2474mil,3339mil)(2474mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2474mil,3501mil)(2546mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2486mil,3384mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(2450mil,3465mil) on Top Layer And Track (2486mil,3429mil)(2486mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1930mil,3110mil) on Top Layer And Track (1890mil,3110mil)(1895mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1930mil,3110mil) on Top Layer And Track (1909mil,3074mil)(1966mil,3074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1930mil,3110mil) on Top Layer And Track (1909mil,3146mil)(1966mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(1930mil,3110mil) on Top Layer And Track (1966mil,3074mil)(1966mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1840mil,3110mil) on Top Layer And Track (1804mil,3074mil)(1804mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1840mil,3110mil) on Top Layer And Track (1804mil,3074mil)(1861mil,3074mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1840mil,3110mil) on Top Layer And Track (1804mil,3146mil)(1861mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(1840mil,3110mil) on Top Layer And Track (1875mil,3110mil)(1880mil,3110mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1865mil,2775mil)(1870mil,2775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1884mil,2669mil)(1884mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1884mil,2739mil)(1941mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1884mil,2741mil)(2046mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1884mil,2811mil)(1941mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1891mil,2669mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(1905mil,2775mil) on Bottom Layer And Track (1941mil,2739mil)(1941mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-2(1815mil,2775mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(1815mil,2775mil) on Bottom Layer And Track (1779mil,2739mil)(1779mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(1815mil,2775mil) on Bottom Layer And Track (1779mil,2739mil)(1836mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(1815mil,2775mil) on Bottom Layer And Track (1779mil,2811mil)(1836mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(1815mil,2775mil) on Bottom Layer And Track (1850mil,2775mil)(1855mil,2775mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2060mil,3020mil)(2065mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2079mil,2984mil)(2136mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2079mil,3056mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2124mil,3054mil)(2124mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2124mil,3054mil)(2286mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2129mil,2984mil)(2129mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2129mil,2984mil)(2186mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2129mil,3056mil)(2186mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2100mil,3020mil) on Top Layer And Track (2136mil,2984mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2010mil,3020mil) on Top Layer And Track (1974mil,2984mil)(1974mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2010mil,3020mil) on Top Layer And Track (1974mil,2984mil)(2031mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2010mil,3020mil) on Top Layer And Track (1974mil,3056mil)(2031mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C3-2(2010mil,3020mil) on Top Layer And Track (1985mil,2965mil)(1985mil,3065mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2010mil,3020mil) on Top Layer And Track (2045mil,3020mil)(2050mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2079mil,2984mil)(2136mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2079mil,3056mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2124mil,3054mil)(2286mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2129mil,2984mil)(2129mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2129mil,2984mil)(2186mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2129mil,3056mil)(2186mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2136mil,2984mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2165mil,3020mil) on Top Layer And Track (2200mil,3020mil)(2205mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2124mil,3054mil)(2286mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2215mil,3020mil)(2220mil,3020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2234mil,2984mil)(2291mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2234mil,3056mil)(2291mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.816mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2286mil,3054mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2255mil,3020mil) on Top Layer And Track (2291mil,2984mil)(2291mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1449mil,3054mil)(1449mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1449mil,3054mil)(1506mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1449mil,3126mil)(1506mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1475mil,2945mil)(1475mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1475mil,3055mil)(1615mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(1485mil,3090mil) on Top Layer And Track (1520mil,3090mil)(1525mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C5-2(1575mil,3090mil) on Top Layer And Track (1475mil,3055mil)(1615mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1575mil,3090mil) on Top Layer And Track (1535mil,3090mil)(1540mil,3090mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1575mil,3090mil) on Top Layer And Track (1554mil,3054mil)(1611mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1575mil,3090mil) on Top Layer And Track (1554mil,3126mil)(1611mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(1575mil,3090mil) on Top Layer And Track (1611mil,3054mil)(1611mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2414mil,3279mil)(2414mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2414mil,3279mil)(2486mil,3279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2450mil,3350mil)(2450mil,3355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2474mil,3339mil)(2474mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2474mil,3339mil)(2546mil,3339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2450mil,3315mil) on Top Layer And Track (2486mil,3279mil)(2486mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2414mil,3384mil)(2414mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2414mil,3441mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2429mil,3429mil)(2486mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2450mil,3365mil)(2450mil,3370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2474mil,3339mil)(2474mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2486mil,3384mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2450mil,3405mil) on Top Layer And Track (2486mil,3429mil)(2486mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1685mil,2965mil)(1985mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1744mil,2924mil)(1744mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1744mil,2981mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1780mil,2905mil)(1780mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1780mil,2945mil) on Top Layer And Track (1816mil,2924mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.009mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1732.442mil,2824.054mil)(1763.938mil,2824.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.009mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1744mil,2819mil)(1744mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1744mil,2819mil)(1816mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1780mil,2890mil)(1780mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1780mil,2855mil) on Top Layer And Track (1816mil,2819mil)(1816mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1685mil,2965mil)(1985mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1884mil,2924mil)(1884mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1884mil,2981mil)(1956mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1886mil,2819mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1920mil,2905mil)(1920mil,2910mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1954mil,2924mil)(1954mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(1920mil,2945mil) on Top Layer And Track (1956mil,2924mil)(1956mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1884mil,2819mil)(1884mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1884mil,2819mil)(1956mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1886mil,2819mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1920mil,2890mil)(1920mil,2895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1954mil,2819mil)(1954mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(1920mil,2855mil) on Top Layer And Track (1956mil,2819mil)(1956mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Track (2124mil,3124mil)(2124mil,3196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Track (2124mil,3124mil)(2181mil,3124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Track (2124mil,3126mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Track (2124mil,3196mil)(2181mil,3196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(2160mil,3160mil) on Top Layer And Track (2195mil,3160mil)(2200mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Track (2124mil,3126mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Track (2210mil,3160mil)(2215mil,3160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Track (2229mil,3124mil)(2286mil,3124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Track (2229mil,3196mil)(2286mil,3196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(2250mil,3160mil) on Top Layer And Track (2286mil,3124mil)(2286mil,3196mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON1-0(2615.394mil,3350.788mil) on Multi-Layer And Track (2474mil,3339mil)(2546mil,3339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON1-0(2615.394mil,3350.788mil) on Multi-Layer And Track (2546mil,3339mil)(2546mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.701mil < 10mil) Between Pad CON1-2(2515mil,3150mil) on Multi-Layer And Track (2563.15mil,2963.15mil)(2563.15mil,3263.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.701mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.291mil < 10mil) Between Pad CON2-2(1668.15mil,3183.15mil) on Multi-Layer And Track (1618.426mil,3068.15mil)(1618.426mil,3513.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON2-3(1766.574mil,3183.15mil) on Multi-Layer And Track (1804mil,3074mil)(1804mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON2-3(1766.574mil,3183.15mil) on Multi-Layer And Track (1804mil,3146mil)(1861mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON2-4(1963.426mil,3183.15mil) on Multi-Layer And Track (1909mil,3146mil)(1966mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CON2-4(1963.426mil,3183.15mil) on Multi-Layer And Track (1966mil,3074mil)(1966mil,3146mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.143mil < 10mil) Between Pad CON2-5(2061.85mil,3183.15mil) on Multi-Layer And Track (2108.426mil,3068.15mil)(2108.426mil,3513.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.143mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.583mil < 10mil) Between Pad E1-2(1545mil,2998.11mil) on Top Layer And Track (1449mil,3054mil)(1506mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.583mil < 10mil) Between Pad E1-2(1545mil,2998.11mil) on Top Layer And Track (1475mil,3055mil)(1615mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.583mil < 10mil) Between Pad E1-2(1545mil,2998.11mil) on Top Layer And Track (1554mil,3054mil)(1611mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.583mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-1(1425mil,2781.574mil) on Multi-Layer And Track (1475mil,2720mil)(1475mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.386mil < 10mil) Between Pad JP1-1(1425mil,2781.574mil) on Multi-Layer And Track (1475mil,2720mil)(1500mil,2695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.386mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-2(1425mil,2978.426mil) on Multi-Layer And Track (1370mil,3030mil)(1440mil,3030mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.495mil < 10mil) Between Pad JP1-2(1425mil,2978.426mil) on Multi-Layer And Track (1440mil,3030mil)(1440mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.495mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-2(1425mil,2978.426mil) on Multi-Layer And Track (1475mil,2945mil)(1475mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L1-1(2281.85mil,2728.15mil) on Multi-Layer And Track (2031.85mil,2678.15mil)(2331.85mil,2678.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L1-1(2281.85mil,2728.15mil) on Multi-Layer And Track (2331.85mil,2678.15mil)(2331.85mil,2978.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L1-2(2085mil,2925mil) on Multi-Layer And Track (2031.85mil,2678.15mil)(2031.85mil,2978.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L1-2(2085mil,2925mil) on Multi-Layer And Track (2031.85mil,2978.15mil)(2331.85mil,2978.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.368mil < 10mil) Between Pad L2-1(2613.15mil,3013.15mil) on Multi-Layer And Track (2124.574mil,3060.536mil)(2708.574mil,3060.536mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad L2-1(2613.15mil,3013.15mil) on Multi-Layer And Track (2355mil,2980mil)(2655mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L2-1(2613.15mil,3013.15mil) on Multi-Layer And Track (2563.15mil,2963.15mil)(2563.15mil,3263.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L2-1(2613.15mil,3013.15mil) on Multi-Layer And Track (2563.15mil,2963.15mil)(2863.15mil,2963.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.373mil < 10mil) Between Pad L2-1(2613.15mil,3013.15mil) on Multi-Layer And Track (2655mil,2680mil)(2655mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.373mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L2-2(2810mil,3210mil) on Multi-Layer And Track (2563.15mil,3263.15mil)(2863.15mil,3263.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L2-2(2810mil,3210mil) on Multi-Layer And Track (2863.15mil,2963.15mil)(2863.15mil,3263.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L3-1(2605mil,2730mil) on Multi-Layer And Track (2355mil,2680mil)(2655mil,2680mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.982mil < 10mil) Between Pad L3-1(2605mil,2730mil) on Multi-Layer And Track (2655mil,2680mil)(2655mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L3-2(2408.15mil,2926.85mil) on Multi-Layer And Track (2355mil,2680mil)(2355mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.132mil < 10mil) Between Pad L3-2(2408.15mil,2926.85mil) on Multi-Layer And Track (2355mil,2980mil)(2655mil,2980mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.132mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1405mil,3185mil) on Top Layer And Track (1370mil,3155mil)(1370mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1405mil,3185mil) on Top Layer And Track (1370mil,3225mil)(1440mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1405mil,3185mil) on Top Layer And Track (1440mil,3155mil)(1440mil,3225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1405mil,3085mil) on Top Layer And Track (1370mil,3030mil)(1370mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1405mil,3085mil) on Top Layer And Track (1370mil,3045mil)(1440mil,3045mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1405mil,3085mil) on Top Layer And Track (1440mil,3030mil)(1440mil,3115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1609mil,2831mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1681mil,2669mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1732.442mil,2792.558mil)(1732.442mil,2824.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1732.442mil,2824.054mil)(1763.938mil,2824.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1744mil,2819mil)(1744mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad MIC1-1(1710mil,2825mil) on Multi-Layer And Track (1744mil,2819mil)(1816mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.931mil < 10mil) Between Pad MIC1-2(1710mil,2899mil) on Multi-Layer And Track (1609mil,2874mil)(1681mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.931mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad MIC1-2(1710mil,2899mil) on Multi-Layer And Track (1681mil,2874mil)(1681mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1884mil,2981mil)(1956mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1954mil,2924mil)(1954mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1954mil,2981mil)(2026mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.472mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1956mil,2924mil)(1956mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.473mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1974mil,2984mil)(1974mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.586mil < 10mil) Between Pad P1-1(1935mil,3015mil) on Multi-Layer And Track (1974mil,2984mil)(2031mil,2984mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.586mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.421mil < 10mil) Between Pad P1-2(1835mil,3015mil) on Multi-Layer And Track (1744mil,2981mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.426mil < 10mil) Between Pad P1-2(1835mil,3015mil) on Multi-Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.426mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.459mil < 10mil) Between Pad P1-2(1835mil,3015mil) on Multi-Layer And Track (1814mil,2981mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.459mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.421mil < 10mil) Between Pad P1-2(1835mil,3015mil) on Multi-Layer And Track (1816mil,2924mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.421mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.641mil < 10mil) Between Pad P1-3(1735mil,3015mil) on Multi-Layer And Track (1744mil,2924mil)(1744mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.641mil < 10mil) Between Pad P1-3(1735mil,3015mil) on Multi-Layer And Track (1744mil,2981mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.641mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad Q1-1(1810mil,2727.598mil) on Top Layer And Track (1844mil,2669mil)(1844mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad Q1-1(1810mil,2727.598mil) on Top Layer And Track (1844mil,2739mil)(1844mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad Q1-1(1810mil,2727.598mil) on Top Layer And Track (1844mil,2739mil)(1901mil,2739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.635mil < 10mil) Between Pad Q1-1(1810mil,2727.598mil) on Top Layer And Track (1844mil,2741mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.635mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1744mil,2819mil)(1816mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1814mil,2819mil)(1886mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.787mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1816mil,2819mil)(1816mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.787mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1844mil,2739mil)(1844mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.441mil < 10mil) Between Pad Q1-2(1810mil,2802.402mil) on Top Layer And Track (1844mil,2811mil)(1901mil,2811mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.441mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(1711.028mil,2765.004mil) on Top Layer And Track (1681mil,2669mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(1917.598mil,2840mil) on Bottom Layer And Track (1884mil,2811mil)(1941mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.68mil < 10mil) Between Pad Q2-2(1917.598mil,2840mil) on Bottom Layer And Track (1941mil,2739mil)(1941mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.68mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Pad Q3-3(2420mil,3260mil) on Top Layer And Track (2414mil,3279mil)(2414mil,3336mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.189mil < 10mil) Between Pad Q3-3(2420mil,3260mil) on Top Layer And Track (2414mil,3279mil)(2486mil,3279mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.189mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2414mil,3441mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2429mil,3429mil)(2486mil,3429mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2429mil,3501mil)(2486mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2474mil,3339mil)(2474mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2474mil,3501mil)(2546mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2486mil,3384mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2486mil,3429mil)(2486mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2510mil,3465mil) on Top Layer And Track (2546mil,3339mil)(2546mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2510mil,3375mil) on Top Layer And Track (2474mil,3339mil)(2474mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2510mil,3375mil) on Top Layer And Track (2474mil,3339mil)(2546mil,3339mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(2510mil,3375mil) on Top Layer And Track (2486mil,3384mil)(2486mil,3441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2510mil,3375mil) on Top Layer And Track (2546mil,3339mil)(2546mil,3501mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1645mil,2795mil) on Top Layer And Track (1609mil,2669mil)(1609mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1645mil,2795mil) on Top Layer And Track (1609mil,2831mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(1645mil,2795mil) on Top Layer And Track (1615mil,2720mil)(1615mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1645mil,2795mil) on Top Layer And Track (1681mil,2669mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1760mil,3275mil) on Top Layer And Track (1634mil,3239mil)(1796mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1760mil,3275mil) on Top Layer And Track (1634mil,3311mil)(1796mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(1760mil,3275mil) on Top Layer And Track (1796mil,3239mil)(1796mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1670mil,3275mil) on Top Layer And Track (1634mil,3239mil)(1634mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1670mil,3275mil) on Top Layer And Track (1634mil,3239mil)(1796mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(1670mil,3275mil) on Top Layer And Track (1634mil,3311mil)(1796mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Track (1590mil,2695mil)(1615mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Track (1609mil,2669mil)(1609mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Track (1609mil,2669mil)(1681mil,2669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Track (1615mil,2720mil)(1615mil,2820mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1645mil,2705mil) on Top Layer And Track (1681mil,2669mil)(1681mil,2831mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1970mil,3275mil) on Top Layer And Track (1934mil,3239mil)(1934mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1970mil,3275mil) on Top Layer And Track (1934mil,3239mil)(2096mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(1970mil,3275mil) on Top Layer And Track (1934mil,3311mil)(2096mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2060mil,3275mil) on Top Layer And Track (1934mil,3239mil)(2096mil,3239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2060mil,3275mil) on Top Layer And Track (1934mil,3311mil)(2096mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2060mil,3275mil) on Top Layer And Track (2096mil,3239mil)(2096mil,3311mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1579mil,2669mil)(1741mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1579mil,2741mil)(1741mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1695mil,2715mil)(1725mil,2715mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1710mil,2700mil)(1710mil,2730mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1729mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1891mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(1705mil,2705mil) on Bottom Layer And Track (1741mil,2669mil)(1741mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1615mil,2705mil) on Bottom Layer And Track (1579mil,2669mil)(1579mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1615mil,2705mil) on Bottom Layer And Track (1579mil,2669mil)(1741mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(1615mil,2705mil) on Bottom Layer And Track (1579mil,2741mil)(1741mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1891mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1884mil,2669mil)(1884mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1884mil,2669mil)(2046mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1884mil,2739mil)(1941mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1884mil,2741mil)(2046mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1891mil,2669mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R3-1(1920mil,2705mil) on Bottom Layer And Track (1941mil,2739mil)(1941mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2010mil,2705mil) on Bottom Layer And Track (1884mil,2669mil)(2046mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2010mil,2705mil) on Bottom Layer And Track (1884mil,2741mil)(2046mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2010mil,2705mil) on Bottom Layer And Track (2031.85mil,2678.15mil)(2031.85mil,2978.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(2010mil,2705mil) on Bottom Layer And Track (2031.85mil,2678.15mil)(2331.85mil,2678.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(2010mil,2705mil) on Bottom Layer And Track (2046mil,2669mil)(2046mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1485mil,3165mil) on Top Layer And Track (1449mil,3129mil)(1449mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1485mil,3165mil) on Top Layer And Track (1449mil,3129mil)(1611mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(1485mil,3165mil) on Top Layer And Track (1449mil,3201mil)(1611mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1575mil,3165mil) on Top Layer And Track (1449mil,3129mil)(1611mil,3129mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1575mil,3165mil) on Top Layer And Track (1449mil,3201mil)(1611mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(1575mil,3165mil) on Top Layer And Track (1611mil,3129mil)(1611mil,3201mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2250mil,3090mil) on Top Layer And Track (2124mil,3054mil)(2286mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2250mil,3090mil) on Top Layer And Track (2124mil,3126mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-1(2250mil,3090mil) on Top Layer And Track (2229mil,3124mil)(2286mil,3124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-1(2250mil,3090mil) on Top Layer And Track (2234mil,3056mil)(2291mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2250mil,3090mil) on Top Layer And Track (2286mil,3054mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2079mil,3056mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2124mil,3054mil)(2124mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2124mil,3054mil)(2286mil,3054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2124mil,3124mil)(2181mil,3124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2124mil,3126mil)(2286mil,3126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.817mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2129mil,2984mil)(2129mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.817mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2129mil,3056mil)(2186mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R5-2(2160mil,3090mil) on Top Layer And Track (2136mil,2984mil)(2136mil,3056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1579mil,2669mil)(1741mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1579mil,2741mil)(1741mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1729mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1891mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1741mil,2669mil)(1741mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1779mil,2739mil)(1779mil,2811mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-1(1765mil,2705mil) on Bottom Layer And Track (1779mil,2739mil)(1836mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1729mil,2669mil)(1891mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1729mil,2741mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1779mil,2739mil)(1836mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1884mil,2669mil)(1884mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1884mil,2669mil)(2046mil,2669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.849mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1884mil,2739mil)(1941mil,2739mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.849mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1884mil,2741mil)(2046mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(1855mil,2705mil) on Bottom Layer And Track (1891mil,2669mil)(1891mil,2741mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(1645mil,3000mil) on Top Layer And Track (1609mil,2874mil)(1609mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(1645mil,3000mil) on Top Layer And Track (1609mil,3036mil)(1681mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(1645mil,3000mil) on Top Layer And Track (1615mil,2945mil)(1615mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(1645mil,3000mil) on Top Layer And Track (1681mil,2874mil)(1681mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(1645mil,2910mil) on Top Layer And Track (1609mil,2874mil)(1609mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(1645mil,2910mil) on Top Layer And Track (1609mil,2874mil)(1681mil,2874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.18mil < 10mil) Between Pad R7-2(1645mil,2910mil) on Top Layer And Track (1615mil,2945mil)(1615mil,3055mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.18mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(1645mil,2910mil) on Top Layer And Track (1681mil,2874mil)(1681mil,3036mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1685mil,2965mil)(1985mil,2965mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1814mil,2981mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1816mil,2924mil)(1816mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1884mil,2924mil)(1884mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1850mil,2945mil) on Top Layer And Track (1886mil,2819mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1850mil,2855mil) on Top Layer And Track (1814mil,2819mil)(1814mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1850mil,2855mil) on Top Layer And Track (1814mil,2819mil)(1886mil,2819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R8-2(1850mil,2855mil) on Top Layer And Track (1816mil,2819mil)(1816mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R8-2(1850mil,2855mil) on Top Layer And Track (1884mil,2819mil)(1884mil,2876mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1850mil,2855mil) on Top Layer And Track (1886mil,2819mil)(1886mil,2981mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1970mil,2705mil) on Top Layer And Track (1844mil,2669mil)(2006mil,2669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1970mil,2705mil) on Top Layer And Track (1844mil,2741mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-1(1970mil,2705mil) on Top Layer And Track (1949mil,2739mil)(2006mil,2739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(1970mil,2705mil) on Top Layer And Track (2006mil,2669mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1880mil,2705mil) on Top Layer And Track (1844mil,2669mil)(1844mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1880mil,2705mil) on Top Layer And Track (1844mil,2669mil)(2006mil,2669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R9-2(1880mil,2705mil) on Top Layer And Track (1844mil,2739mil)(1901mil,2739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(1880mil,2705mil) on Top Layer And Track (1844mil,2741mil)(2006mil,2741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
Rule Violations :354

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (8.413mil < 10mil) Between Text "201202060116" (1398.887mil,3236.103mil) on Top Overlay And Track (1370mil,3225mil)(1440mil,3225mil) on Top Overlay Silk Text to Silk Clearance [8.413mil]
   Violation between Silk To Silk Clearance Constraint: (1.839mil < 10mil) Between Text "201202060116" (1612.897mil,3446.613mil) on Bottom Overlay And Track (1618.426mil,3068.15mil)(1618.426mil,3513.15mil) on Bottom Overlay Silk Text to Silk Clearance [1.839mil]
Rule Violations :2

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 393
Waived Violations : 0
Time Elapsed        : 00:00:02