

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Dynamic Array Support</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="Advanced Topics">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Dynamic Array Support">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Dynamic Array Support" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="DynamicArraySupport"
		  data-hnd-context="584"
		  data-hnd-title="Dynamic Array Support"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="AdvancedTopics.html">Advanced Topics</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="AdvancedTopics.html" title="Advanced Topics" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="uvm_opt.html" title="uvm_opt" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Datasheet.html" title="Datasheet" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Dynamic Array Support</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts214">Dynamic Array Support</span></p>
<p class="rvps2"><a name="DynamicArraySupport"></a><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts128">Supported Outputs:</span></p>
<p class="rvps2"><span class="rvts1054"><br/></span></p>
<div class="rvps2">
<table cellpadding="7" style="border-width: 0px; border-collapse: collapse;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts35">Properties&nbsp;</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts35">Components</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts35">Outputs</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts35">Example</span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reset</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reg,regfile</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Verilog,UVM,C header,HTML-Alt2</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts60"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">resetsignal</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reg</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Verilog</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts60"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">counter</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reg</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Verilog</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts60"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">next</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reg,regfile</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">Verilog</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts60"><br/></span></p>
  </td>
 </tr>
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">name</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">reg,regfile</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts34">HTML-Alt2</span></p>
  </td>
  <td style="border-width : 1px; border-color: #000000; border-style: solid; vertical-align: top;">
   <p class="rvps2"><span class="rvts60"><br/></span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts60"></span><br/><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts34">1)Reset</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">Reg:</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">System RDL:</span></p>
<p class="rvps2"><span class="rvts460"><br/></span></p>
<p class="rvps14"><span class="rvts370">addrmap test {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} rst[7:0];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f1[15:8];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f2[23:16];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f3[31:24];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} myReg[4];</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[1].f1-&gt;reset = 10;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[2].f1-&gt;reset = 11;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f2-&gt;reset = 12;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f3-&gt;reset = 13;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">localparam&nbsp; [ 0 :myReg_count - 1][7 : 0]myReg_f1_param = {8'bx,8'd10,8'd11,8'bx};</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;localparam&nbsp; [ 0 :myReg_count - 1][7 : 0]myReg_f2_param = {8'bx,8'bx,8'bx,8'd12};</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;localparam&nbsp; [ 0 :myReg_count - 1][7 : 0]myReg_f3_param = {8'bx,8'bx,8'bx,8'd13};</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_param[myReg_i];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">UVM Output:&nbsp; .regmem.sv</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">&nbsp;&nbsp;&nbsp;</span><span class="rvts370">&nbsp;// Function : build</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; ..</span></p>
<p class="rvps14"><span class="rvts370">&nbsp; .</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[1].f1.set_reset(10);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[2].f1.set_reset(11);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f2.set_reset(12);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f3.set_reset(13);</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">C-header:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_MYREG_F3_DEFAULT(MYREG_i) \</span></p>
<p class="rvps14"><span class="rvts370">(MYREG_i == 0x3 ? 0xD \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0)</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_MYREG_F2_DEFAULT(MYREG_i) \</span></p>
<p class="rvps14"><span class="rvts370">(MYREG_i == 0x3 ? 0xC \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0)</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_MYREG_F1_DEFAULT(MYREG_i) \</span></p>
<p class="rvps14"><span class="rvts370">(MYREG_i == 0x1 ? 0xA \</span></p>
<p class="rvps14"><span class="rvts370">: (MYREG_i == 0x2 ? 0xB \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0))</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">HTML-Alt2:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><img alt="" style="padding : 1px;" src="lib/NewItem4256.png"></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Regfile:</span></p>
<p class="rvps14"><span class="rvts60">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">System RDL:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">addrmap test {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regfile {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} rst[7:0];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f1[15:8];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f2[23:16];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {} f3[31:24];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} myReg[4];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} sec[5];</span></p>
<p class="rvps14"><span class="rvts431">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec[1].myReg[1].f1-&gt;reset = 10;</span></p>
<p class="rvps14"><span class="rvts431">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec[3].myReg[2].f1-&gt;reset = 11;</span></p>
<p class="rvps14"><span class="rvts431">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec[4].myReg[3].f2-&gt;reset = 12;</span></p>
<p class="rvps14"><span class="rvts431">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec[2].myReg[3].f3-&gt;reset = 13;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (sec_myReg_i&nbsp; == 1 &amp;&amp; sec_i&nbsp; == 1)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec_myReg_f1_q[sec_i][sec_myReg_i] &lt;= 8'd10;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (sec_myReg_i&nbsp; == 2 &amp;&amp; sec_i&nbsp; == 3)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec_myReg_f1_q[sec_i][sec_myReg_i] &lt;= 8'd11;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec_myReg_f1_q[sec_i][sec_myReg_i] &lt;= 8'bx;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (sec_myReg_f1_in_enb[sec_i * sec_myReg_count + sec_myReg_i])&nbsp; &nbsp; &nbsp; //f1 : HW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec_myReg_f1_q[sec_i][sec_myReg_i] &lt;= sec_myReg_f1_in[(sec_i * sec_myReg_count + sec_myReg_i) *8+7 : (sec_i * sec_myReg</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (sec_myReg_wr_valid[sec_i * sec_myReg_count + sec_myReg_i]) &nbsp; //F1 : SW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec_myReg_f1_q[sec_i][sec_myReg_i] &lt;= (wr_data [15 : 8]&nbsp; &amp; reg_enb&nbsp; [15 : 8] ) | (sec_myReg_f1_q[sec_i][sec_myReg_i</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">UVM Output:&nbsp; .regmem.sv</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">// Function : build</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;virtual function void build();</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;..</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;.</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;lock_model();</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;sec[1].myReg[1].f1.set_reset(10);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;sec[3].myReg[2].f1.set_reset(11);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;sec[4].myReg[3].f2.set_reset(12);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;sec[2].myReg[3].f3.set_reset(13);</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;endfunction</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">C-header:</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_SEC_MYREG_F1_DEFAULT(sec_i, sec_myReg_i) \</span></p>
<p class="rvps14"><span class="rvts370">((sec_i == 0x1 &amp;&amp; sec_myReg_i == 0x1) ? 0xA \</span></p>
<p class="rvps14"><span class="rvts370">: ((sec_i == 0x3 &amp;&amp; sec_myReg_i == 0x2) ? 0xB \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0))</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_SEC_MYREG_F2_DEFAULT(sec_i, sec_myReg_i) \</span></p>
<p class="rvps14"><span class="rvts370">((sec_i == 0x4 &amp;&amp; sec_myReg_i == 0x3) ? 0xC \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0)</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">#define TEST_SEC_MYREG_F3_DEFAULT(sec_i, sec_myReg_i) \</span></p>
<p class="rvps14"><span class="rvts370">((sec_i == 0x2 &amp;&amp; sec_myReg_i == 0x3) ? 0xD \</span></p>
<p class="rvps14"><span class="rvts370">: 0x0)</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span><span class="rvts35">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">HTML-Alt2:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><img alt="" style="padding : 1px;" src="lib/NewItem4257.png"></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">2)Resetsignal</span></p>
<p class="rvps14"><span class="rvts60">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">System RDL:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">&nbsp;&nbsp;</span><span class="rvts370">addrmap test {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal {} a_rst;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal {} s_rst;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal {} a_rst_1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;signal {} s_rst_1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default reset = 1'b0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { resetsignal = a_rst; } f1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field { resetsignal = s_rst; } f2;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} myReg[4];</span></p>
<p class="rvps14"><span class="rvts642">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;myReg[1].f1-&gt;resetsignal = a_rst_1;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[2].f2-&gt;resetsignal = s_rst_1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= 1'b0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else </span><span class="rvts373">if (!arst1 &amp;&amp; myReg_i == 1)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= 1'd0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (!arst)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= 1'd0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f2_q[myReg_i] &lt;= 1'b0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else </span><span class="rvts373">if (!srst1 &amp;&amp; myReg_i == 2)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f2_q[myReg_i] &lt;= 1'd0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if (!srst)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f2_q[myReg_i] &lt;= 1'd0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">3)Counter:</span></p>
<p class="rvps14"><span class="rvts60">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">System RDL:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">addrmap test {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default hw = r;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default counter;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;default fieldwidth = 4;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;incrthreshold = 4'he;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;incrsaturate = 4'he;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;incrvalue = 1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decrthreshold = 4'ha;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decrsaturate = 4'ha;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;decrvalue = 1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} f1;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} myReg[5];</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;incrthreshold = 4'hf;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;incrsaturate = 4'hf;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;incrvalue = 3;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;decrthreshold = 4'hb;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;decrsaturate = 4'hb;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg[3].f1-&gt;decrvalue = 5;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts373">parameter myReg_f1_incr_val_3 = 4'h3 ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;parameter myReg_f1_incr_thld_val_3 = 4'hf ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;parameter myReg_f1_incr_sat_val_3 = 4'hf ;</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;parameter myReg_f1_decr_val_3 = 4'h5 ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;parameter myReg_f1_decr_thld_val_3 = 4'hb ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;parameter myReg_f1_decr_sat_val_3 = 4'hb ;</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (myReg_i == 3)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assign myReg_f1_overflow[myReg_i] = (myReg_f1_q[myReg_i] &gt; myReg_f1_incr_thld_val_3 ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts791">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">assign myReg_f1_overflow[myReg_i] = (myReg_f1_q [myReg_i] &gt; myReg_f1_incr_thld_val )&nbsp; ? 1'b1 : 1'b0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (myReg_i == 3)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;assign myReg_f1_underflow[myReg_i] = (myReg_f1_q[myReg_i] &gt; myReg_f1_incr_thld_val_3 ) ? 1'b1 : 1'b0;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts791">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">assign myReg_f1_underflow[myReg_i] = (myReg_f1_q [myReg_i] &lt; myReg_f1_decr_thld_val )&nbsp; ? 1'b1 : 1'b0;</span></p>
<p class="rvps14"><span class="rvts371">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (myReg_i == 3)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((myReg_f1_incr_sat_val_3 - myReg_f1_q[myReg_i]) &lt;= myReg_f1_incr_val_3 || (myReg_f1_incr_sat_val_3 == myReg_f1_q[myReg_i] ))</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_incr_sat_val_3 ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] + myReg_f1_incr_val_3;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts791">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((myReg_f1_incr_sat_val - myReg_f1_q[myReg_i]) &lt;= myReg_f1_incr_val || (myReg_f1_incr_sat_val == myReg_f1_q[myReg_i] ))</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_incr_sat_val ;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] + myReg_f1_incr_val;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts1052">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">if (myReg_i == 3)</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((myReg_f1_decr_sat_val_3 - myReg_f1_q[myReg_i]) &lt;= myReg_f1_decr_val_3 || (myReg_f1_decr_sat_val_3 == myReg_f1_q[myReg_i] ))</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_decr_sat_val_3 ;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] - myReg_f1_decr_val_3;</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts791">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts370">begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((myReg_f1_decr_sat_val - myReg_f1_q[myReg_i]) &lt;= myReg_f1_decr_val || (myReg_f1_decr_sat_val == myReg_f1_q[myReg_i] ))</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_decr_sat_val ;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;myReg_f1_q[myReg_i] &lt;= myReg_f1_q[myReg_i] - myReg_f1_decr_val;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts34">4)Next</span></p>
<p class="rvps14"><span class="rvts60">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">System RDL:</span><span class="rvts34">Reg</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">property IDS_next { type = string; component = field ; };</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">addrmap Block1 {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg Reg1 {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}F1 [31:16] = 16'h0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;} F2 [15:0] = 16'h0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts370">Reg1 Reg1[7];</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">reg Reg2 {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}Fld1 [31:16] = 16'h0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}Fld2 [15:0] = 16'h0;</span></p>
<p class="rvps14"><span class="rvts370">};</span></p>
<p class="rvps14"><span class="rvts370">Reg2 Reg2;</span></p>
<p class="rvps14"><span class="rvts370">Reg1[4].F1-&gt;IDS_next = "Reg2.Fld1 if Reg2@sw_write"; &nbsp; &nbsp; //assignment on 1st section iteration</span></p>
<p class="rvps14"><span class="rvts370">Reg1[2].F1-&gt;IDS_next = "Reg2.Fld2 if Reg2@sw_write"; &nbsp; &nbsp; //assignment on 2nd section iteration</span></p>
<p class="rvps14"><span class="rvts370">Reg1[6].F1-&gt;IDS_next = "Reg2.Fld3 if Reg2@sw_write"; &nbsp; &nbsp; //assignment on 3rd section iteration</span></p>
<p class="rvps14"><span class="rvts370">Reg1[3].F1-&gt;IDS_next = "Reg2.Fld4 if Reg20sw_write";&nbsp; &nbsp; //assignment on 4th section iteration</span></p>
<p class="rvps14"><span class="rvts370">};</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:&nbsp;</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= 16'd0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_F1_in_enb[Reg1_i])&nbsp; &nbsp; &nbsp; //F1 : HW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= Reg1_F1_in[(Reg1_i) *16+15 : (Reg1_i) *16];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg1_wr_valid[Reg1_i]) &nbsp; //F1 : SW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= (wr_data [31 : 16]&nbsp; &amp; reg_enb&nbsp; [31 : 16] ) | (Reg1_F1_q[Reg1_i] &amp; (~reg_enb&nbsp; [31 : 16] ));</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg2_wr_valid )&nbsp; &nbsp; //dynamic next assignment</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( Reg1_i == 4 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg1_i == 2 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg1_i == 6 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= (&nbsp; &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg1_i == 3 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Reg1_F1_q[Reg1_i] &lt;= (&nbsp; &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span><span class="rvts35">System RDL: </span><span class="rvts34">regfile</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><img alt="" style="padding : 1px;" src="lib/NewItem4258.png"></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps14"><span class="rvts460">&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">//------------------------------------------------------------</span></p>
<p class="rvps14"><span class="rvts370">// FIELD&nbsp; : F1</span></p>
<p class="rvps14"><span class="rvts370">// HW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH : 2</span></p>
<p class="rvps14"><span class="rvts370">// SW ACCESS&nbsp; : RW&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; OFFSET : 30</span></p>
<p class="rvps14"><span class="rvts370">//--------------------------------------------------------</span></p>
<p class="rvps14"><span class="rvts370">/*DESCRIPTION&nbsp; &nbsp; : NA</span></p>
<p class="rvps14"><span class="rvts370">*/</span></p>
<p class="rvps14"><span class="rvts370">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= 16'd0;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_F1_in_enb[SecA_i]) &nbsp; &nbsp; &nbsp; &nbsp; //F1 : HW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= SecA_Reg1_F1_in[(SecA_i) *16+15 : (SecA_i) *16];</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_wr_valid[SecA_i]) &nbsp; &nbsp; &nbsp; &nbsp; //F1 : SW Write</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= (wr_data [31 : 16]&nbsp; &amp; reg_enb&nbsp; [31 : 16] ) | (SecA_Reg1_F1_q[SecA_i] &amp; (~reg_enb&nbsp; [31 : 16] ));</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else </span><span class="rvts373">if ( Reg2_wr_valid ) &nbsp; &nbsp; &nbsp; &nbsp; //dynamic </span><span class="rvts431">next</span><span class="rvts373"> assignment</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">begin</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">if ( SecA_i == 0 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">else if ( SecA_i == 1 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">else if ( SecA_i == 2 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">SecA_Reg1_F1_q[SecA_i] &lt;= (&nbsp; &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">else if ( SecA_i == 3 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">SecA_Reg1_F1_q[SecA_i] &lt;= (&nbsp; &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">else if ( SecA_i == 4 )</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">SecA_Reg1_F1_q[SecA_i] &lt;= (&nbsp; &amp; ~reg_enb[31 : 16] ) | ( wr_data[31 : 16] &amp; reg_enb[31 : 16] );</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps2"><span class="rvts35">System RDL: </span><span class="rvts34">two-way conditional assignment</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps14"><span class="rvts453">property IDS_</span><span class="rvts1053">next</span><span class="rvts453"> {type = string; component = field ; };</span></p>
<p class="rvps14"><span class="rvts453">addrmap Block1 {</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;addrmap SecA {</span></p>
<p class="rvps14"><span class="rvts453">reg Reg1 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts453">hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;} F1[7:0] = 8'h0;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;field {</span></p>
<p class="rvps14"><span class="rvts453">hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">sw = rw;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;} F2[31:8] = 24'h0;</span></p>
<p class="rvps14"><span class="rvts453">};&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">Reg1 Reg1;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;};</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;reg Reg2 {&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">regwidth = 32;</span></p>
<p class="rvps14"><span class="rvts453">field {</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts453">} Fld1[7:0] = 8'h0;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">field {</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts453">} Fld2[15:8] = 8'h0;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">field {</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts453">} Fld3[23:16] = 8'h0;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">field {</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;hw = rw;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;sw = rw;</span></p>
<p class="rvps14"><span class="rvts453">} Fld4[31:24] = 8'h0;</span></p>
<p class="rvps340"><span class="rvts453">};&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;SecA SecA[4];</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;Reg2 Reg2;</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;SecA[0].Reg1.F1 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "Reg2.Fld1 if Reg2@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;SecA[1].Reg1.F1 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "Reg2.Fld2 if Reg2@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;SecA[2].Reg1.F1 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "Reg2.Fld3 if Reg2@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;SecA[3].Reg1.F1 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "Reg2.Fld4 if Reg2@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;Reg2.Fld1 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "SecA[0].Reg1.F1 if SecA[0].Reg1@sw_write";&nbsp;</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;Reg2.Fld2 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "SecA[1].Reg1.F1 if SecA[1].Reg1@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;Reg2.Fld3 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "SecA[2].Reg1.F1 if SecA[2].Reg1@sw_write";</span></p>
<p class="rvps14"><span class="rvts435">&nbsp;&nbsp;Reg2.Fld4 -&gt; IDS_</span><span class="rvts1053">next</span><span class="rvts435"> = "SecA[3].Reg1.F1 if SecA[3].Reg1@sw_write";</span><span class="rvts453">&nbsp;</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts35">Verilog Output:</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps14"><span class="rvts453">always @(posedge clk) begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_F1_in_enb[SecA_i]) //F1 : HW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (SecA_Reg1_wr_valid[SecA_i]) //F1 : SW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= (wr_data [7 : 0]&nbsp; &amp; reg_enb&nbsp; [7 : 0] ) | (SecA_Reg1_F1_q[SecA_i] &amp; (~reg_enb&nbsp; [7 : 0] ));</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( Reg2_wr_valid ) //dynamic </span><span class="rvts1053">next</span><span class="rvts453"> assignment</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ( SecA_i == 0 )</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld1_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 1 )</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld2_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 2 )</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld3_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else if ( SecA_i == 3 )</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;SecA_Reg1_F1_q[SecA_i] &lt;= ( Reg2_Fld4_q &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp; reg_enb[7 : 0] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts387">&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld1_in_enb) //Fld1 : HW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD1 : SW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[0] )</span><span class="rvts453"> //</span><span class="rvts1053">next</span><span class="rvts453"> value</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld1_q &lt;= ( SecA_Reg1_F1_q[0] &amp; ~reg_enb[7 : 0] ) | ( wr_data[7 : 0] &amp;</span><span class="rvts453"> </span><span class="rvts435">reg_enb[7 : 0] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">end //end always</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts453">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld2_in_enb) //Fld2 : HW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD2 : SW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[1] ) //</span><span class="rvts1053">next</span><span class="rvts435"> value</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld2_q &lt;= ( SecA_Reg1_F1_q[1] &amp; ~reg_enb[15 : 8] ) | ( wr_data[15 : 8] &amp; reg_enb[15 : 8] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">end //end always</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts453">. . .</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">always @(posedge clk)&nbsp; begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;if (!reset_l)</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_Fld3_in_enb) //Fld3 : HW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (Reg2_wr_valid) //FLD3 : SW Write</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;...</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">else if ( SecA_Reg1_wr_valid[2] ) //</span><span class="rvts1053">next</span><span class="rvts435"> value</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">begin</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts435">Reg2_Fld3_q &lt;= ( SecA_Reg1_F1_q[2] &amp; ~reg_enb[23 : 16] ) | ( wr_data[23 : 16] &amp; reg_enb[23 : 16] );</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end</span></p>
<p class="rvps14"><span class="rvts453">&nbsp;&nbsp;&nbsp;&nbsp;end //end always</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts34">5)Name</span></p>
<p class="rvps2"><span class="rvts60"><br/></span></p>
<p class="rvps2"><span class="rvts35">System RDL:</span></p>
<p class="rvps2"><span class="rvts460"><br/></span></p>
<p class="rvps2"><span class="rvts370">reg reg1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;field {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;hw=r;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw=rw;</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;}f1;</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">regfile sec1{</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1 reg1[5];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1[2]-&gt;name="shield";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1[4]-&gt;name="google";</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts387"></span><br/><span class="rvts387"><br/></span></p>
<p class="rvps2"><span class="rvts370">addrmap block1 {</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sec1 s1[6];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;s1[4]-&gt;name="section";</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;reg1 r1[4];</span></p>
<p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;r1[3]-&gt;name="sunil";</span></p>
<p class="rvps2"><span class="rvts370">};</span></p>
<p class="rvps2"><span class="rvts370"><br/></span></p>
<p class="rvps2"><span class="rvts35">HTML-Alt2:</span></p>
<p class="rvps2"><span class="rvts460"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem4259.png"></p>
<p class="rvps2"><span class="rvts460"></span><br/><span class="rvts460"><br/></span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem4260.png"></p>
<p class="rvps2"><span class="rvts460"></span><span class="rvts6"></span></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/help-authoring-tool">Free help authoring environment</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

