<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>DS on Buezwqwg</title>
    <link>https://buezw.github.io/tags/ds/</link>
    <description>Recent content in DS on Buezwqwg</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <managingEditor>youremail@example.com (Buezwqwg)</managingEditor>
    <webMaster>youremail@example.com (Buezwqwg)</webMaster>
    <copyright>© 2025 Buezwqwg</copyright>
    <lastBuildDate>Sun, 05 Oct 2025 00:00:00 +0000</lastBuildDate><atom:link href="https://buezw.github.io/tags/ds/index.xml" rel="self" type="application/rss+xml" />
    <item>
      <title>Digital Systems</title>
      <link>https://buezw.github.io/docs/uoft/digital-systems/</link>
      <pubDate>Sun, 05 Oct 2025 00:00:00 +0000</pubDate>
      <author>youremail@example.com (Buezwqwg)</author>
      <guid>https://buezw.github.io/docs/uoft/digital-systems/</guid>
      <description></description>
      
    </item>
    
    <item>
      <title>DS 2. Circuit Module &amp; Verilog</title>
      <link>https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/</link>
      <pubDate>Sun, 05 Oct 2025 00:00:00 +0000</pubDate>
      <author>youremail@example.com (Buezwqwg)</author>
      <guid>https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/</guid>
      <description>&lt;h1 class=&#34;relative group&#34;&gt;DS2.CircuitModule&amp;amp;Verilog 
    &lt;div id=&#34;ds2circuitmoduleverilog&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#ds2circuitmoduleverilog&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h1&gt;
&lt;p&gt;| Last Edit: 10/5/25&lt;/p&gt;


&lt;h2 class=&#34;relative group&#34;&gt;NAND and NOR Logic Networks 
    &lt;div id=&#34;nand-and-nor-logic-networks&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#nand-and-nor-logic-networks&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h2&gt;
&lt;ul&gt;
&lt;li&gt;这两个都是在最后的结果上加 NOT 的 Logic Network&lt;/li&gt;
&lt;/ul&gt;


&lt;h3 class=&#34;relative group&#34;&gt;NAND 
    &lt;div id=&#34;nand&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#nand&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h3&gt;
&lt;ul&gt;
&lt;li&gt;先 AND 再 NOT，写作 \(\overline {A\cdot B}\)&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;
    &lt;figure&gt;
      &lt;img
        class=&#34;my-0 rounded-md&#34;
        loading=&#34;lazy&#34;
        srcset=&#34;
        /docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu4140601952310014763.png 330w,
        /docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu1692580872938088718.png 660w,
        /docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu7012519630649372123.png 1024w,
        /docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu309876066352639045.png 2x&#34;
        src=&#34;https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/image_hu1692580872938088718.png&#34;
        alt=&#34;image.png&#34;
      /&gt;
      
    &lt;/figure&gt;
&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://buezw.github.io/docs/uoft/digital-systems/ds2.circuitmoduleverilog/feature.png" />
    </item>
    
    <item>
      <title>DS 1. Introductionto Logic Circuits</title>
      <link>https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/</link>
      <pubDate>Thu, 02 Oct 2025 00:00:00 +0000</pubDate>
      <author>youremail@example.com (Buezwqwg)</author>
      <guid>https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/</guid>
      <description>&lt;h1 class=&#34;relative group&#34;&gt;DS1.IntroductiontoLogicCircuits 
    &lt;div id=&#34;ds1introductiontologiccircuits&#34; class=&#34;anchor&#34;&gt;&lt;/div&gt;
    
    &lt;span
        class=&#34;absolute top-0 w-6 transition-opacity opacity-0 ltr:-left-6 rtl:-right-6 not-prose group-hover:opacity-100&#34;&gt;
        &lt;a class=&#34;group-hover:text-primary-300 dark:group-hover:text-neutral-700&#34;
            style=&#34;text-decoration-line: none !important;&#34; href=&#34;#ds1introductiontologiccircuits&#34; aria-label=&#34;Anchor&#34;&gt;#&lt;/a&gt;
    &lt;/span&gt;        
    
&lt;/h1&gt;
&lt;blockquote&gt;
&lt;p&gt;Last Edit: 10/2/25&lt;/p&gt;
&lt;/blockquote&gt;
&lt;p&gt;计算机中的信息由 Electronic Signals 表示 ，其存在两个 Discrete Values，它们通过 Voltage Levels 电压电平实现，但是称为 Logic Values，0 和 1&lt;/p&gt;</description>
      <media:content xmlns:media="http://search.yahoo.com/mrss/" url="https://buezw.github.io/docs/uoft/digital-systems/ds1.introductiontologiccircuits/feature.png" />
    </item>
    
  </channel>
</rss>
