# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 369.5 0.000512 4096 0.2 5110 17664 5.78035 6.62794 366.863 209.225 588.578 588.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 369.5 0.000512 4096 0.2 5110 17568 5.79648 6.62166 421.173 209.091 642.764 642.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 369.5 0.000512 4096 0.2 5110 17600 5.77507 6.61558 438.861 209.333 660.665 660.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 369.5 0.000512 4096 0.2 5110 17472 5.76346 6.60618 406.83 208.707 627.989 628.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 369.5 0.000512 4096 0.2 5110 17400 5.79174 6.59456 409.949 208.8 631.22 631.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 369.5 0.000512 4096 0.2 5110 17472 5.76717 6.58922 422.582 208.616 643.633 643.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 369.5 0.000512 4096 0.2 5110 17520 5.80909 6.62672 425.117 209.371 647.005 647.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 369.5 0.000512 4096 0.2 5110 17664 5.80077 6.64118 415.276 209.769 637.566 637.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 369.5 0.000512 4096 0.2 5110 17280 5.77373 6.63142 410.794 209.392 632.67 632.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 369.5 0.000512 4096 0.2 5110 17200 5.80394 6.62851 439.367 209.297 661.177 661.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 369.5 0.000512 4096 0.2 5110 16896 5.73165 6.5527 501.272 207.502 721.137 721.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 369.5 0.000512 4096 0.2 5115 17728 5.8015 6.63059 363.092 209.381 584.986 585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 369.5 0.000512 4096 0.2 5115 17680 5.8121 6.62938 365.282 209.519 587.329 587.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 369.5 0.000512 4096 0.2 5115 17664 5.79562 6.6248 363.196 209.479 585.177 585.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 369.5 0.000512 4096 0.2 5115 17696 5.81734 6.62435 372.352 209.512 594.383 594.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 369.5 0.000512 4096 0.2 5115 17664 5.78442 6.62963 375.723 209.415 597.63 597.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 369.5 0.000512 4096 0.2 5115 17568 5.78637 6.61341 430.497 209.283 652.262 652.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 369.5 0.000512 4096 0.2 5115 17600 5.77126 6.61971 420.319 209.102 641.897 641.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 369.5 0.000512 4096 0.2 5115 17472 5.75718 6.60691 444.576 208.685 665.705 665.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 369.5 0.000512 4096 0.2 5115 17400 5.8 6.60006 438.945 208.816 660.24 660.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 369.5 0.000512 4096 0.2 5115 17472 5.76512 6.58819 444.986 208.798 666.222 666.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 369.5 0.000512 4096 0.2 5115 17520 5.80211 6.6193 438.583 209.525 660.609 660.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 369.5 0.000512 4096 0.2 5115 17664 5.78982 6.64106 424.122 209.522 646.156 646.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 369.5 0.000512 4096 0.2 5115 17280 5.79075 6.62944 484.23 209.172 705.905 705.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 369.5 0.000512 4096 0.2 5115 17200 5.80938 6.6176 488.855 209.492 710.851 710.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 369.5 0.000512 4096 0.2 5115 16896 5.72995 6.5569 433.645 207.676 653.688 653.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 369.5 0.000512 4096 0.2 5120 17664 5.79379 6.63558 342.882 209.333 564.726 564.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 369.5 0.000512 4096 0.2 5120 17600 5.80371 6.62733 382.986 209.378 604.876 604.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 369.5 0.000512 4096 0.2 5120 17664 5.80198 6.62733 358.709 209.672 580.891 580.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 369.5 0.000512 4096 0.2 5120 17584 5.81155 6.61946 363.938 209.474 585.923 586.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 369.5 0.000512 4096 0.2 5120 17536 5.7856 6.63338 362.036 209.403 583.938 584.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 369.5 0.000512 4096 0.2 5120 17568 5.79565 6.61299 452.074 209.107 673.67 673.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 369.5 0.000512 4096 0.2 5120 17568 5.79786 6.62323 315.863 209.654 538.018 538.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 369.5 0.000512 4096 0.2 5120 17440 5.77331 6.61606 431.065 209.14 652.678 652.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 369.5 0.000512 4096 0.2 5120 17280 5.75434 6.60483 300.841 208.828 522.109 522.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 369.5 0.000512 4096 0.2 5120 17472 5.75958 6.60525 404.957 208.906 626.309 626.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 369.5 0.000512 4096 0.2 5120 17280 5.78406 6.63002 288.587 209.574 510.66 510.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 369.5 0.000512 4096 0.2 5120 17400 5.79498 6.6048 421.778 208.781 643.043 643.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 369.5 0.000512 4096 0.2 5120 17200 5.79814 6.61958 294.894 209.575 516.968 517.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 369.5 0.000512 4096 0.2 5120 17248 5.76166 6.58448 534.803 208.622 755.851 755.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 369.5 0.000512 4096 0.2 5120 17024 5.74669 6.56794 345.019 208.021 565.435 565.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 369.5 0.000512 4096 0.2 5120 17520 5.80096 6.62528 521.855 209.354 743.715 743.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 369.5 0.000512 4096 0.2 5120 16800 5.72102 6.54528 339.566 207.424 559.336 559.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 369.5 0.000512 4096 0.2 5120 17408 5.79494 6.63962 504.23 209.742 726.488 726.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 369.5 0.000512 4096 0.2 5120 16896 5.73011 6.54822 329.949 207.708 550.013 550.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 369.5 0.000512 4096 0.2 5120 17280 5.77536 6.62938 437.216 209.412 659.112 659.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 369.5 0.000512 4096 0.2 5120 16896 5.76102 6.57936 299.844 208.178 520.44 520.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 369.5 0.000512 4096 0.2 5120 17200 5.80198 6.62755 451.527 209.353 673.391 673.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 369.5 0.000512 4096 0.2 5120 16800 5.75488 6.56541 318.063 208.307 538.771 538.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 369.5 0.000512 4096 0.2 5112 17728 5.78672 6.63757 338.712 209.566 560.779 560.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 369.5 0.000512 4096 0.2 5112 17760 5.8065 6.61914 358.921 209.408 580.835 580.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 369.5 0.000512 4096 0.2 5112 17760 5.79664 6.62534 354.881 209.461 576.848 576.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 369.5 0.000512 4096 0.2 5112 17472 5.76906 6.59741 224.287 208.905 445.644 445.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 369.5 0.000512 4096 0.2 5112 17696 5.81837 6.62118 409.724 209.51 631.752 631.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 369.5 0.000512 4096 0.2 5112 17472 5.75453 6.5856 255.301 208.648 476.366 476.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 369.5 0.000512 4096 0.2 5112 17664 5.77738 6.63347 388.67 209.42 610.578 610.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 369.5 0.000512 4096 0.2 5112 17664 5.80608 6.64166 257.362 209.737 479.629 479.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 369.5 0.000512 4096 0.2 5112 17568 5.79779 6.6159 431.757 209.291 653.54 653.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 369.5 0.000512 4096 0.2 5112 17568 5.79405 6.62848 304.069 209.629 526.198 526.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 369.5 0.000512 4096 0.2 5112 17600 5.77446 6.61462 409.754 209.308 631.532 631.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 369.5 0.000512 4096 0.2 5112 17280 5.75898 6.60685 290.375 208.706 511.526 511.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 369.5 0.000512 4096 0.2 5112 17472 5.75898 6.60806 522.461 208.686 743.593 743.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 369.5 0.000512 4096 0.2 5112 17280 5.77325 6.62906 331.829 209.412 553.726 553.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 369.5 0.000512 4096 0.2 5112 17600 5.7895 6.59696 519.793 208.984 741.245 741.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 369.5 0.000512 4096 0.2 5112 17600 5.79174 6.62051 353.416 209.347 575.256 575.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 369.5 0.000512 4096 0.2 5112 17472 5.77171 6.58701 505.603 208.648 726.691 726.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 369.5 0.000512 4096 0.2 5112 17024 5.74573 6.57389 325.627 208.039 546.064 546.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 369.5 0.000512 4096 0.2 5112 17520 5.79613 6.61754 490.386 209.521 712.402 712.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 369.5 0.000512 4096 0.2 5112 16800 5.72976 6.54138 304.803 207.389 524.542 524.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 369.5 0.000512 4096 0.2 5112 17664 5.79584 6.64061 473.5 209.738 695.757 695.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 369.5 0.000512 4096 0.2 5112 16896 5.7281 6.55619 304.634 207.675 524.674 524.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 369.5 0.000512 4096 0.2 5125 17728 5.79395 6.6217 383.427 209.583 605.508 605.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 369.5 0.000512 4096 0.2 5125 17680 5.80403 6.61728 344.361 209.376 566.24 566.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 369.5 0.000512 4096 0.2 5125 17600 5.77824 6.62118 221.962 209.133 443.579 443.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 369.5 0.000512 4096 0.2 5125 17664 5.79462 6.62528 366.184 209.624 588.311 588.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 369.5 0.000512 4096 0.2 5125 17472 5.76227 6.61206 232.948 208.74 454.137 454.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 369.5 0.000512 4096 0.2 5125 17696 5.80208 6.62448 393.757 209.711 615.977 616.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 369.5 0.000512 4096 0.2 5125 17472 5.77098 6.58794 248.668 208.774 469.879 469.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 369.5 0.000512 4096 0.2 5125 17664 5.77165 6.63002 406.673 209.4 628.557 628.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 369.5 0.000512 4096 0.2 5125 17664 5.79981 6.64605 267.765 209.568 489.859 489.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 369.5 0.000512 4096 0.2 5125 17568 5.79443 6.62016 432.009 209.128 653.638 653.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 369.5 0.000512 4096 0.2 5125 17568 5.78662 6.63306 312.905 209.652 535.059 535.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 369.5 0.000512 4096 0.2 5125 17600 5.77533 6.62054 421.086 209.211 642.776 642.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 369.5 0.000512 4096 0.2 5125 17280 5.76064 6.60685 291.732 208.708 512.887 512.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 369.5 0.000512 4096 0.2 5125 17472 5.76195 6.60474 510.306 208.905 731.66 731.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 369.5 0.000512 4096 0.2 5125 17280 5.77731 6.63757 338.675 209.397 560.567 560.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 369.5 0.000512 4096 0.2 5125 17400 5.78784 6.60234 508.689 208.841 729.999 730.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 369.5 0.000512 4096 0.2 5125 17200 5.81229 6.62528 341.449 209.549 563.517 563.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 369.5 0.000512 4096 0.2 5125 17472 5.75622 6.58819 495.496 208.79 716.712 716.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 369.5 0.000512 4096 0.2 5125 17024 5.75488 6.57043 317.927 208.019 538.352 538.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 369.5 0.000512 4096 0.2 5125 17520 5.80019 6.62234 480.269 209.318 702.088 702.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 369.5 0.000512 4096 0.2 5125 16800 5.73405 6.54138 305.237 207.446 525.037 525.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 369.5 0.000512 4096 0.2 5125 17664 5.80016 6.64339 464.584 209.709 686.819 686.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 369.5 0.000512 4096 0.2 5125 16896 5.73235 6.55206 315.326 207.65 535.336 535.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 369.5 0.000512 4096 0.2 5120 17600 5.78496 6.63347 334.513 209.418 556.429 556.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 369.5 0.000512 4096 0.2 5120 17536 5.77843 6.62618 214.464 209.396 436.342 436.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 369.5 0.000512 4096 0.2 5120 17600 5.80813 6.62528 342.097 209.555 564.162 564.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 369.5 0.000512 4096 0.2 5120 17440 5.77331 6.63213 217.356 209.307 439.147 439.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 369.5 0.000512 4096 0.2 5120 17568 5.79165 6.62611 369.691 209.444 591.631 591.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 369.5 0.000512 4096 0.2 5120 17280 5.75898 6.60374 233.754 208.712 454.91 454.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 369.5 0.000512 4096 0.2 5120 17584 5.81814 6.62733 365.108 209.523 587.159 587.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 369.5 0.000512 4096 0.2 5120 17248 5.76374 6.58269 228.522 208.769 449.718 449.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 369.5 0.000512 4096 0.2 5120 17136 5.77741 6.57795 186.733 208.517 407.684 407.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 369.5 0.000512 4096 0.2 5120 17536 5.78176 6.62566 364.644 209.423 586.554 586.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 369.5 0.000512 4096 0.2 5120 17408 5.79789 6.64576 243.213 209.577 465.317 465.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 369.5 0.000512 4096 0.2 5120 17280 5.79507 6.62563 199.865 209.253 421.626 421.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 369.5 0.000512 4096 0.2 5120 17424 5.78765 6.61914 524.791 209.24 746.52 746.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 369.5 0.000512 4096 0.2 5120 17280 5.80106 6.62106 331.297 209.468 553.268 553.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 369.5 0.000512 4096 0.2 5120 16848 5.74464 6.56384 265.32 207.568 485.28 485.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 369.5 0.000512 4096 0.2 5120 17440 5.7633 6.61914 490.528 209.282 712.273 712.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 369.5 0.000512 4096 0.2 5120 17280 5.75766 6.60326 330.301 208.876 551.618 551.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 369.5 0.000512 4096 0.2 5120 16800 5.72643 6.54822 268.728 207.41 488.493 488.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 369.5 0.000512 4096 0.2 5120 17280 5.7504 6.60646 459.369 208.859 680.664 680.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 369.5 0.000512 4096 0.2 5120 17280 5.77766 6.62755 298.789 209.22 520.495 520.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 369.5 0.000512 4096 0.2 5120 16704 5.75078 6.60685 252.688 208.904 474.031 474.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 369.5 0.000512 4096 0.2 5120 17400 5.79475 6.60275 457.699 208.81 678.985 679.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 369.5 0.000512 4096 0.2 5120 17200 5.80445 6.6272 315.079 209.526 537.121 537.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 369.5 0.000512 4096 0.2 5120 16800 5.76102 6.55155 256.689 207.918 477 477.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 369.5 0.000512 4096 0.2 5120 17248 5.75507 6.58432 440.768 208.791 661.979 662.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 369.5 0.000512 4096 0.2 5120 17024 5.74275 6.56867 302.669 208.216 523.273 523.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 369.5 0.000512 4096 0.2 5120 16800 5.72861 6.53766 247.502 207.452 467.305 467.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 369.5 0.000512 4096 0.2 5120 17520 5.79789 6.61907 440.91 209.499 662.904 662.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 369.5 0.000512 4096 0.2 5120 16800 5.72621 6.54131 302.187 207.593 522.129 522.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 369.5 0.000512 4096 0.2 5120 16560 5.73408 6.52522 247.317 206.966 466.624 466.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 369.5 0.000512 4096 0.2 5120 17408 5.79584 6.64304 438.334 209.594 660.451 660.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 369.5 0.000512 4096 0.2 5120 16896 5.73568 6.5513 288.164 207.683 508.214 508.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 369.5 0.000512 4096 0.2 5120 16896 5.74861 6.5815 262.957 208.197 483.562 483.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 369.5 0.000512 4096 0.2 5120 17664 5.7872 6.63133 341.244 209.422 563.16 563.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 369.5 0.000512 4096 0.2 5120 17536 5.78579 6.6289 217.526 209.368 439.388 439.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 369.5 0.000512 4096 0.2 5120 17600 5.82042 6.63309 386.91 209.327 608.779 608.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 369.5 0.000512 4096 0.2 5120 17440 5.77126 6.61818 244.121 209.322 465.91 465.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 369.5 0.000512 4096 0.2 5120 17520 5.80813 6.62534 201.501 209.547 423.56 423.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 369.5 0.000512 4096 0.2 5120 17664 5.79024 6.62733 357.579 209.44 579.515 579.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 369.5 0.000512 4096 0.2 5120 17472 5.75456 6.60685 232.717 208.901 454.059 454.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 369.5 0.000512 4096 0.2 5120 17568 5.79702 6.62733 190.836 209.43 412.766 412.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 369.5 0.000512 4096 0.2 5120 17584 5.80963 6.62205 507.463 209.548 729.522 729.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 369.5 0.000512 4096 0.2 5120 17248 5.7623 6.5823 315.838 208.793 537.057 537.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 369.5 0.000512 4096 0.2 5120 17136 5.77539 6.56906 254.722 208.268 475.415 475.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 369.5 0.000512 4096 0.2 5120 17536 5.77712 6.62938 473.317 209.223 695.024 695.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 369.5 0.000512 4096 0.2 5120 17408 5.79645 6.6407 297.792 209.598 519.91 519.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 369.5 0.000512 4096 0.2 5120 17280 5.78291 6.63386 241.367 209.223 463.089 463.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 369.5 0.000512 4096 0.2 5120 17568 5.79318 6.62214 486.801 209.091 708.387 708.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 369.5 0.000512 4096 0.2 5120 17568 5.79206 6.62528 318.54 209.674 540.712 540.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 369.5 0.000512 4096 0.2 5120 16848 5.74054 6.5489 269.452 207.499 489.319 489.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 369.5 0.000512 4096 0.2 5120 17280 5.76173 6.60678 246.851 208.704 468.003 468.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 369.5 0.000512 4096 0.2 5120 17440 5.76922 6.62006 456.459 209.161 678.089 678.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 369.5 0.000512 4096 0.2 5120 17280 5.75888 6.60486 307.709 208.88 529.031 529.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 369.5 0.000512 4096 0.2 5120 16800 5.7344 6.53722 251.06 207.57 470.982 471.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 369.5 0.000512 4096 0.2 5120 16640 5.73325 6.56765 246.286 207.812 466.483 466.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 369.5 0.000512 4096 0.2 5120 17472 5.76032 6.6048 430.742 208.882 652.064 652.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 369.5 0.000512 4096 0.2 5120 17280 5.77949 6.63405 303.964 209.252 525.712 525.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 369.5 0.000512 4096 0.2 5120 17280 5.75488 6.6048 250.382 208.736 471.557 471.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 369.5 0.000512 4096 0.2 5120 16896 5.75078 6.57613 231.539 208.182 452.128 452.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 369.5 0.000512 4096 0.2 5120 17400 5.79043 6.59456 443.299 209.011 664.78 664.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 369.5 0.000512 4096 0.2 5120 17200 5.80934 6.61914 299.601 209.521 521.633 521.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 369.5 0.000512 4096 0.2 5120 16800 5.76102 6.55363 258.692 207.737 478.825 478.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 369.5 0.000512 4096 0.2 5120 16800 5.76656 6.57133 234.551 208.48 455.456 455.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 369.5 0.000512 4096 0.2 5136 17536 5.77741 6.62938 367.792 209.417 589.693 589.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 369.5 0.000512 4096 0.2 5136 17408 5.77731 6.63142 235.333 209.396 457.218 457.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 369.5 0.000512 4096 0.2 5136 17280 5.76003 6.60211 193.903 208.705 415.053 415.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 369.5 0.000512 4096 0.2 5136 17520 5.79789 6.6239 354.648 209.492 576.644 576.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 369.5 0.000512 4096 0.2 5136 17440 5.76925 6.61766 233.179 209.279 454.923 455.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 369.5 0.000512 4096 0.2 5136 17280 5.80733 6.6192 187.264 209.55 409.317 409.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 369.5 0.000512 4096 0.2 5136 17568 5.78355 6.63072 493.637 209.678 715.808 715.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 369.5 0.000512 4096 0.2 5136 17280 5.7545 6.60214 308.57 208.697 529.706 529.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 369.5 0.000512 4096 0.2 5136 17280 5.78765 6.62502 248.353 209.672 470.517 470.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 369.5 0.000512 4096 0.2 5136 17280 5.77843 6.61987 210.609 209.418 432.504 432.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 369.5 0.000512 4096 0.2 5136 17472 5.80691 6.61709 455.8 209.519 677.823 677.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 369.5 0.000512 4096 0.2 5136 17248 5.75712 6.5864 286.297 208.795 507.517 507.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 369.5 0.000512 4096 0.2 5136 17136 5.77331 6.56784 233.233 208.315 453.97 454.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 369.5 0.000512 4096 0.2 5136 17024 5.7385 6.56998 209.287 208.186 429.861 429.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 369.5 0.000512 4096 0.2 5136 17408 5.76854 6.63306 434.973 209.368 656.824 656.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 369.5 0.000512 4096 0.2 5136 17408 5.79296 6.63962 281.981 209.737 504.228 504.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 369.5 0.000512 4096 0.2 5136 17280 5.77466 6.6247 235.285 209.222 456.981 457.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 369.5 0.000512 4096 0.2 5136 16896 5.74678 6.54544 202.871 207.672 422.913 422.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 369.5 0.000512 4096 0.2 5136 17424 5.79229 6.6191 437.026 209.269 658.786 658.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 369.5 0.000512 4096 0.2 5136 17280 5.79603 6.6217 301.057 209.675 523.228 523.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 369.5 0.000512 4096 0.2 5136 16848 5.7385 6.53962 248.885 207.744 468.989 469.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 369.5 0.000512 4096 0.2 5136 16704 5.75978 6.60333 248.993 208.858 470.296 470.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 369.5 0.000512 4096 0.2 5136 17440 5.7609 6.62474 431.958 209.14 653.565 653.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 369.5 0.000512 4096 0.2 5136 17280 5.75776 6.60749 306.61 208.741 527.798 527.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 369.5 0.000512 4096 0.2 5136 16800 5.72826 6.5391 247.239 207.368 466.954 467.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 369.5 0.000512 4096 0.2 5136 16640 5.73645 6.56214 227.838 207.882 448.098 448.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 369.5 0.000512 4096 0.2 5150 17472 5.78355 6.63232 380.716 209.4 602.61 602.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 369.5 0.000512 4096 0.2 5150 17408 5.77949 6.62733 243.885 209.226 465.599 465.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 369.5 0.000512 4096 0.2 5150 17280 5.75114 6.59891 199.208 208.88 420.518 420.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 369.5 0.000512 4096 0.2 5150 17440 5.80106 6.61709 356.858 209.329 578.683 578.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 369.5 0.000512 4096 0.2 5150 17280 5.77674 6.61942 227.884 209.336 449.694 449.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 369.5 0.000512 4096 0.2 5150 17280 5.80461 6.62736 189.274 209.499 411.285 411.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 369.5 0.000512 4096 0.2 5150 16960 5.75683 6.60486 160.304 208.853 381.592 381.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 369.5 0.000512 4096 0.2 5150 17472 5.79565 6.62986 485.781 209.508 707.798 707.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 369.5 0.000512 4096 0.2 5150 17280 5.75821 6.6048 302.097 208.706 523.251 523.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 369.5 0.000512 4096 0.2 5150 17280 5.78467 6.62531 246.717 209.63 468.835 468.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 369.5 0.000512 4096 0.2 5150 17280 5.7815 6.6295 208.759 209.418 430.667 430.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 369.5 0.000512 4096 0.2 5150 17472 5.81837 6.62528 443.85 209.549 665.923 666.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 369.5 0.000512 4096 0.2 5150 17248 5.76307 6.58304 281.758 208.618 502.811 502.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 369.5 0.000512 4096 0.2 5150 17136 5.77536 6.57142 228.934 208.469 449.826 449.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 369.5 0.000512 4096 0.2 5150 17024 5.75037 6.57203 204.546 208.014 424.961 425.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 369.5 0.000512 4096 0.2 5150 17408 5.77712 6.62963 437.354 209.42 659.259 659.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 369.5 0.000512 4096 0.2 5150 17408 5.792 6.64048 286.729 209.756 509.001 509.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 369.5 0.000512 4096 0.2 5150 17280 5.77805 6.63962 239.563 209.249 461.31 461.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 369.5 0.000512 4096 0.2 5150 16896 5.73459 6.55699 208.147 207.649 428.168 428.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 369.5 0.000512 4096 0.2 5150 17424 5.79789 6.61827 457.292 209.094 678.885 678.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 369.5 0.000512 4096 0.2 5150 17280 5.79638 6.63142 323.976 209.669 546.151 546.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 369.5 0.000512 4096 0.2 5150 16848 5.73594 6.54125 259.948 207.741 480.046 480.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 369.5 0.000512 4096 0.2 5150 16704 5.75722 6.6072 244.271 208.681 465.403 465.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 369.5 0.000512 4096 0.2 5150 16560 5.71814 6.53174 222.756 206.773 441.86 441.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 369.5 0.000512 4096 0.2 5150 17280 5.77741 6.62118 437.497 209.129 659.102 659.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 369.5 0.000512 4096 0.2 5150 16960 5.75488 6.61158 297.655 208.71 518.808 518.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 369.5 0.000512 4096 0.2 5150 16800 5.72829 6.54131 250.672 207.432 470.451 470.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 369.5 0.000512 4096 0.2 5150 16640 5.74819 6.5657 229.216 207.852 449.463 449.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 369.5 0.000512 4096 0.2 5150 16800 5.76704 6.5687 221.839 208.314 442.569 442.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 369.5 0.000512 4096 0.2 5160 17408 5.7815 6.62963 352.299 209.594 574.385 574.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 369.5 0.000512 4096 0.2 5160 17280 5.78038 6.63142 230.669 209.416 452.578 452.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 369.5 0.000512 4096 0.2 5160 17088 5.76653 6.60301 183.559 208.706 404.709 404.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 369.5 0.000512 4096 0.2 5160 17152 5.80285 6.64448 160.163 209.736 382.424 382.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 369.5 0.000512 4096 0.2 5160 17360 5.80726 6.62714 484.016 209.505 706.036 706.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 369.5 0.000512 4096 0.2 5160 17280 5.77216 6.62118 303.259 209.313 525.04 525.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 369.5 0.000512 4096 0.2 5160 17280 5.79379 6.62502 246.372 209.349 468.219 468.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 369.5 0.000512 4096 0.2 5160 16960 5.76102 6.6007 204.452 208.734 425.625 425.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 369.5 0.000512 4096 0.2 5160 17376 5.79242 6.62934 443.265 209.508 665.269 665.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 369.5 0.000512 4096 0.2 5160 17088 5.76102 6.60486 275.661 208.903 497.009 497.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 369.5 0.000512 4096 0.2 5160 17280 5.79194 6.62528 229.662 209.51 451.667 451.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 369.5 0.000512 4096 0.2 5160 16896 5.79174 6.63187 203.324 209.171 424.997 425.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 369.5 0.000512 4096 0.2 5160 16800 5.7344 6.54467 173.322 207.614 393.292 393.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 369.5 0.000512 4096 0.2 5160 17360 5.81354 6.62323 425.567 209.52 647.606 647.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 369.5 0.000512 4096 0.2 5160 17024 5.76512 6.5887 268.114 208.612 489.164 489.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 369.5 0.000512 4096 0.2 5160 16800 5.77536 6.56998 220.156 208.322 440.901 440.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 369.5 0.000512 4096 0.2 5160 16576 5.75139 6.56794 190.56 208.023 410.987 411.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 369.5 0.000512 4096 0.2 5160 16800 5.78122 6.60378 170.139 209.119 391.725 391.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 369.5 0.000512 4096 0.2 5160 17280 5.7776 6.62822 398.244 209.392 620.122 620.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 369.5 0.000512 4096 0.2 5160 17152 5.80608 6.64006 270.351 209.525 492.405 492.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 369.5 0.000512 4096 0.2 5160 16896 5.7897 6.62733 221.175 209.245 442.921 442.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 369.5 0.000512 4096 0.2 5160 16384 5.73936 6.55536 195.024 207.647 415.043 415.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 369.5 0.000512 4096 0.2 5160 16640 5.74662 6.56179 181.603 207.874 401.864 401.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 369.5 0.000512 4096 0.2 5120 17408 5.77974 6.6335 345.489 209.422 567.407 567.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 369.5 0.000512 4096 0.2 5120 17280 5.77555 6.62938 221.035 209.23 442.751 442.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 369.5 0.000512 4096 0.2 5120 17088 5.7672 6.60685 179.404 208.702 400.56 400.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 369.5 0.000512 4096 0.2 5120 17152 5.79789 6.64781 164.936 209.505 386.968 387.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 369.5 0.000512 4096 0.2 5120 17360 5.8047 6.62643 465.319 209.502 687.332 687.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 369.5 0.000512 4096 0.2 5120 17280 5.77926 6.61978 284.467 209.134 506.078 506.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 369.5 0.000512 4096 0.2 5120 17280 5.80355 6.62118 235.785 209.347 457.634 457.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 369.5 0.000512 4096 0.2 5120 16960 5.76707 6.60848 197.848 208.902 419.206 419.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 369.5 0.000512 4096 0.2 5120 17200 5.80403 6.61869 182.919 209.542 404.962 405.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 369.5 0.000512 4096 0.2 5120 17376 5.79379 6.61741 427.601 209.67 649.765 649.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 369.5 0.000512 4096 0.2 5120 17088 5.75494 6.60259 263.466 208.884 484.787 484.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 369.5 0.000512 4096 0.2 5120 17280 5.79123 6.62323 219.749 209.677 441.923 442.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 369.5 0.000512 4096 0.2 5120 16896 5.79133 6.63245 192.518 209.248 414.269 414.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 369.5 0.000512 4096 0.2 5120 16800 5.72525 6.54058 167.376 207.419 387.134 387.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 369.5 0.000512 4096 0.2 5120 17360 5.80291 6.63142 405.281 209.488 627.283 627.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 369.5 0.000512 4096 0.2 5120 17024 5.76048 6.5848 252.198 208.816 473.439 473.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 369.5 0.000512 4096 0.2 5120 16800 5.77955 6.56506 209.016 208.518 429.96 430.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 369.5 0.000512 4096 0.2 5120 16576 5.7521 6.56886 181.932 208.019 402.353 402.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 369.5 0.000512 4096 0.2 5120 16800 5.79242 6.6087 159.626 208.92 381.025 381.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 369.5 0.000512 4096 0.2 5120 17280 5.7808 6.63142 393.381 209.22 615.092 615.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 369.5 0.000512 4096 0.2 5120 17152 5.7984 6.64371 262.065 209.565 484.153 484.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 369.5 0.000512 4096 0.2 5120 16896 5.78707 6.63558 213.383 209.398 435.286 435.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 369.5 0.000512 4096 0.2 5120 16384 5.73613 6.55821 189.098 207.535 409.005 409.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 369.5 0.000512 4096 0.2 5120 16640 5.73286 6.56794 177.897 208.044 398.325 398.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 369.5 0.000512 4096 0.2 5120 16128 5.7609 6.58186 163.258 208.383 384.064 384.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 369.5 0.000512 4096 0.2 5120 17504 5.80131 6.62938 347.556 209.649 569.715 569.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 369.5 0.000512 4096 0.2 5120 17408 5.77914 6.63142 385.273 209.567 607.328 607.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 369.5 0.000512 4096 0.2 5120 17280 5.78371 6.62979 247.712 209.217 469.424 469.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 369.5 0.000512 4096 0.2 5120 17088 5.77126 6.60938 201.185 208.853 422.498 422.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 369.5 0.000512 4096 0.2 5120 17152 5.80448 6.64906 178.76 209.567 400.861 400.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 369.5 0.000512 4096 0.2 5120 16960 5.76246 6.60525 163.351 208.898 384.694 384.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 369.5 0.000512 4096 0.2 5120 16896 5.78592 6.63338 150.114 209.218 371.83 371.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 369.5 0.000512 4096 0.2 5120 16576 5.74438 6.56989 140.455 208.173 361.022 361.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 369.5 0.000512 4096 0.2 5120 16384 5.74115 6.54915 128.834 207.505 348.708 348.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 369.5 0.000512 4096 0.2 5160 16576 5.74842 6.57046 130.627 208.187 351.21 351.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 369.5 0.000512 4096 0.2 5120 16576 5.74486 6.56634 126.215 208.049 346.658 346.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 369.5 0.000512 4096 0.2 5150 16800 5.78541 6.6113 131.991 209.072 353.533 353.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 369.5 0.000512 4096 0.2 5136 16800 5.77946 6.6048 131.619 208.953 353.037 353.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 369.5 0.000512 4096 0.2 5120 17408 5.8023 6.63699 153.095 209.558 375.173 375.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 369.5 0.000512 4096 0.2 5120 16320 5.76067 6.59965 220.866 208.902 442.207 442.288
