INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.sim/sim_1/impl/func/tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DNA_sequencer
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module codon_reader
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-311] analyzing module sequence_detector
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_5
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_blk_mem_gen_v8_3_5_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_11
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_dist_mem_gen_v8_0_11_synth
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Cory Holt/Desktop/ECE_440/project8/project8/project8.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
