# Reading D:/Programs/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Programs/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/pipes {C:/Users/DELL/Desktop/Proyecto2-Arqui/pipes/MEMWB_Pipe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:28 on Jun 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/pipes" C:/Users/DELL/Desktop/Proyecto2-Arqui/pipes/MEMWB_Pipe.sv 
# -- Compiling module MEMWB_Pipe
# 
# Top level modules:
# 	MEMWB_Pipe
# End time: 19:52:28 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb {C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/MEMWB_TB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:52:28 on Jun 17,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/DELL/Desktop/Proyecto2-Arqui/tb" C:/Users/DELL/Desktop/Proyecto2-Arqui/tb/MEMWB_TB.sv 
# -- Compiling module MEMWB_TB
# 
# Top level modules:
# 	MEMWB_TB
# End time: 19:52:28 on Jun 17,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.MEMWB_TB
# vsim work.MEMWB_TB 
# Start time: 19:52:30 on Jun 17,2020
# Loading sv_std.std
# Loading work.MEMWB_TB
# Loading work.MEMWB_Pipe
add wave -position end  sim:/MEMWB_TB/alu_result_in
add wave -position end  sim:/MEMWB_TB/alu_result_out
add wave -position end  sim:/MEMWB_TB/clk
add wave -position end  sim:/MEMWB_TB/mem_rd_mux_in
add wave -position end  sim:/MEMWB_TB/mem_rd_mux_out
add wave -position end  sim:/MEMWB_TB/mem_result_in
add wave -position end  sim:/MEMWB_TB/mem_result_out
add wave -position end  sim:/MEMWB_TB/rst
add wave -position end  sim:/MEMWB_TB/wb_enable_in
add wave -position end  sim:/MEMWB_TB/wb_enable_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: DELL  Hostname: DESKTOP-VM7QFMR  ProcessID: 11200
#           Attempting to use alternate WLF file "./wlft15m7ak".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft15m7ak
run -all
# End time: 19:52:52 on Jun 17,2020, Elapsed time: 0:00:22
# Errors: 0, Warnings: 2
