Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'sync_module.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\std_counter.vhd'.||aufgabe2.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_buffer.vhd'.||aufgabe2.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\bib\lfsr_lib.vhd'.||aufgabe2.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\01-Aufgabe\hex4x7seg.vhd'.||aufgabe2.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_module.vhd'.||aufgabe2.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\aufgabe2.vhd'.||aufgabe2.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/51||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||aufgabe2.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/56||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.aufgabe2.structure.||aufgabe2.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/57||aufgabe2.vhd(5);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\aufgabe2.vhd'/linenumber/5
Implementation;Synthesis||CD630||@N: Synthesizing work.hex4x7seg.struktur.||aufgabe2.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/58||hex4x7seg.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.std_counter.verhalten.||aufgabe2.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/62||std_counter.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\std_counter.vhd'/linenumber/6
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_module.verhalten.||aufgabe2.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/66||sync_module.vhd(7);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_module.vhd'/linenumber/7
Implementation;Synthesis||CD630||@N: Synthesizing work.sync_buffer.verhalten.||aufgabe2.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/67||sync_buffer.vhd(6);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/6
Implementation;Synthesis||CD233||@N: Using sequential encoding for type tstate.||aufgabe2.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/68||sync_buffer.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/29
Implementation;Synthesis||CL177||@W:Sharing sequential element q2 and merging q3. Add a syn_preserve attribute to the element to prevent sharing.||aufgabe2.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/71||sync_buffer.vhd(56);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/56
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe2 ||aufgabe2.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/203||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock aufgabe2|clk which controls 78 sequential elements including u1.buf1.cnt[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||aufgabe2.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/229||sync_buffer.vhd(72);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\02-Aufgabe\sync_buffer.vhd'/linenumber/72
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||aufgabe2.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/231||null;null
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/297||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||FA239||@W:ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||aufgabe2.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/298||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||MO106||@N: Found ROM seg_1[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.||aufgabe2.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/299||hex4x7seg.vhd(148);liberoaction://cross_probe/hdl/file/'C:\Users\si741rau\Desktop\DISY\01-Aufgabe\hex4x7seg.vhd'/linenumber/148
Implementation;Synthesis||FP130||@N: Promoting Net rst_arst on CLKINT  I_64 ||aufgabe2.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/334||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_c on CLKINT  I_65 ||aufgabe2.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/335||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||aufgabe2.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/378||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock aufgabe2|clk with period 10.00ns. Please declare a user-defined clock on port clk.||aufgabe2.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\aufgabe2.srr'/linenumber/388||null;null
