module top
#(parameter param295 = ((+(~&(~&(|(8'hab))))) ? (7'h43) : (~&(((&(8'ha0)) ? ((8'h9d) < (8'ha6)) : ((8'hb5) ? (8'hbb) : (8'hbc))) >= ((&(8'ha1)) ? ((8'ha1) || (8'ha7)) : (&(8'hbb)))))))
(y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h3ae):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire0;
  input wire [(4'hd):(1'h0)] wire1;
  input wire [(5'h14):(1'h0)] wire2;
  input wire [(3'h4):(1'h0)] wire3;
  input wire [(5'h13):(1'h0)] wire4;
  wire signed [(4'he):(1'h0)] wire293;
  wire signed [(5'h14):(1'h0)] wire292;
  wire [(5'h10):(1'h0)] wire291;
  wire [(2'h2):(1'h0)] wire289;
  wire signed [(2'h2):(1'h0)] wire288;
  wire [(5'h10):(1'h0)] wire287;
  wire [(5'h12):(1'h0)] wire286;
  wire signed [(4'hb):(1'h0)] wire285;
  wire signed [(2'h2):(1'h0)] wire281;
  wire signed [(4'hb):(1'h0)] wire5;
  wire [(4'hf):(1'h0)] wire6;
  wire signed [(4'hd):(1'h0)] wire41;
  wire [(5'h12):(1'h0)] wire260;
  wire [(3'h7):(1'h0)] wire276;
  wire signed [(5'h12):(1'h0)] wire277;
  wire [(2'h2):(1'h0)] wire278;
  wire signed [(4'h8):(1'h0)] wire279;
  reg [(5'h10):(1'h0)] reg284 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg283 = (1'h0);
  reg [(4'hd):(1'h0)] reg282 = (1'h0);
  reg [(5'h11):(1'h0)] reg275 = (1'h0);
  reg [(5'h15):(1'h0)] reg274 = (1'h0);
  reg [(4'he):(1'h0)] reg273 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg272 = (1'h0);
  reg [(4'h8):(1'h0)] reg271 = (1'h0);
  reg [(5'h11):(1'h0)] reg270 = (1'h0);
  reg [(4'hc):(1'h0)] reg269 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg268 = (1'h0);
  reg [(3'h4):(1'h0)] reg267 = (1'h0);
  reg [(5'h14):(1'h0)] reg266 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg265 = (1'h0);
  reg [(3'h4):(1'h0)] reg264 = (1'h0);
  reg [(5'h15):(1'h0)] reg263 = (1'h0);
  reg [(5'h13):(1'h0)] reg262 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg7 = (1'h0);
  reg [(4'hb):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(3'h6):(1'h0)] reg10 = (1'h0);
  reg [(5'h14):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg13 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg14 = (1'h0);
  reg [(2'h2):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg17 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg18 = (1'h0);
  reg [(5'h10):(1'h0)] reg19 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg20 = (1'h0);
  reg [(3'h6):(1'h0)] reg21 = (1'h0);
  reg [(5'h15):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg [(4'h8):(1'h0)] reg24 = (1'h0);
  reg [(5'h13):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg27 = (1'h0);
  reg [(4'he):(1'h0)] reg28 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg29 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg30 = (1'h0);
  reg [(5'h10):(1'h0)] reg31 = (1'h0);
  reg [(4'hb):(1'h0)] reg32 = (1'h0);
  reg [(5'h12):(1'h0)] reg33 = (1'h0);
  reg [(4'he):(1'h0)] reg34 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg35 = (1'h0);
  reg [(5'h14):(1'h0)] reg36 = (1'h0);
  reg [(4'h8):(1'h0)] reg37 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg38 = (1'h0);
  reg [(3'h6):(1'h0)] reg39 = (1'h0);
  reg [(4'hd):(1'h0)] reg40 = (1'h0);
  reg [(2'h2):(1'h0)] reg42 = (1'h0);
  reg [(4'he):(1'h0)] reg43 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg44 = (1'h0);
  reg [(5'h13):(1'h0)] reg45 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg46 = (1'h0);
  assign y = {wire293,
                 wire292,
                 wire291,
                 wire289,
                 wire288,
                 wire287,
                 wire286,
                 wire285,
                 wire281,
                 wire5,
                 wire6,
                 wire41,
                 wire260,
                 wire276,
                 wire277,
                 wire278,
                 wire279,
                 reg284,
                 reg283,
                 reg282,
                 reg275,
                 reg274,
                 reg273,
                 reg272,
                 reg271,
                 reg270,
                 reg269,
                 reg268,
                 reg267,
                 reg266,
                 reg265,
                 reg264,
                 reg263,
                 reg262,
                 reg7,
                 reg8,
                 reg9,
                 reg10,
                 reg11,
                 reg12,
                 reg13,
                 reg14,
                 reg15,
                 reg16,
                 reg17,
                 reg18,
                 reg19,
                 reg20,
                 reg21,
                 reg22,
                 reg23,
                 reg24,
                 reg25,
                 reg26,
                 reg27,
                 reg28,
                 reg29,
                 reg30,
                 reg31,
                 reg32,
                 reg33,
                 reg34,
                 reg35,
                 reg36,
                 reg37,
                 reg38,
                 reg39,
                 reg40,
                 reg42,
                 reg43,
                 reg44,
                 reg45,
                 reg46,
                 (1'h0)};
  assign wire5 = (~&($unsigned(((^~wire2) ?
                     $unsigned(wire2) : wire0[(1'h1):(1'h1)])) << wire4[(3'h7):(1'h1)]));
  assign wire6 = ((8'hb3) | wire2[(4'ha):(3'h6)]);
  always
    @(posedge clk) begin
      if ($unsigned((^~wire5)))
        begin
          reg7 <= (~^$unsigned($unsigned(((8'hab) ?
              (wire1 ? (8'hbe) : wire2) : wire4))));
          if ($unsigned({(^((wire0 ? wire4 : wire6) && (~&wire5)))}))
            begin
              reg8 <= wire0[(4'hb):(1'h0)];
              reg9 <= (|wire6);
              reg10 <= $unsigned(wire3[(3'h4):(1'h1)]);
              reg11 <= ((wire3[(1'h1):(1'h0)] ?
                      $unsigned(($unsigned(wire3) ?
                          (reg10 ?
                              reg7 : wire0) : $signed(reg7))) : reg9[(4'hb):(4'h9)]) ?
                  reg10 : wire0);
              reg12 <= {reg8,
                  ($unsigned((~|{reg11})) ?
                      wire4[(4'hd):(1'h1)] : {(^reg9[(4'h8):(3'h6)]), reg7})};
            end
          else
            begin
              reg8 <= {($signed($unsigned(reg12)) ?
                      wire4 : $signed(((wire6 != wire4) != wire3)))};
              reg9 <= (~|(({reg12[(4'hf):(4'hf)],
                  reg7} <= $unsigned(wire2)) - ((reg12[(4'hb):(3'h5)] ?
                  reg9 : {reg12}) == ((~^(8'hb8)) ? (^reg8) : (~&wire1)))));
            end
        end
      else
        begin
          reg7 <= $unsigned($signed($signed(wire6)));
          reg8 <= ((((~&reg12[(5'h13):(1'h0)]) && ($signed(wire1) > (wire4 || wire1))) ?
              {wire5[(4'hb):(4'hb)]} : wire6[(4'hc):(4'hc)]) + (|wire6[(4'hc):(1'h0)]));
          reg9 <= $signed(wire1);
          if (reg11)
            begin
              reg10 <= reg11[(3'h4):(1'h0)];
              reg11 <= reg11;
            end
          else
            begin
              reg10 <= (wire6 ? reg8[(4'h9):(4'h9)] : reg8);
              reg11 <= wire4[(5'h13):(3'h4)];
              reg12 <= (7'h41);
              reg13 <= (|((8'h9f) ?
                  {reg12[(4'ha):(2'h3)],
                      (-(reg12 == reg7))} : reg8[(2'h3):(2'h3)]));
              reg14 <= $signed(reg12[(2'h2):(1'h0)]);
            end
          reg15 <= wire5;
        end
    end
  always
    @(posedge clk) begin
      reg16 <= (&{wire5, $signed($signed(reg8[(1'h0):(1'h0)]))});
      if ((wire2[(4'ha):(2'h3)] ?
          ((!reg9[(5'h14):(1'h1)]) ?
              $signed(($unsigned(reg14) | (wire1 ?
                  reg13 : reg7))) : $signed($unsigned((reg7 ?
                  reg14 : reg9)))) : $unsigned((reg10 ?
              $unsigned((+reg14)) : (7'h43)))))
        begin
          reg17 <= $signed($unsigned(wire2));
          if (wire0[(3'h6):(3'h4)])
            begin
              reg18 <= $unsigned({($unsigned((reg12 << (8'ha3))) <<< $signed((|reg8)))});
            end
          else
            begin
              reg18 <= (-(~&$signed(reg16)));
              reg19 <= (($unsigned(($signed((8'h9d)) ~^ (+reg10))) == (!($unsigned((8'hb3)) ?
                      (reg9 & reg18) : wire3))) ?
                  ($signed(reg10[(2'h3):(1'h1)]) ?
                      reg12 : ($unsigned($unsigned(reg13)) << $unsigned((&wire0)))) : (((^$signed(reg15)) ?
                          reg14 : ((8'hb6) ?
                              (reg14 ? wire0 : reg12) : $signed(wire1))) ?
                      ({((8'hb6) * reg16)} ?
                          (&reg10) : reg8[(3'h5):(3'h4)]) : ($unsigned((reg18 < reg14)) - ((^reg16) ?
                          (&(7'h43)) : (reg14 * wire1)))));
            end
          if ($unsigned((reg15 ? wire0 : (8'hbe))))
            begin
              reg20 <= $unsigned(reg13);
              reg21 <= (~|((reg16[(3'h4):(1'h0)] ?
                      (+(reg18 ? wire0 : reg13)) : $signed($signed(reg19))) ?
                  ((reg17 - ((8'hb3) - reg20)) <<< (((8'ha8) ? reg19 : reg8) ?
                      (^~reg19) : $signed(reg12))) : (^((wire5 ?
                      reg17 : reg19) << wire6))));
              reg22 <= {(~&reg8)};
              reg23 <= (-((~&wire0[(4'ha):(3'h5)]) * {$unsigned(wire3[(3'h4):(1'h1)])}));
            end
          else
            begin
              reg20 <= $signed({$unsigned(((reg17 != wire0) ^~ (~^(7'h41)))),
                  $unsigned((~^$signed(reg14)))});
            end
          if (((+(~^{(&reg18)})) ?
              ((((reg14 ? reg16 : reg13) ?
                  reg22 : $signed(reg9)) <= reg22[(4'h8):(2'h3)]) >= {(!(~|wire4)),
                  ($signed(reg21) ^ reg13)}) : $unsigned(($unsigned($unsigned(wire1)) ?
                  ((-reg14) ?
                      $signed(reg20) : $unsigned(wire0)) : (+$signed(wire3))))))
            begin
              reg24 <= $signed({(reg7 <<< ((wire4 ? wire6 : wire0) * reg20))});
              reg25 <= reg8[(4'ha):(4'ha)];
              reg26 <= (&reg11);
              reg27 <= {reg15};
            end
          else
            begin
              reg24 <= $signed($signed($unsigned(((reg23 ? reg20 : (7'h44)) ?
                  {reg11, reg25} : $unsigned(reg22)))));
              reg25 <= $signed($signed({$signed((wire0 == (8'hbf)))}));
              reg26 <= $signed($unsigned($unsigned((-$signed((8'ha1))))));
              reg27 <= (~^wire3[(2'h2):(1'h1)]);
              reg28 <= (8'hb2);
            end
          if ((reg13[(2'h3):(1'h1)] ?
              $signed($unsigned((&(reg18 != reg23)))) : (~($unsigned((&reg18)) ?
                  (reg11 ? $unsigned(reg15) : $unsigned(wire3)) : reg18))))
            begin
              reg29 <= {$signed(($signed(reg25) ? (~^$signed(reg8)) : reg15))};
              reg30 <= reg14;
              reg31 <= (((8'hae) ~^ (^reg21)) ?
                  $unsigned(reg27) : {$unsigned((^~$signed(reg21))), reg28});
              reg32 <= $signed({(+((^~wire4) ^ (8'hb1))),
                  $unsigned($signed({reg10, reg24}))});
              reg33 <= (wire6[(4'ha):(3'h5)] ?
                  (8'hbb) : $unsigned((reg19 ?
                      reg32[(3'h7):(1'h0)] : ((wire3 << wire4) ?
                          (reg16 ^ reg10) : {reg11}))));
            end
          else
            begin
              reg29 <= (!($unsigned($signed((|reg28))) >> reg16[(4'hc):(4'hc)]));
              reg30 <= $signed(reg10[(2'h2):(2'h2)]);
              reg31 <= ($unsigned(((~(reg10 ? wire5 : wire6)) ?
                      (~|{reg28}) : ($signed((8'h9d)) ^~ reg31[(3'h7):(3'h4)]))) ?
                  {$unsigned(reg23)} : $signed(wire3));
              reg32 <= (((reg29[(1'h0):(1'h0)] ?
                      ($unsigned(reg9) ? (&reg9) : {reg33, reg13}) : ((reg28 ?
                              (8'hb3) : (8'hbc)) ?
                          (reg7 != wire6) : reg24[(1'h0):(1'h0)])) ?
                  reg24[(1'h1):(1'h0)] : reg14) ^ (($signed($signed(reg22)) == ($signed(reg7) <<< reg21[(2'h2):(2'h2)])) ?
                  (^~($signed((8'hba)) && reg18)) : (&(reg12 ?
                      $signed((8'hb5)) : reg7[(2'h3):(2'h3)]))));
            end
        end
      else
        begin
          reg17 <= $unsigned($unsigned(reg20[(2'h3):(1'h1)]));
          reg18 <= {$signed((^($unsigned(wire3) ?
                  (reg15 + reg12) : $signed(wire3))))};
        end
      reg34 <= (({(&(reg16 ? wire2 : reg29))} ?
          $signed(reg9) : reg27) ^~ (8'ha4));
      if (reg21)
        begin
          if ((&reg24[(1'h1):(1'h1)]))
            begin
              reg35 <= (~wire1[(4'ha):(2'h2)]);
            end
          else
            begin
              reg35 <= ((wire4[(4'hd):(4'hc)] << $unsigned(({reg29} ?
                  (+wire4) : ((8'hbe) ?
                      reg23 : (8'hae))))) <<< (~((~|reg11[(3'h7):(1'h0)]) < $signed(reg9[(4'hb):(4'hb)]))));
              reg36 <= $signed({wire5});
            end
          reg37 <= $unsigned($signed(((+(!reg23)) << ($unsigned((8'ha5)) ?
              $signed((8'hae)) : reg34))));
          reg38 <= ((reg35 & reg30[(3'h7):(2'h3)]) <<< (!(!({reg34} <<< $signed(reg36)))));
          reg39 <= {wire5[(3'h5):(3'h5)]};
          reg40 <= $unsigned((~&((reg21 ? (reg11 && reg8) : {reg35}) ?
              ($signed(reg17) >>> (wire4 <= reg22)) : (-(^reg27)))));
        end
      else
        begin
          reg35 <= wire3;
          reg36 <= $unsigned({(wire2 ?
                  ((wire0 ? reg39 : (8'hbe)) ?
                      $unsigned(reg24) : {reg10, reg24}) : (8'hb7))});
          reg37 <= {$unsigned((((8'hb9) ?
                      reg9[(4'hc):(3'h7)] : $signed(wire1)) ?
                  (!(^~(8'hbd))) : (~^(reg27 * reg29)))),
              reg38[(4'h9):(3'h6)]};
          reg38 <= ((-(wire1 ^~ ((|wire6) || (~&(8'hab))))) ~^ ((^~wire4) | $signed(((wire4 ?
              wire0 : reg23) ~^ $unsigned(reg37)))));
        end
    end
  assign wire41 = ((!$unsigned((^~(reg17 << reg29)))) ?
                      (&(|(((8'hb7) ?
                          reg16 : reg13) + (~^wire1)))) : {wire1[(3'h6):(2'h3)]});
  always
    @(posedge clk) begin
      reg42 <= {(8'h9d)};
      reg43 <= (reg40 ?
          (($signed(((8'hb1) << reg38)) ? $signed((!(8'hb7))) : (+(!reg19))) ?
              reg24[(4'h8):(2'h2)] : reg19[(2'h3):(1'h1)]) : reg21);
      reg44 <= {{$signed($signed((wire41 << reg23)))},
          (~|reg26[(1'h0):(1'h0)])};
      reg45 <= ((reg35 && reg38) ? reg7[(4'hc):(1'h0)] : $unsigned(reg16));
      reg46 <= $signed({{{{reg45, reg40}}}});
    end
  module47 #() modinst261 (wire260, clk, reg9, reg43, reg37, reg13, reg11);
  always
    @(posedge clk) begin
      if (wire3)
        begin
          reg262 <= reg35;
          reg263 <= reg15;
          reg264 <= ((^(reg23[(4'he):(4'hc)] ? reg43[(1'h1):(1'h1)] : reg26)) ?
              (^(((!reg44) == {reg17}) ^ reg263)) : (reg36[(3'h4):(1'h1)] || $signed($unsigned((reg40 ?
                  reg12 : reg18)))));
        end
      else
        begin
          if ((|reg21[(3'h6):(3'h6)]))
            begin
              reg262 <= (($unsigned(reg43) ? reg262 : (|reg44)) ?
                  $signed({(reg16 * reg32),
                      (~&(reg34 ? reg263 : (8'ha6)))}) : (((|$unsigned(reg23)) ?
                      reg39[(3'h4):(2'h3)] : (+reg45)) ^ reg25[(3'h7):(2'h3)]));
              reg263 <= $signed((reg16[(3'h4):(1'h1)] ^~ {(+(|reg34)),
                  $unsigned($unsigned(reg15))}));
              reg264 <= $unsigned({(~{$unsigned(wire4)})});
              reg265 <= $unsigned(wire3);
              reg266 <= reg26[(3'h5):(3'h5)];
            end
          else
            begin
              reg262 <= {reg21[(1'h0):(1'h0)]};
              reg263 <= {reg28,
                  ($unsigned((8'h9d)) ?
                      reg35[(3'h7):(3'h5)] : reg9[(5'h13):(2'h2)])};
            end
          reg267 <= reg15[(1'h1):(1'h1)];
          if (reg21[(1'h0):(1'h0)])
            begin
              reg268 <= reg40[(2'h3):(1'h0)];
              reg269 <= ((reg12[(5'h10):(4'ha)] >= reg13) * $unsigned((^~(reg23[(4'hc):(3'h6)] <<< {reg16,
                  reg36}))));
            end
          else
            begin
              reg268 <= $unsigned(reg31[(4'hb):(2'h3)]);
              reg269 <= ($unsigned(reg44) || (~|reg28[(3'h5):(2'h3)]));
              reg270 <= $unsigned(reg263[(4'ha):(4'ha)]);
            end
        end
      if ((|((reg42 ?
              reg24 : ((reg33 ? reg30 : reg22) ?
                  (reg263 ? (8'ha6) : (8'hb8)) : reg27)) ?
          reg44[(4'hb):(3'h4)] : (~^(((8'h9c) ? reg43 : reg25) > wire0)))))
        begin
          reg271 <= $signed((~^((&(reg269 ? reg10 : reg38)) ?
              reg21 : $signed(reg27))));
          reg272 <= $signed((8'hb2));
          reg273 <= $signed((~|($unsigned(reg266) ?
              (~|reg265[(3'h7):(2'h3)]) : ((~&reg25) ~^ reg265))));
          reg274 <= ((~^((!reg33[(5'h12):(3'h6)]) ?
              (!wire2) : $signed($signed(reg33)))) + $signed((reg30 ?
              (~{reg24, (7'h44)}) : {$unsigned(reg18), {reg46}})));
          reg275 <= $unsigned(((((^reg14) - (reg17 ?
              reg42 : reg12)) != (reg39[(3'h6):(2'h3)] ?
              (!reg44) : (reg10 ? wire260 : reg30))) - reg12));
        end
      else
        begin
          reg271 <= (&((reg37[(2'h2):(2'h2)] ?
                  (&$signed(reg268)) : $signed(reg13[(4'h8):(3'h4)])) ?
              (~(8'haa)) : wire4));
        end
    end
  assign wire276 = (8'ha0);
  assign wire277 = $signed(reg273[(4'hd):(1'h0)]);
  assign wire278 = ($signed(reg275[(4'hb):(3'h5)]) ? reg35 : (7'h44));
  module47 #() modinst280 (.wire51(reg40), .y(wire279), .wire50(wire41), .clk(clk), .wire48(reg7), .wire52(reg10), .wire49(reg20));
  assign wire281 = (~&{(~&{$unsigned((8'hb2)), (^~wire4)})});
  always
    @(posedge clk) begin
      reg282 <= $signed($signed($unsigned($signed(reg14))));
      reg283 <= reg45[(3'h6):(1'h0)];
      reg284 <= (8'hab);
    end
  assign wire285 = (~&$unsigned((~|($signed((8'hb7)) ?
                       {reg44} : (reg37 || reg26)))));
  assign wire286 = reg27[(3'h5):(3'h4)];
  assign wire287 = reg46;
  assign wire288 = $unsigned($signed($signed(reg27[(1'h0):(1'h0)])));
  module211 #() modinst290 (wire289, clk, wire286, reg265, reg23, wire2, reg268);
  assign wire291 = wire260;
  assign wire292 = $unsigned(wire278[(1'h1):(1'h1)]);
  module47 #() modinst294 (wire293, clk, reg44, wire41, reg11, reg272, wire2);
endmodule

module module47  (y, clk, wire52, wire51, wire50, wire49, wire48);
  output wire [(32'h16e):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h6):(1'h0)] wire52;
  input wire [(4'hd):(1'h0)] wire51;
  input wire signed [(4'h8):(1'h0)] wire50;
  input wire signed [(4'hf):(1'h0)] wire49;
  input wire [(5'h14):(1'h0)] wire48;
  wire [(4'hc):(1'h0)] wire259;
  wire signed [(3'h6):(1'h0)] wire257;
  wire [(2'h2):(1'h0)] wire210;
  wire [(3'h7):(1'h0)] wire209;
  wire [(4'h8):(1'h0)] wire208;
  wire [(3'h4):(1'h0)] wire204;
  wire signed [(3'h4):(1'h0)] wire131;
  wire signed [(5'h13):(1'h0)] wire89;
  wire [(4'hc):(1'h0)] wire86;
  wire [(3'h4):(1'h0)] wire133;
  wire [(5'h15):(1'h0)] wire135;
  wire signed [(4'h8):(1'h0)] wire136;
  wire [(5'h10):(1'h0)] wire137;
  wire signed [(5'h11):(1'h0)] wire138;
  wire [(2'h2):(1'h0)] wire168;
  reg signed [(4'hb):(1'h0)] reg142 = (1'h0);
  reg [(4'hf):(1'h0)] reg141 = (1'h0);
  reg [(3'h6):(1'h0)] reg140 = (1'h0);
  reg [(5'h11):(1'h0)] reg139 = (1'h0);
  reg [(5'h10):(1'h0)] reg134 = (1'h0);
  reg [(5'h14):(1'h0)] reg60 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg59 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg58 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg56 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg54 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg53 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg88 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg206 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg207 = (1'h0);
  assign y = {wire259,
                 wire257,
                 wire210,
                 wire209,
                 wire208,
                 wire204,
                 wire131,
                 wire89,
                 wire86,
                 wire133,
                 wire135,
                 wire136,
                 wire137,
                 wire138,
                 wire168,
                 reg142,
                 reg141,
                 reg140,
                 reg139,
                 reg134,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg88,
                 reg206,
                 reg207,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg53 <= $unsigned(wire50[(1'h1):(1'h0)]);
      if ($unsigned(reg53))
        begin
          reg54 <= ($unsigned((+$signed(reg53[(2'h3):(1'h1)]))) <<< {{(~^{wire51})}});
          if ($unsigned($signed($unsigned(reg54[(1'h0):(1'h0)]))))
            begin
              reg55 <= wire51[(2'h3):(2'h3)];
              reg56 <= ({(wire49 - (reg55 & $signed(wire52))), reg55} + wire52);
              reg57 <= wire52;
            end
          else
            begin
              reg55 <= (reg53[(2'h3):(1'h1)] ?
                  {reg55[(2'h2):(1'h1)],
                      ($unsigned((wire52 & reg56)) == wire48[(4'hf):(2'h3)])} : $unsigned($unsigned($signed(reg54[(1'h0):(1'h0)]))));
              reg56 <= (~|wire52[(3'h6):(2'h3)]);
              reg57 <= {wire48[(5'h14):(4'hd)]};
            end
          reg58 <= (wire49[(4'h9):(2'h3)] ?
              (($signed($unsigned(wire48)) ?
                  ($unsigned(wire49) << (^~wire52)) : wire49[(1'h0):(1'h0)]) >>> reg56) : ($unsigned($signed((wire52 ?
                      reg53 : wire51))) ?
                  (wire50 ?
                      reg56[(3'h6):(3'h6)] : $signed((|reg57))) : (~&reg56)));
          reg59 <= wire51[(4'h8):(2'h2)];
        end
      else
        begin
          reg54 <= ({($unsigned($signed(reg56)) > {(~&(8'hb1)),
                      (wire49 ? wire52 : reg53)})} ?
              ({$unsigned(wire49), reg59[(4'hf):(4'he)]} ?
                  (~wire50[(3'h5):(3'h5)]) : $signed($signed(wire52[(3'h6):(2'h3)]))) : ({wire51} ?
                  $signed($unsigned(wire51)) : $unsigned({(-(8'hb9)),
                      wire48})));
        end
      reg60 <= (!$signed($unsigned(((reg56 ? wire49 : reg56) ?
          (reg54 ? reg53 : wire51) : (^~reg57)))));
    end
  module61 #() modinst87 (.wire64(reg57), .y(wire86), .wire63(wire51), .wire66(reg53), .wire65(wire48), .clk(clk), .wire62(reg59));
  always
    @(posedge clk) begin
      reg88 <= $signed(reg59[(3'h4):(3'h4)]);
    end
  assign wire89 = ($unsigned(($signed(reg55) ?
                      ({reg53} || reg57) : ((~reg57) ?
                          {(8'haa)} : (&reg54)))) != $unsigned($signed((!$unsigned(reg58)))));
  module90 #() modinst132 (wire131, clk, reg58, wire49, reg54, reg59);
  assign wire133 = (|wire131[(2'h2):(1'h1)]);
  always
    @(posedge clk) begin
      reg134 <= $signed(wire52);
    end
  assign wire135 = (!reg55[(3'h5):(1'h1)]);
  assign wire136 = (!wire86[(1'h0):(1'h0)]);
  assign wire137 = (({$unsigned($unsigned((7'h44))),
                           ($unsigned((8'ha9)) ?
                               (reg55 ?
                                   reg58 : (7'h41)) : {reg53})} << (({reg59} ?
                           $signed(reg59) : (8'ha8)) - wire136[(3'h6):(3'h6)])) ?
                       $unsigned($unsigned(reg56)) : {((8'hbb) ?
                               ({wire51, reg134} >= (^~wire86)) : (|(reg56 ?
                                   reg54 : wire86)))});
  assign wire138 = {$unsigned(wire52)};
  always
    @(posedge clk) begin
      reg139 <= ($signed((($signed(wire89) < {wire86, wire138}) ?
          $signed($unsigned(reg134)) : ((8'ha6) ?
              $unsigned(wire52) : reg134[(1'h1):(1'h0)]))) && (~^{({wire137} ?
              (wire48 ? reg88 : wire89) : reg59),
          ((8'hb7) & (wire51 ^~ wire137))}));
      reg140 <= wire136;
      reg141 <= wire51[(4'hb):(3'h6)];
      reg142 <= (!wire137[(4'ha):(3'h6)]);
    end
  module143 #() modinst169 (wire168, clk, reg142, reg141, reg57, wire51, reg134);
  module170 #() modinst205 (wire204, clk, wire52, wire138, reg57, reg88, reg54);
  always
    @(posedge clk) begin
      reg206 <= (($unsigned($unsigned((reg53 < (8'hbd)))) ?
              reg139 : reg139[(2'h2):(1'h0)]) ?
          $signed((wire49[(3'h6):(3'h4)] ?
              {(reg140 - wire89)} : wire48[(5'h10):(3'h6)])) : wire49[(4'hb):(1'h1)]);
      reg207 <= $signed(reg142[(3'h5):(3'h5)]);
    end
  assign wire208 = {(!$signed(((!wire131) ?
                           (reg142 ? (7'h43) : (8'hb8)) : {(8'hbe), reg53}))),
                       (&$signed(reg60))};
  assign wire209 = (&(($unsigned($signed(reg139)) ?
                           (reg53[(4'ha):(3'h6)] ?
                               wire50[(3'h4):(2'h2)] : {reg207}) : (reg134 ?
                               (reg59 ^ reg59) : (reg141 ? reg139 : (8'hb9)))) ?
                       (~^reg140[(3'h4):(2'h2)]) : {((reg207 ?
                               wire50 : wire86) * wire135),
                           $unsigned($unsigned(wire204))}));
  assign wire210 = $unsigned($signed((8'haf)));
  module211 #() modinst258 (.wire215(reg141), .clk(clk), .wire216(reg88), .wire212(reg56), .wire214(wire86), .y(wire257), .wire213(wire48));
  assign wire259 = (reg134[(5'h10):(3'h4)] >> wire208);
endmodule

module module211
#(parameter param255 = ((+((((7'h40) ? (8'hbf) : (8'ha2)) && {(8'hb2)}) + (((8'hb6) ? (8'h9f) : (8'ha3)) ? {(8'ha4)} : {(8'haf), (8'h9f)}))) - {((((8'hbc) ? (8'ha1) : (7'h41)) ? ((7'h41) ? (8'hba) : (8'ha9)) : ((8'hbb) + (8'hbf))) ? (8'hb3) : (^~((8'ha1) > (7'h44))))}), 
parameter param256 = param255)
(y, clk, wire216, wire215, wire214, wire213, wire212);
  output wire [(32'h1b9):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hf):(1'h0)] wire216;
  input wire [(4'hb):(1'h0)] wire215;
  input wire signed [(4'h9):(1'h0)] wire214;
  input wire [(4'he):(1'h0)] wire213;
  input wire signed [(4'hf):(1'h0)] wire212;
  wire [(4'h8):(1'h0)] wire254;
  wire signed [(5'h10):(1'h0)] wire253;
  wire [(4'h9):(1'h0)] wire252;
  wire [(5'h13):(1'h0)] wire251;
  wire signed [(3'h6):(1'h0)] wire245;
  wire signed [(2'h2):(1'h0)] wire244;
  wire [(3'h4):(1'h0)] wire243;
  wire [(3'h6):(1'h0)] wire242;
  wire signed [(5'h12):(1'h0)] wire236;
  wire [(3'h7):(1'h0)] wire219;
  wire [(3'h7):(1'h0)] wire218;
  wire signed [(4'hc):(1'h0)] wire217;
  reg [(4'hd):(1'h0)] reg250 = (1'h0);
  reg [(3'h5):(1'h0)] reg249 = (1'h0);
  reg [(4'h9):(1'h0)] reg248 = (1'h0);
  reg [(4'ha):(1'h0)] reg247 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg246 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg241 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg240 = (1'h0);
  reg [(5'h11):(1'h0)] reg239 = (1'h0);
  reg [(4'h9):(1'h0)] reg238 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg237 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg235 = (1'h0);
  reg [(4'hc):(1'h0)] reg234 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg233 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg232 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg231 = (1'h0);
  reg [(5'h15):(1'h0)] reg230 = (1'h0);
  reg [(4'h9):(1'h0)] reg229 = (1'h0);
  reg [(5'h13):(1'h0)] reg228 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg227 = (1'h0);
  reg [(3'h6):(1'h0)] reg226 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg225 = (1'h0);
  reg [(4'h9):(1'h0)] reg224 = (1'h0);
  reg [(5'h12):(1'h0)] reg223 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg222 = (1'h0);
  reg [(4'he):(1'h0)] reg221 = (1'h0);
  reg [(2'h2):(1'h0)] reg220 = (1'h0);
  assign y = {wire254,
                 wire253,
                 wire252,
                 wire251,
                 wire245,
                 wire244,
                 wire243,
                 wire242,
                 wire236,
                 wire219,
                 wire218,
                 wire217,
                 reg250,
                 reg249,
                 reg248,
                 reg247,
                 reg246,
                 reg241,
                 reg240,
                 reg239,
                 reg238,
                 reg237,
                 reg235,
                 reg234,
                 reg233,
                 reg232,
                 reg231,
                 reg230,
                 reg229,
                 reg228,
                 reg227,
                 reg226,
                 reg225,
                 reg224,
                 reg223,
                 reg222,
                 reg221,
                 reg220,
                 (1'h0)};
  assign wire217 = {(^(&($unsigned(wire215) ?
                           (wire214 ? (8'ha8) : wire213) : (wire212 ?
                               wire213 : wire215)))),
                       (8'hba)};
  assign wire218 = (!wire213[(3'h5):(3'h4)]);
  assign wire219 = ($unsigned(($unsigned((wire214 ? wire216 : wire212)) ?
                       {(wire215 > (8'h9e))} : wire212)) && ((8'had) + $unsigned(((wire215 ?
                           wire215 : wire212) ?
                       $unsigned(wire212) : $signed(wire218)))));
  always
    @(posedge clk) begin
      if ($unsigned((8'ha4)))
        begin
          reg220 <= $signed(wire216);
          reg221 <= (($signed(wire216) >>> $signed(wire216)) ?
              (^$unsigned(wire216)) : (^~wire217[(3'h5):(1'h0)]));
          reg222 <= $signed(wire214[(2'h2):(1'h1)]);
        end
      else
        begin
          reg220 <= $signed(({$signed(reg222[(3'h7):(1'h1)]),
                  (reg221[(4'h9):(1'h0)] ?
                      $unsigned(reg222) : $unsigned(reg222))} ?
              $unsigned(wire214[(3'h4):(3'h4)]) : $signed((((8'ha3) ?
                      wire216 : wire215) ?
                  {wire218, wire212} : (reg222 ? (8'hbc) : wire216)))));
          reg221 <= $unsigned({wire216});
          reg222 <= {$unsigned(($unsigned({wire219,
                  reg221}) == wire215[(3'h7):(3'h7)])),
              $unsigned($signed($signed($unsigned(wire219))))};
        end
      if ($unsigned(wire219))
        begin
          reg223 <= (^~reg222[(4'hf):(4'he)]);
          reg224 <= reg221[(3'h4):(3'h4)];
          reg225 <= (^(|(wire218[(3'h4):(2'h3)] + ($unsigned(reg220) ?
              (~&wire214) : (wire214 && wire214)))));
          reg226 <= $unsigned(((((~&(8'hbc)) ?
              $signed(wire214) : wire212) ^~ (!reg221)) >>> (^~$unsigned($signed(reg223)))));
        end
      else
        begin
          reg223 <= wire217;
        end
      if (reg223[(2'h2):(2'h2)])
        begin
          reg227 <= (7'h41);
          reg228 <= (8'ha1);
          if (($signed((($signed((8'h9f)) ? (8'h9c) : (|wire217)) > ((reg220 ?
                      wire216 : reg226) ?
                  reg221 : wire216))) ?
              {((reg225 > wire219) | $unsigned(wire214))} : reg225[(2'h2):(1'h0)]))
            begin
              reg229 <= (((^~$unsigned((~^reg222))) ?
                      (^($signed(reg228) >>> reg222[(3'h4):(2'h3)])) : (wire216 ?
                          (^~$unsigned((8'haf))) : reg222)) ?
                  reg221[(3'h5):(3'h5)] : reg225[(3'h7):(3'h7)]);
            end
          else
            begin
              reg229 <= $signed((&wire219[(2'h3):(1'h0)]));
              reg230 <= $unsigned(reg222);
              reg231 <= (~&{reg220[(1'h1):(1'h1)], wire219});
              reg232 <= $unsigned((^(wire217[(4'hb):(2'h3)] ~^ $signed((wire215 ^~ reg220)))));
            end
          reg233 <= wire213[(4'hc):(4'ha)];
          reg234 <= $signed({reg222[(3'h6):(3'h4)],
              $signed(({reg222, wire213} ^ $signed((7'h41))))});
        end
      else
        begin
          reg227 <= (^~$signed({reg228[(5'h12):(3'h7)]}));
          reg228 <= (!$signed((reg230 <<< ((wire219 ?
              reg226 : wire214) && {wire214, reg229}))));
          reg229 <= $signed($unsigned($unsigned(($signed(reg234) - $signed(reg232)))));
        end
      reg235 <= ($unsigned((~&{(~reg234),
          ((8'ha5) ? reg222 : wire218)})) | (~&(~$unsigned($signed(wire218)))));
    end
  assign wire236 = (^$signed({(^~(reg231 ? (8'ha3) : reg227)),
                       (~|(~^reg224))}));
  always
    @(posedge clk) begin
      reg237 <= (^$signed((((&wire217) ?
          $signed(wire219) : (reg223 >>> reg234)) && $signed((~|reg223)))));
      reg238 <= {($signed($signed($unsigned(wire216))) ~^ $signed((!(~^reg222))))};
    end
  always
    @(posedge clk) begin
      reg239 <= (|(-wire213));
      reg240 <= (7'h42);
      reg241 <= {((&$unsigned(((8'hab) >> reg230))) && wire217[(3'h7):(3'h6)]),
          ((^$unsigned($unsigned((8'hb5)))) ?
              (reg228 ?
                  wire218[(2'h3):(2'h2)] : $unsigned((~^(8'hb0)))) : (8'hb9))};
    end
  assign wire242 = $signed(reg224[(3'h7):(2'h2)]);
  assign wire243 = (&$signed((~^((~&reg240) ^ $signed(wire217)))));
  assign wire244 = reg233;
  assign wire245 = ((~&reg222[(4'hf):(4'h8)]) ?
                       wire244 : {wire236[(4'hb):(4'h9)],
                           {{wire215, reg239[(2'h3):(2'h2)]}}});
  always
    @(posedge clk) begin
      reg246 <= reg226[(2'h3):(1'h0)];
      reg247 <= {reg225};
      reg248 <= ((8'hba) ? {(&reg239)} : reg241);
      reg249 <= (8'hb4);
      reg250 <= $signed($signed((+($unsigned((8'ha3)) <= (^reg223)))));
    end
  assign wire251 = {(~$unsigned(reg247)),
                       ((reg224 >= $unsigned($unsigned(reg231))) ^~ $unsigned({(wire212 >> reg224)}))};
  assign wire252 = (~(reg249 ?
                       $signed(reg229[(4'h9):(3'h4)]) : (reg250[(4'hd):(4'hc)] > $signed((reg237 >= wire217)))));
  assign wire253 = reg226;
  assign wire254 = wire213;
endmodule

module module170
#(parameter param202 = ((((^~{(8'hae), (8'ha3)}) ? (8'ha0) : (^~((8'hb0) == (8'hae)))) ? ({((8'hb4) | (8'h9d)), ((8'haa) >> (8'ha5))} != (((8'hb0) ? (8'ha2) : (8'ha8)) ~^ {(8'ha1)})) : (({(8'h9e), (8'ha2)} <<< ((8'ha4) ? (8'hab) : (8'ha9))) ? {((8'h9d) ? (8'hb7) : (8'hbb))} : {(^(8'hbc)), {(8'ha7), (8'hbc)}})) == {(|(((8'ha7) ? (8'ha4) : (8'hbe)) ? {(8'hb4)} : ((8'ha9) ? (8'hb2) : (8'hbb))))}), 
parameter param203 = {((((param202 ? param202 : (8'ha1)) || param202) ? param202 : (param202 ? {param202} : (param202 >> (8'h9d)))) ? param202 : ((param202 ? {param202} : (param202 ? param202 : (8'hba))) ? param202 : (&(param202 ? param202 : (8'ha6))))), ((((^~param202) ? (param202 >> param202) : (^param202)) ? ((param202 ? (8'h9d) : param202) ? (param202 ? param202 : param202) : ((8'hb5) ^ param202)) : (8'h9f)) < (~|{param202}))})
(y, clk, wire175, wire174, wire173, wire172, wire171);
  output wire [(32'h134):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(2'h2):(1'h0)] wire175;
  input wire [(4'hb):(1'h0)] wire174;
  input wire signed [(2'h3):(1'h0)] wire173;
  input wire signed [(4'ha):(1'h0)] wire172;
  input wire [(4'hf):(1'h0)] wire171;
  wire [(4'hd):(1'h0)] wire198;
  wire [(4'ha):(1'h0)] wire197;
  wire [(2'h3):(1'h0)] wire196;
  wire [(3'h4):(1'h0)] wire195;
  wire [(5'h11):(1'h0)] wire194;
  wire [(4'hc):(1'h0)] wire193;
  wire signed [(3'h5):(1'h0)] wire192;
  wire [(2'h2):(1'h0)] wire191;
  reg [(5'h12):(1'h0)] reg201 = (1'h0);
  reg [(5'h11):(1'h0)] reg200 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg199 = (1'h0);
  reg signed [(4'he):(1'h0)] reg190 = (1'h0);
  reg signed [(4'he):(1'h0)] reg189 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg188 = (1'h0);
  reg [(4'he):(1'h0)] reg187 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg186 = (1'h0);
  reg [(4'hd):(1'h0)] reg185 = (1'h0);
  reg [(5'h13):(1'h0)] reg184 = (1'h0);
  reg [(4'h9):(1'h0)] reg183 = (1'h0);
  reg [(3'h7):(1'h0)] reg182 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg181 = (1'h0);
  reg [(4'h8):(1'h0)] reg180 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg179 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg178 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg177 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg176 = (1'h0);
  assign y = {wire198,
                 wire197,
                 wire196,
                 wire195,
                 wire194,
                 wire193,
                 wire192,
                 wire191,
                 reg201,
                 reg200,
                 reg199,
                 reg190,
                 reg189,
                 reg188,
                 reg187,
                 reg186,
                 reg185,
                 reg184,
                 reg183,
                 reg182,
                 reg181,
                 reg180,
                 reg179,
                 reg178,
                 reg177,
                 reg176,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (((~$unsigned((wire171[(4'hc):(4'hb)] ?
          (wire172 ?
              wire171 : wire172) : (wire171 < (8'ha5))))) < $unsigned({$signed((wire173 >= wire171)),
          (wire172[(1'h1):(1'h1)] && wire173)})))
        begin
          reg176 <= wire171[(4'hb):(4'h8)];
          reg177 <= {wire172[(1'h0):(1'h0)]};
          reg178 <= $unsigned(wire172[(3'h6):(1'h1)]);
          reg179 <= $unsigned((($unsigned((^~wire171)) <= (^~(reg177 ?
              wire171 : (8'hae)))) <<< (8'hab)));
          if ({reg177, $unsigned($unsigned($unsigned(reg178[(1'h0):(1'h0)])))})
            begin
              reg180 <= reg179[(3'h4):(2'h2)];
            end
          else
            begin
              reg180 <= reg179[(3'h6):(3'h5)];
              reg181 <= $signed($unsigned($signed($unsigned(reg177))));
              reg182 <= $unsigned($signed(reg181[(2'h2):(1'h0)]));
              reg183 <= $unsigned(wire175);
              reg184 <= (reg177[(1'h0):(1'h0)] ?
                  wire173 : reg178[(4'hc):(3'h6)]);
            end
        end
      else
        begin
          if (reg177)
            begin
              reg176 <= reg184[(3'h7):(1'h1)];
              reg177 <= ($signed((reg184 ?
                      (reg177 ?
                          ((8'hbd) ^~ (8'ha6)) : {reg181}) : $unsigned(reg181))) ?
                  wire173 : wire173[(1'h0):(1'h0)]);
              reg178 <= reg184[(4'hc):(2'h2)];
              reg179 <= (~$signed(reg178[(4'hd):(4'hc)]));
            end
          else
            begin
              reg176 <= $signed({((~|$unsigned((8'ha0))) + $unsigned((&(8'hb4)))),
                  $unsigned($unsigned((reg176 ? reg183 : reg181)))});
              reg177 <= reg182[(3'h4):(3'h4)];
              reg178 <= reg176[(3'h7):(3'h4)];
              reg179 <= $signed($signed(wire175));
              reg180 <= (8'hbd);
            end
          reg181 <= (+($signed(((reg182 ? reg181 : (8'hbf)) ?
                  reg182[(2'h3):(2'h3)] : $signed(reg178))) ?
              (8'hb7) : $unsigned($unsigned(reg181[(4'h8):(3'h6)]))));
          reg182 <= $signed({(-reg180), wire175[(2'h2):(1'h1)]});
          reg183 <= $signed((|($unsigned($signed((8'ha2))) > $signed((wire174 ?
              reg180 : reg181)))));
        end
      reg185 <= $unsigned(($unsigned((~^$unsigned((8'hb9)))) ?
          wire172 : $unsigned(((~(8'hbf)) <<< reg180))));
      reg186 <= ((wire173 == {(wire175 ?
              wire175 : {reg185, reg176})}) - reg183[(1'h0):(1'h0)]);
      reg187 <= (8'ha0);
    end
  always
    @(posedge clk) begin
      reg188 <= ((^$signed((^~$unsigned(wire173)))) ?
          (8'h9f) : {($unsigned({reg177, (8'hbf)}) | (reg177 ?
                  (8'hb6) : {(7'h42)}))});
      reg189 <= (-(reg178 ?
          (~&(wire173 || {reg184,
              reg185})) : (^(reg183[(2'h3):(2'h2)] || wire171[(2'h2):(2'h2)]))));
      reg190 <= $unsigned((|reg181));
    end
  assign wire191 = (reg179 ?
                       $signed(({$unsigned(wire174),
                           ((8'hb7) ^~ wire174)} | reg189[(4'hc):(4'hc)])) : (reg176[(3'h5):(3'h4)] ?
                           $signed((~^(reg186 ?
                               wire175 : reg189))) : (+$unsigned($signed(wire172)))));
  assign wire192 = (+{(8'had), reg188[(3'h6):(1'h1)]});
  assign wire193 = ((reg179 & $unsigned($unsigned((reg188 >= (8'haa))))) ^ (($unsigned($signed(wire191)) ?
                           $unsigned((|wire192)) : (|(wire191 >>> reg182))) ?
                       ((wire174 >= {reg179,
                           reg183}) ^ (8'ha4)) : $unsigned($unsigned((reg189 ?
                           reg182 : reg187)))));
  assign wire194 = {{(~&reg183), $signed($unsigned(reg189))},
                       $signed((reg176[(4'hd):(4'hb)] > (^~wire193[(2'h2):(2'h2)])))};
  assign wire195 = (~|($unsigned(reg182) != reg187));
  assign wire196 = $signed((reg180[(3'h5):(2'h2)] ?
                       $signed($signed((~reg177))) : (wire193[(4'h9):(3'h5)] * (reg181[(1'h0):(1'h0)] <<< (^~reg185)))));
  assign wire197 = reg187[(4'h8):(3'h5)];
  assign wire198 = (7'h43);
  always
    @(posedge clk) begin
      reg199 <= (+(^~((&((8'hbd) >> reg177)) >> $unsigned(reg179))));
      reg200 <= $unsigned(wire171[(4'hd):(3'h4)]);
      reg201 <= $signed((-$unsigned((wire175 ?
          $unsigned(reg184) : $signed(wire198)))));
    end
endmodule

module module143  (y, clk, wire148, wire147, wire146, wire145, wire144);
  output wire [(32'hf0):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(4'hb):(1'h0)] wire148;
  input wire [(3'h4):(1'h0)] wire147;
  input wire [(3'h5):(1'h0)] wire146;
  input wire [(4'ha):(1'h0)] wire145;
  input wire signed [(4'hd):(1'h0)] wire144;
  wire [(5'h10):(1'h0)] wire167;
  wire [(4'h9):(1'h0)] wire157;
  wire [(5'h12):(1'h0)] wire156;
  wire [(5'h10):(1'h0)] wire155;
  wire signed [(4'ha):(1'h0)] wire149;
  reg [(3'h6):(1'h0)] reg166 = (1'h0);
  reg [(5'h10):(1'h0)] reg165 = (1'h0);
  reg [(4'hb):(1'h0)] reg164 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg163 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg162 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg161 = (1'h0);
  reg [(3'h4):(1'h0)] reg160 = (1'h0);
  reg [(3'h5):(1'h0)] reg159 = (1'h0);
  reg [(5'h15):(1'h0)] reg158 = (1'h0);
  reg [(4'hf):(1'h0)] reg154 = (1'h0);
  reg signed [(4'he):(1'h0)] reg153 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg152 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg151 = (1'h0);
  reg [(4'h8):(1'h0)] reg150 = (1'h0);
  assign y = {wire167,
                 wire157,
                 wire156,
                 wire155,
                 wire149,
                 reg166,
                 reg165,
                 reg164,
                 reg163,
                 reg162,
                 reg161,
                 reg160,
                 reg159,
                 reg158,
                 reg154,
                 reg153,
                 reg152,
                 reg151,
                 reg150,
                 (1'h0)};
  assign wire149 = wire145[(3'h4):(3'h4)];
  always
    @(posedge clk) begin
      if (((&{$unsigned((^wire145)), (~^wire149[(3'h7):(1'h1)])}) ?
          $signed($unsigned({$unsigned(wire149),
              wire144[(2'h2):(2'h2)]})) : {wire145}))
        begin
          reg150 <= wire144[(3'h6):(2'h3)];
          reg151 <= $signed({$unsigned({(wire144 >= (8'hb6))}),
              (&$signed({wire149}))});
          reg152 <= wire144[(3'h7):(3'h5)];
        end
      else
        begin
          if ($signed(wire149))
            begin
              reg150 <= $signed($signed(((wire146 > wire145[(4'h9):(1'h0)]) - ((wire148 ?
                      reg150 : wire146) ?
                  (|wire144) : (wire149 ? reg151 : reg151)))));
              reg151 <= $signed((~&(($signed(reg151) ?
                      wire149 : $unsigned((8'ha2))) ?
                  ((~|wire147) ?
                      wire148 : ((8'hb6) ^ reg151)) : wire148[(1'h1):(1'h1)])));
              reg152 <= $signed({reg151});
              reg153 <= {$signed($signed(($unsigned(reg151) <<< ((8'hb8) & (8'hb7))))),
                  $unsigned(wire148)};
              reg154 <= $signed({(reg151[(1'h1):(1'h1)] ?
                      reg150[(2'h3):(2'h2)] : wire147),
                  reg151});
            end
          else
            begin
              reg150 <= wire147[(2'h3):(2'h3)];
              reg151 <= ($unsigned(($unsigned((~^wire146)) ^~ (!$signed(wire146)))) << (!({wire146[(3'h5):(1'h0)]} | $unsigned($signed(reg152)))));
            end
        end
    end
  assign wire155 = {((|reg150[(3'h6):(3'h4)]) <<< wire144[(4'ha):(1'h1)]),
                       $unsigned($unsigned($unsigned((wire145 >> wire144))))};
  assign wire156 = (^~({reg151, (&$unsigned((8'hae)))} ?
                       (($unsigned(wire155) + $signed(reg151)) ?
                           (reg151[(2'h3):(2'h3)] ?
                               ((8'hba) <<< wire148) : ((8'hae) ~^ reg153)) : (-$unsigned(reg152))) : $signed($signed((reg152 ?
                           reg154 : reg152)))));
  assign wire157 = $signed(($unsigned(({wire147} <= wire144[(1'h0):(1'h0)])) ?
                       (-reg150) : $unsigned(wire148)));
  always
    @(posedge clk) begin
      reg158 <= $unsigned(($unsigned(wire147[(1'h1):(1'h0)]) ?
          $unsigned(wire156) : $unsigned(((wire155 != wire144) << (8'h9c)))));
      if ((((wire147[(3'h4):(3'h4)] <= $signed({reg158})) ?
              (&$unsigned((reg152 || reg150))) : (8'hbd)) ?
          (wire148[(3'h4):(1'h1)] ?
              $signed($unsigned(reg152)) : ((wire147 >>> $unsigned(reg154)) <= $signed($unsigned(wire157)))) : {$unsigned(wire157[(1'h1):(1'h0)]),
              wire144}))
        begin
          reg159 <= reg151[(3'h4):(1'h0)];
          if (($unsigned(wire145[(1'h1):(1'h1)]) - {(!({reg150} ^~ (reg154 ?
                  wire144 : (8'h9e)))),
              {reg152, {(7'h44), $unsigned(reg159)}}}))
            begin
              reg160 <= $unsigned((^$unsigned($unsigned(reg152))));
              reg161 <= wire156;
              reg162 <= $unsigned((+reg153));
            end
          else
            begin
              reg160 <= reg158;
              reg161 <= ($unsigned($signed(($unsigned(reg154) ?
                      (~reg162) : {reg159, reg162}))) ?
                  ($unsigned(reg152[(4'he):(1'h0)]) ?
                      ($signed(wire146) ?
                          reg162[(3'h5):(1'h0)] : $unsigned(((8'h9f) ?
                              wire148 : (8'ha8)))) : $signed($signed(reg152[(5'h12):(1'h1)]))) : (~$unsigned((|reg154))));
              reg162 <= wire157;
              reg163 <= $unsigned($unsigned($unsigned((((8'h9f) << wire145) << (reg154 ?
                  reg154 : wire155)))));
            end
          reg164 <= $unsigned(($signed((~|wire145[(3'h6):(3'h6)])) ?
              wire157 : {(reg163 && reg158), {wire148}}));
        end
      else
        begin
          reg159 <= $signed(wire157[(4'h9):(4'h8)]);
        end
      reg165 <= {$signed((~^$unsigned((reg150 ~^ (8'hb4)))))};
      reg166 <= (~|({$signed((8'ha1)),
          $unsigned($unsigned(wire145))} || wire157[(2'h2):(1'h0)]));
    end
  assign wire167 = (reg160[(2'h2):(1'h0)] << ({((&reg162) ?
                               (~&reg164) : reg152[(5'h12):(4'he)]),
                           $unsigned($unsigned((7'h42)))} ?
                       $unsigned($signed({reg165})) : ((8'ha4) & $signed((8'hb0)))));
endmodule

module module90
#(parameter param129 = ((((((8'hb7) ? (8'ha8) : (8'hbb)) ? ((8'hbe) && (8'ha9)) : {(7'h41), (7'h40)}) ? {((8'ha1) >>> (7'h40)), (~|(8'ha1))} : ({(7'h40), (8'hbf)} >= ((8'h9e) && (8'hb9)))) || (((+(8'hae)) << ((8'hb4) >> (8'h9c))) ? (((8'had) >>> (7'h40)) && ((8'ha0) ? (8'hbc) : (8'ha8))) : (((8'hae) ? (8'hae) : (8'hab)) == (&(8'hbf))))) ? (^{(^((8'hab) ? (7'h40) : (8'hb9)))}) : (8'hae)), 
parameter param130 = param129)
(y, clk, wire94, wire93, wire92, wire91);
  output wire [(32'h183):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'ha):(1'h0)] wire94;
  input wire [(2'h2):(1'h0)] wire93;
  input wire [(4'h8):(1'h0)] wire92;
  input wire [(3'h7):(1'h0)] wire91;
  wire [(4'ha):(1'h0)] wire128;
  wire signed [(4'hc):(1'h0)] wire127;
  wire [(3'h7):(1'h0)] wire126;
  wire [(2'h3):(1'h0)] wire125;
  wire signed [(3'h7):(1'h0)] wire124;
  wire [(5'h13):(1'h0)] wire123;
  wire signed [(5'h12):(1'h0)] wire122;
  wire [(3'h4):(1'h0)] wire121;
  wire [(4'he):(1'h0)] wire95;
  reg signed [(3'h7):(1'h0)] reg120 = (1'h0);
  reg [(5'h10):(1'h0)] reg119 = (1'h0);
  reg [(5'h13):(1'h0)] reg118 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg117 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg116 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg115 = (1'h0);
  reg [(4'hb):(1'h0)] reg114 = (1'h0);
  reg [(2'h3):(1'h0)] reg113 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg112 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg111 = (1'h0);
  reg [(5'h10):(1'h0)] reg110 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg109 = (1'h0);
  reg [(4'hb):(1'h0)] reg108 = (1'h0);
  reg [(5'h14):(1'h0)] reg107 = (1'h0);
  reg [(4'h9):(1'h0)] reg106 = (1'h0);
  reg [(4'hb):(1'h0)] reg105 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg104 = (1'h0);
  reg [(4'ha):(1'h0)] reg103 = (1'h0);
  reg [(4'hb):(1'h0)] reg102 = (1'h0);
  reg [(5'h14):(1'h0)] reg101 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg100 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg99 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg98 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg97 = (1'h0);
  reg [(5'h12):(1'h0)] reg96 = (1'h0);
  assign y = {wire128,
                 wire127,
                 wire126,
                 wire125,
                 wire124,
                 wire123,
                 wire122,
                 wire121,
                 wire95,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg114,
                 reg113,
                 reg112,
                 reg111,
                 reg110,
                 reg109,
                 reg108,
                 reg107,
                 reg106,
                 reg105,
                 reg104,
                 reg103,
                 reg102,
                 reg101,
                 reg100,
                 reg99,
                 reg98,
                 reg97,
                 reg96,
                 (1'h0)};
  assign wire95 = (+($signed(wire93) ?
                      $unsigned(wire91[(3'h6):(1'h0)]) : (8'ha1)));
  always
    @(posedge clk) begin
      reg96 <= ((!((8'hb4) ?
          (wire92[(2'h2):(1'h0)] ?
              (^(8'hb9)) : wire91[(2'h2):(1'h0)]) : wire93[(2'h2):(1'h0)])) || (~&wire93));
    end
  always
    @(posedge clk) begin
      reg97 <= (wire95 == ($signed(wire91) & $unsigned((~^(wire93 ^ wire91)))));
    end
  always
    @(posedge clk) begin
      if (wire95[(4'hb):(4'hb)])
        begin
          if (reg96[(5'h10):(5'h10)])
            begin
              reg98 <= (~&reg96);
              reg99 <= wire91[(1'h1):(1'h1)];
              reg100 <= $signed((($signed((+reg99)) ?
                  wire93[(1'h0):(1'h0)] : $unsigned($unsigned(reg97))) < (~&(^wire91))));
            end
          else
            begin
              reg98 <= (-(($unsigned({reg96, wire93}) ?
                      reg99[(2'h2):(2'h2)] : (~$signed(reg100))) ?
                  (~(-wire94[(1'h1):(1'h0)])) : (wire94 ?
                      {(!wire94), (wire95 || reg100)} : (wire94[(3'h4):(3'h4)] ?
                          (~^reg97) : wire95))));
              reg99 <= $signed((($signed((wire91 ?
                  reg97 : reg98)) - (reg99 != (~wire91))) | wire93[(1'h0):(1'h0)]));
              reg100 <= ($unsigned($unsigned({(8'ha8)})) ?
                  $unsigned((^~reg96[(1'h1):(1'h1)])) : $unsigned($signed(reg97)));
              reg101 <= (+reg100);
              reg102 <= (((-$signed(wire93[(1'h1):(1'h0)])) ?
                      (reg101[(5'h14):(4'hf)] <<< $unsigned((reg101 >> reg97))) : reg98) ?
                  $unsigned($signed($signed((wire91 != wire91)))) : (~($signed($unsigned((8'hab))) ?
                      ($unsigned(wire94) ?
                          (&(8'hab)) : (wire92 ? reg96 : reg97)) : (&((8'hbf) ?
                          wire93 : (8'hb6))))));
            end
          if ((^~((~wire94[(2'h2):(2'h2)]) ?
              {$signed(reg98[(4'he):(4'hb)]),
                  reg100[(3'h4):(1'h0)]} : (((wire95 >>> wire94) ?
                  (^wire94) : $signed(wire95)) || $unsigned($signed(wire91))))))
            begin
              reg103 <= reg96;
              reg104 <= $signed(((8'hba) > reg98[(3'h6):(1'h0)]));
              reg105 <= ($unsigned(($signed({wire91, reg99}) ?
                  reg102[(1'h0):(1'h0)] : $unsigned((~|reg100)))) != {(reg104 != $signed((wire93 ?
                      reg98 : reg104))),
                  ($signed((wire93 - reg101)) + wire92[(3'h7):(1'h0)])});
              reg106 <= $unsigned($signed({(-$unsigned(wire91))}));
            end
          else
            begin
              reg103 <= {$unsigned(reg99)};
              reg104 <= $unsigned($unsigned(((!reg105[(3'h5):(3'h5)]) ?
                  {reg103} : (^~$signed(reg97)))));
            end
          reg107 <= $unsigned($signed((-(-$signed(reg102)))));
          reg108 <= (wire95[(3'h5):(2'h3)] <= reg105[(4'ha):(1'h0)]);
          if (((~|((-reg106) ^~ reg96[(5'h12):(5'h11)])) == (+reg98[(4'h9):(3'h4)])))
            begin
              reg109 <= (($unsigned($unsigned(reg102)) ^~ {wire91}) ?
                  wire95[(4'he):(4'hb)] : (~^({(reg101 ? reg107 : wire95)} ?
                      reg102 : (wire92 ?
                          ((8'hae) ? reg100 : reg96) : $unsigned(reg99)))));
              reg110 <= (~^((((reg109 - reg108) ?
                      (reg102 ? reg96 : (7'h44)) : $unsigned(wire95)) ?
                  $signed($unsigned(wire95)) : reg106[(1'h0):(1'h0)]) != reg97));
              reg111 <= $signed({$signed(wire91), (-reg97)});
              reg112 <= {$signed($unsigned($unsigned((&(8'h9d))))),
                  (((-{wire95, reg102}) | reg108) ?
                      reg110[(2'h2):(1'h1)] : $unsigned($unsigned((reg109 ?
                          wire91 : reg109))))};
            end
          else
            begin
              reg109 <= ({reg100} >= (~^(^$unsigned(reg107))));
            end
        end
      else
        begin
          reg98 <= {$unsigned((~&reg106))};
          reg99 <= (|{(($signed(reg105) || {reg98,
                  (8'hb2)}) << wire94[(1'h0):(1'h0)]),
              (({wire92, (8'hbb)} | reg101) ?
                  ((reg104 ? reg102 : reg96) <<< reg106) : reg96)});
          if ({(~|((((8'hb3) ? wire92 : reg109) * wire91[(3'h7):(1'h1)]) ?
                  {(reg98 ? (8'haf) : wire94),
                      $unsigned(reg96)} : ((reg100 - (8'h9f)) || (reg99 ?
                      reg106 : (8'hbf))))),
              (reg98 <<< (^reg107))})
            begin
              reg100 <= (-($unsigned(wire95) == $unsigned(((wire91 * reg110) >>> (reg96 && (8'hb5))))));
              reg101 <= (((reg105 == ((8'ha6) || reg103[(3'h5):(2'h2)])) ^~ ((|$unsigned(wire93)) < ((reg96 <<< wire92) ?
                  wire92[(3'h4):(2'h2)] : (reg102 ?
                      reg101 : reg99)))) >> ($unsigned($signed($unsigned(wire91))) | $signed(((wire92 ?
                  (8'hbb) : (8'h9c)) >>> {wire93, reg106}))));
              reg102 <= reg101[(4'hf):(3'h6)];
            end
          else
            begin
              reg100 <= reg111;
            end
          reg103 <= (!reg98[(1'h0):(1'h0)]);
        end
      reg113 <= (~|(wire93[(1'h0):(1'h0)] > $signed((reg100 ?
          wire91[(2'h3):(2'h3)] : (reg108 != wire92)))));
      reg114 <= {$signed(reg112[(3'h4):(1'h1)]), reg112};
      reg115 <= ({({wire95, {reg104}} ?
                  ($unsigned(reg99) < $signed(reg112)) : ($signed(wire91) ?
                      (reg107 << reg97) : (wire91 < reg101)))} ?
          reg109[(3'h6):(1'h0)] : reg109[(1'h0):(1'h0)]);
      if ((((-$signed(((8'hb7) <<< (8'h9d)))) ?
              (-reg103[(2'h3):(1'h0)]) : reg108) ?
          (((~&reg96) > $unsigned($unsigned(reg96))) ^~ (reg115 ?
              (~|$signed(wire93)) : {(~|reg111)})) : reg111[(1'h1):(1'h0)]))
        begin
          reg116 <= {$unsigned(($signed(reg107[(3'h4):(1'h0)]) ?
                  wire91[(2'h2):(1'h0)] : ({reg106} < (reg113 == reg107)))),
              (!reg112)};
          reg117 <= {$signed($signed(reg115)), wire92[(4'h8):(1'h0)]};
          if ((reg116 ? reg106 : reg103[(1'h1):(1'h1)]))
            begin
              reg118 <= reg111;
            end
          else
            begin
              reg118 <= (-(~|$unsigned($unsigned(reg112[(4'h9):(3'h5)]))));
              reg119 <= reg107;
            end
          reg120 <= $signed({(^~(reg117 ^ (reg101 | wire92))),
              $signed(reg117[(2'h3):(1'h1)])});
        end
      else
        begin
          if (($unsigned($signed((-reg104[(2'h3):(1'h1)]))) <= $signed(reg108[(2'h3):(1'h1)])))
            begin
              reg116 <= reg100[(1'h1):(1'h1)];
            end
          else
            begin
              reg116 <= $unsigned($signed((reg105[(4'h9):(3'h5)] ?
                  reg114[(4'ha):(3'h5)] : ($signed(reg107) ?
                      (~|reg96) : (+reg115)))));
            end
          reg117 <= reg115;
          reg118 <= (reg118 ? reg119 : (~reg120));
          reg119 <= (~&(^(|($signed(reg113) ?
              (^reg100) : (reg101 != reg106)))));
        end
    end
  assign wire121 = $unsigned(wire93);
  assign wire122 = {reg116[(2'h2):(1'h1)]};
  assign wire123 = (reg112[(2'h3):(2'h2)] < $signed(($signed(reg114) >> reg119)));
  assign wire124 = (reg115[(1'h0):(1'h0)] ?
                       $unsigned(($unsigned((|(8'ha0))) ?
                           $unsigned((^~reg97)) : ({(8'hba),
                               (8'ha6)} << reg107))) : wire91);
  assign wire125 = ((^~reg112) & (8'hac));
  assign wire126 = (~|({((reg96 != reg107) ^~ $unsigned(wire93))} + ($signed((reg104 <= wire122)) ~^ reg99[(2'h3):(2'h2)])));
  assign wire127 = reg115[(1'h0):(1'h0)];
  assign wire128 = $signed(reg106[(4'h8):(3'h6)]);
endmodule

module module61
#(parameter param85 = {((8'ha5) <<< (((|(8'ha9)) ? ((7'h42) ? (8'hba) : (8'hab)) : ((7'h40) << (8'hb6))) << {((8'ha6) | (8'hbe))}))})
(y, clk, wire66, wire65, wire64, wire63, wire62);
  output wire [(32'hc6):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire66;
  input wire signed [(4'hd):(1'h0)] wire65;
  input wire [(2'h3):(1'h0)] wire64;
  input wire signed [(3'h4):(1'h0)] wire63;
  input wire [(5'h10):(1'h0)] wire62;
  wire signed [(5'h14):(1'h0)] wire84;
  wire signed [(2'h2):(1'h0)] wire83;
  wire signed [(2'h3):(1'h0)] wire82;
  wire [(4'he):(1'h0)] wire81;
  wire [(2'h3):(1'h0)] wire80;
  wire signed [(4'he):(1'h0)] wire79;
  wire signed [(5'h13):(1'h0)] wire78;
  wire [(5'h10):(1'h0)] wire77;
  wire signed [(4'h8):(1'h0)] wire76;
  wire [(4'ha):(1'h0)] wire75;
  wire signed [(2'h2):(1'h0)] wire74;
  wire [(5'h11):(1'h0)] wire73;
  wire signed [(3'h7):(1'h0)] wire72;
  wire signed [(3'h5):(1'h0)] wire71;
  reg [(4'hd):(1'h0)] reg70 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg69 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg68 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg67 = (1'h0);
  assign y = {wire84,
                 wire83,
                 wire82,
                 wire81,
                 wire80,
                 wire79,
                 wire78,
                 wire77,
                 wire76,
                 wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 (1'h0)};
  always
    @(posedge clk) begin
      reg67 <= wire62;
      reg68 <= (wire62[(3'h4):(1'h0)] ?
          $unsigned({$signed(((8'had) - wire65)),
              (reg67[(1'h1):(1'h1)] ?
                  (wire65 < wire64) : $signed(wire65))}) : (wire66 ?
              wire62[(3'h7):(1'h1)] : ({$signed(wire65)} ?
                  (^$unsigned(wire66)) : {wire66[(4'hb):(2'h2)], wire62})));
      reg69 <= {wire64,
          ($signed($unsigned((wire63 ~^ wire63))) ?
              (8'ha2) : wire65[(4'ha):(3'h6)])};
      reg70 <= (((((reg69 ? reg67 : reg69) + (wire66 ?
              wire62 : wire63)) != ($unsigned((8'hb1)) >>> (~|reg69))) ?
          (~&$signed(((8'ha5) - reg68))) : reg67[(4'hd):(1'h0)]) ^~ reg68[(4'h8):(3'h7)]);
    end
  assign wire71 = wire65;
  assign wire72 = {(wire63 | $unsigned(reg67[(4'h8):(3'h5)]))};
  assign wire73 = ((^$signed((!(~^reg67)))) > wire66);
  assign wire74 = (^(reg69[(1'h0):(1'h0)] ?
                      $unsigned(((wire64 < reg69) == (reg68 ?
                          reg68 : wire64))) : $unsigned((wire72 ^~ $unsigned(wire62)))));
  assign wire75 = {((wire62[(4'hb):(2'h3)] ?
                          ((~&wire65) <<< wire66[(4'hd):(3'h4)]) : wire65[(1'h1):(1'h1)]) >= $unsigned(({wire62,
                          wire64} && (wire73 ? wire64 : (7'h43))))),
                      {wire64,
                          (wire65[(4'ha):(4'h9)] * ((reg67 ?
                              wire63 : wire71) <= {(8'hb8), wire66}))}};
  assign wire76 = (8'h9e);
  assign wire77 = (~$unsigned(reg67[(4'hf):(4'hb)]));
  assign wire78 = (^{wire73[(2'h2):(1'h0)], reg70[(1'h1):(1'h1)]});
  assign wire79 = wire62[(4'hb):(1'h0)];
  assign wire80 = $unsigned(($signed(wire62[(1'h1):(1'h0)]) ~^ wire77));
  assign wire81 = $unsigned($signed($signed(((wire74 ?
                      wire77 : wire75) ^~ wire78[(4'h8):(4'h8)]))));
  assign wire82 = wire75[(3'h6):(1'h0)];
  assign wire83 = {(+(~^((~^wire76) && (8'hb8)))),
                      $unsigned((wire78 < $signed((^~reg70))))};
  assign wire84 = $signed($signed((8'hac)));
endmodule
