#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5ce4a2789870 .scope module, "testbench" "testbench" 2 3;
 .timescale -6 -9;
P_0x5ce4a27a7ef0 .param/l "TEST_DURATION" 0 2 5, +C4<00000000000011110100001001000000>;
P_0x5ce4a27a7f30 .param/l "WIDTH" 0 2 4, +C4<00000000000000000000000000100000>;
L_0x7acdfda6e408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c9950_0 .net *"_ivl_16", 15 0, L_0x7acdfda6e408;  1 drivers
L_0x7acdfda6e2a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c9a30_0 .net *"_ivl_7", 23 0, L_0x7acdfda6e2a0;  1 drivers
v0x5ce4a27c9b10_0 .var "adder_input_1", 31 0;
v0x5ce4a27c9c10_0 .var "adder_input_2", 31 0;
v0x5ce4a27c9ce0_0 .var "clk", 0 0;
v0x5ce4a27c9dd0_0 .net "dds1_signal_out", 31 0, v0x5ce4a27c5d10_0;  1 drivers
v0x5ce4a27c9ec0_0 .net "dds2_signal_out", 31 0, v0x5ce4a27c6430_0;  1 drivers
v0x5ce4a27c9fd0_0 .var "reset", 0 0;
v0x5ce4a27ca0c0_0 .net "square_signal_out", 31 0, L_0x5ce4a27daf00;  1 drivers
v0x5ce4a27ca210_0 .net "tria_signal_out", 31 0, L_0x5ce4a27dac80;  1 drivers
v0x5ce4a27ca320_0 .net "vca32_signal_out", 31 0, L_0x5ce4a27dd640;  1 drivers
v0x5ce4a27ca3e0_0 .net "vca_signal_out", 31 0, L_0x5ce4a27dbea0;  1 drivers
v0x5ce4a27ca4a0_0 .net "vcaw_signal_out", 31 0, L_0x5ce4a27dcad0;  1 drivers
L_0x5ce4a27dbc40 .part L_0x5ce4a27daf00, 24, 8;
L_0x5ce4a27dbd70 .part L_0x5ce4a27dac80, 24, 8;
L_0x5ce4a27dbea0 .concat [ 8 24 0 0], L_0x5ce4a27dbaf0, L_0x7acdfda6e2a0;
L_0x5ce4a27dc8c0 .part L_0x5ce4a27daf00, 24, 8;
L_0x5ce4a27dc9e0 .part L_0x5ce4a27dac80, 24, 8;
L_0x5ce4a27dcad0 .concat [ 16 16 0 0], L_0x5ce4a27dc780, L_0x7acdfda6e408;
S_0x5ce4a27a37b0 .scope module, "dds2square_1" "dds2square" 2 51, 3 1 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x5ce4a2798250 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x5ce4a27811d0_0 .net *"_ivl_1", 0 0, L_0x5ce4a27dae10;  1 drivers
L_0x7acdfda6e0f0 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c49a0_0 .net/2u *"_ivl_2", 31 0, L_0x7acdfda6e0f0;  1 drivers
L_0x7acdfda6e138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c4a80_0 .net/2u *"_ivl_4", 31 0, L_0x7acdfda6e138;  1 drivers
v0x5ce4a27c4b40_0 .net "signal_in", 31 0, v0x5ce4a27c5d10_0;  alias, 1 drivers
v0x5ce4a27c4c20_0 .net "signal_out", 31 0, L_0x5ce4a27daf00;  alias, 1 drivers
L_0x5ce4a27dae10 .part v0x5ce4a27c5d10_0, 31, 1;
L_0x5ce4a27daf00 .functor MUXZ 32, L_0x7acdfda6e138, L_0x7acdfda6e0f0, L_0x5ce4a27dae10, C4<>;
S_0x5ce4a27a79d0 .scope module, "dds2tria_1" "dds2tria" 2 46, 4 1 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "signal_in";
    .port_info 1 /OUTPUT 32 "signal_out";
P_0x5ce4a27c4e00 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
v0x5ce4a27c4ea0_0 .net *"_ivl_1", 0 0, L_0x5ce4a27ca580;  1 drivers
v0x5ce4a27c4fa0_0 .net *"_ivl_10", 31 0, L_0x5ce4a27da8c0;  1 drivers
v0x5ce4a27c5080_0 .net *"_ivl_13", 30 0, L_0x5ce4a27daa30;  1 drivers
L_0x7acdfda6e0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c5140_0 .net/2u *"_ivl_14", 0 0, L_0x7acdfda6e0a8;  1 drivers
v0x5ce4a27c5220_0 .net *"_ivl_16", 31 0, L_0x5ce4a27daad0;  1 drivers
v0x5ce4a27c5350_0 .net *"_ivl_3", 30 0, L_0x5ce4a27ca620;  1 drivers
L_0x7acdfda6e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c5430_0 .net *"_ivl_4", 30 0, L_0x7acdfda6e018;  1 drivers
v0x5ce4a27c5510_0 .net *"_ivl_7", 30 0, L_0x5ce4a27da760;  1 drivers
L_0x7acdfda6e060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c55f0_0 .net/2u *"_ivl_8", 0 0, L_0x7acdfda6e060;  1 drivers
v0x5ce4a27c56d0_0 .net "signal_in", 31 0, v0x5ce4a27c6430_0;  alias, 1 drivers
v0x5ce4a27c57b0_0 .net "signal_out", 31 0, L_0x5ce4a27dac80;  alias, 1 drivers
L_0x5ce4a27ca580 .part v0x5ce4a27c6430_0, 31, 1;
L_0x5ce4a27ca620 .part v0x5ce4a27c6430_0, 0, 31;
L_0x5ce4a27da760 .arith/sub 31, L_0x7acdfda6e018, L_0x5ce4a27ca620;
L_0x5ce4a27da8c0 .concat [ 1 31 0 0], L_0x7acdfda6e060, L_0x5ce4a27da760;
L_0x5ce4a27daa30 .part v0x5ce4a27c6430_0, 0, 31;
L_0x5ce4a27daad0 .concat [ 1 31 0 0], L_0x7acdfda6e0a8, L_0x5ce4a27daa30;
L_0x5ce4a27dac80 .functor MUXZ 32, L_0x5ce4a27daad0, L_0x5ce4a27da8c0, L_0x5ce4a27ca580, C4<>;
S_0x5ce4a27a4ae0 .scope module, "dds_1" "dds" 2 32, 5 1 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "adder";
    .port_info 3 /OUTPUT 32 "signal_out";
P_0x5ce4a27c58f0 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5ce4a27c5aa0_0 .net "adder", 31 0, v0x5ce4a27c9b10_0;  1 drivers
v0x5ce4a27c5b80_0 .net "clk", 0 0, v0x5ce4a27c9ce0_0;  1 drivers
v0x5ce4a27c5c40_0 .net "reset", 0 0, v0x5ce4a27c9fd0_0;  1 drivers
v0x5ce4a27c5d10_0 .var "signal_out", 31 0;
E_0x5ce4a279d9c0 .event posedge, v0x5ce4a27c5b80_0;
S_0x5ce4a27c5e90 .scope module, "dds_2" "dds" 2 39, 5 1 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "adder";
    .port_info 3 /OUTPUT 32 "signal_out";
P_0x5ce4a27c6070 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v0x5ce4a27c6140_0 .net "adder", 31 0, v0x5ce4a27c9c10_0;  1 drivers
v0x5ce4a27c6240_0 .net "clk", 0 0, v0x5ce4a27c9ce0_0;  alias, 1 drivers
v0x5ce4a27c6330_0 .net "reset", 0 0, v0x5ce4a27c9fd0_0;  alias, 1 drivers
v0x5ce4a27c6430_0 .var "signal_out", 31 0;
S_0x5ce4a27c6530 .scope module, "vca_1" "svca" 2 56, 6 2 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 8 "cv";
    .port_info 2 /OUTPUT 8 "signal_out";
P_0x5ce4a27c6760 .param/l "WIDTH" 0 6 3, +C4<00000000000000000000000000001000>;
v0x5ce4a27c6870_0 .net *"_ivl_0", 8 0, L_0x5ce4a27db090;  1 drivers
L_0x7acdfda6e210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c6970_0 .net *"_ivl_11", 0 0, L_0x7acdfda6e210;  1 drivers
v0x5ce4a27c6a50_0 .net/s *"_ivl_12", 16 0, L_0x5ce4a27db3b0;  1 drivers
v0x5ce4a27c6b10_0 .net/s *"_ivl_14", 16 0, L_0x5ce4a27db4d0;  1 drivers
v0x5ce4a27c6bf0_0 .net *"_ivl_20", 8 0, L_0x5ce4a27db740;  1 drivers
L_0x7acdfda6e258 .functor BUFT 1, C4<00000000010000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c6d20_0 .net/2u *"_ivl_22", 16 0, L_0x7acdfda6e258;  1 drivers
L_0x7acdfda6e180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c6e00_0 .net *"_ivl_3", 0 0, L_0x7acdfda6e180;  1 drivers
L_0x7acdfda6e1c8 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c6ee0_0 .net/2u *"_ivl_4", 8 0, L_0x7acdfda6e1c8;  1 drivers
v0x5ce4a27c6fc0_0 .net "cv", 7 0, L_0x5ce4a27dbd70;  1 drivers
v0x5ce4a27c70a0_0 .net "in", 7 0, L_0x5ce4a27dbc40;  1 drivers
v0x5ce4a27c7180_0 .net/s "result_s", 16 0, L_0x5ce4a27db5c0;  1 drivers
v0x5ce4a27c7260_0 .net/s "result_ss", 16 0, L_0x5ce4a27db830;  1 drivers
v0x5ce4a27c7340_0 .net "result_sss", 16 0, L_0x5ce4a27dba00;  1 drivers
v0x5ce4a27c7420_0 .net/s "s_cv", 8 0, L_0x5ce4a27db2c0;  1 drivers
v0x5ce4a27c7500_0 .net/s "s_in", 8 0, L_0x5ce4a27db180;  1 drivers
v0x5ce4a27c75e0_0 .net "signal_out", 7 0, L_0x5ce4a27dbaf0;  1 drivers
L_0x5ce4a27db090 .concat [ 8 1 0 0], L_0x5ce4a27dbc40, L_0x7acdfda6e180;
L_0x5ce4a27db180 .arith/sub 9, L_0x5ce4a27db090, L_0x7acdfda6e1c8;
L_0x5ce4a27db2c0 .concat [ 8 1 0 0], L_0x5ce4a27dbd70, L_0x7acdfda6e210;
L_0x5ce4a27db3b0 .extend/s 17, L_0x5ce4a27db180;
L_0x5ce4a27db4d0 .extend/s 17, L_0x5ce4a27db2c0;
L_0x5ce4a27db5c0 .arith/mult 17, L_0x5ce4a27db3b0, L_0x5ce4a27db4d0;
L_0x5ce4a27db740 .part L_0x5ce4a27db5c0, 8, 9;
L_0x5ce4a27db830 .extend/s 17, L_0x5ce4a27db740;
L_0x5ce4a27dba00 .arith/sum 17, L_0x5ce4a27db830, L_0x7acdfda6e258;
L_0x5ce4a27dbaf0 .part L_0x5ce4a27dba00, 0, 8;
S_0x5ce4a27c7740 .scope module, "vca_2" "svca_wide" 2 62, 7 2 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /INPUT 8 "cv";
    .port_info 2 /OUTPUT 16 "signal_out";
P_0x5ce4a27c78d0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0x5ce4a27c7a50_0 .net *"_ivl_0", 8 0, L_0x5ce4a27dbf90;  1 drivers
L_0x7acdfda6e378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c7b50_0 .net *"_ivl_11", 0 0, L_0x7acdfda6e378;  1 drivers
v0x5ce4a27c7c30_0 .net/s *"_ivl_12", 16 0, L_0x5ce4a27dc2b0;  1 drivers
v0x5ce4a27c7d20_0 .net/s *"_ivl_14", 16 0, L_0x5ce4a27dc3d0;  1 drivers
L_0x7acdfda6e3c0 .functor BUFT 1, C4<01000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c7e00_0 .net/2u *"_ivl_18", 16 0, L_0x7acdfda6e3c0;  1 drivers
L_0x7acdfda6e2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c7f30_0 .net *"_ivl_3", 0 0, L_0x7acdfda6e2e8;  1 drivers
L_0x7acdfda6e330 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c8010_0 .net/2u *"_ivl_4", 8 0, L_0x7acdfda6e330;  1 drivers
v0x5ce4a27c80f0_0 .net "cv", 7 0, L_0x5ce4a27dc9e0;  1 drivers
v0x5ce4a27c81d0_0 .net "in", 7 0, L_0x5ce4a27dc8c0;  1 drivers
v0x5ce4a27c82b0_0 .net/s "result_s", 16 0, L_0x5ce4a27dc4c0;  1 drivers
v0x5ce4a27c8390_0 .net "result_sss", 16 0, L_0x5ce4a27dc640;  1 drivers
v0x5ce4a27c8470_0 .net/s "s_cv", 8 0, L_0x5ce4a27dc1c0;  1 drivers
v0x5ce4a27c8550_0 .net/s "s_in", 8 0, L_0x5ce4a27dc080;  1 drivers
v0x5ce4a27c8630_0 .net "signal_out", 15 0, L_0x5ce4a27dc780;  1 drivers
L_0x5ce4a27dbf90 .concat [ 8 1 0 0], L_0x5ce4a27dc8c0, L_0x7acdfda6e2e8;
L_0x5ce4a27dc080 .arith/sub 9, L_0x5ce4a27dbf90, L_0x7acdfda6e330;
L_0x5ce4a27dc1c0 .concat [ 8 1 0 0], L_0x5ce4a27dc9e0, L_0x7acdfda6e378;
L_0x5ce4a27dc2b0 .extend/s 17, L_0x5ce4a27dc080;
L_0x5ce4a27dc3d0 .extend/s 17, L_0x5ce4a27dc1c0;
L_0x5ce4a27dc4c0 .arith/mult 17, L_0x5ce4a27dc2b0, L_0x5ce4a27dc3d0;
L_0x5ce4a27dc640 .arith/sum 17, L_0x5ce4a27dc4c0, L_0x7acdfda6e3c0;
L_0x5ce4a27dc780 .part L_0x5ce4a27dc640, 0, 16;
S_0x5ce4a27c8790 .scope module, "vca_3" "svca32" 2 68, 8 2 0, S_0x5ce4a2789870;
 .timescale -6 -9;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 32 "cv";
    .port_info 2 /OUTPUT 32 "signal_out";
P_0x5ce4a27c8920 .param/l "WIDTH" 0 8 3, +C4<00000000000000000000000000100000>;
v0x5ce4a27c8aa0_0 .net *"_ivl_1", 15 0, L_0x5ce4a27dcc50;  1 drivers
v0x5ce4a27c8ba0_0 .net *"_ivl_11", 15 0, L_0x5ce4a27dcf70;  1 drivers
L_0x7acdfda6e4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c8c80_0 .net *"_ivl_15", 0 0, L_0x7acdfda6e4e0;  1 drivers
v0x5ce4a27c8d70_0 .net/s *"_ivl_16", 32 0, L_0x5ce4a27dd150;  1 drivers
v0x5ce4a27c8e50_0 .net/s *"_ivl_18", 32 0, L_0x5ce4a27dd280;  1 drivers
v0x5ce4a27c8f80_0 .net *"_ivl_2", 16 0, L_0x5ce4a27dccf0;  1 drivers
L_0x7acdfda6e528 .functor BUFT 1, C4<010000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c9060_0 .net/2u *"_ivl_22", 32 0, L_0x7acdfda6e528;  1 drivers
L_0x7acdfda6e450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c9140_0 .net *"_ivl_5", 0 0, L_0x7acdfda6e450;  1 drivers
L_0x7acdfda6e498 .functor BUFT 1, C4<01000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ce4a27c9220_0 .net/2u *"_ivl_6", 16 0, L_0x7acdfda6e498;  1 drivers
v0x5ce4a27c9300_0 .net "cv", 31 0, L_0x5ce4a27dac80;  alias, 1 drivers
v0x5ce4a27c93c0_0 .net "in", 31 0, L_0x5ce4a27daf00;  alias, 1 drivers
v0x5ce4a27c9490_0 .net/s "result_s", 32 0, L_0x5ce4a27dd370;  1 drivers
v0x5ce4a27c9550_0 .net "result_sss", 32 0, L_0x5ce4a27dd500;  1 drivers
v0x5ce4a27c9630_0 .net/s "s_cv", 16 0, L_0x5ce4a27dd010;  1 drivers
v0x5ce4a27c9710_0 .net/s "s_in", 16 0, L_0x5ce4a27dce30;  1 drivers
v0x5ce4a27c97f0_0 .net "signal_out", 31 0, L_0x5ce4a27dd640;  alias, 1 drivers
L_0x5ce4a27dcc50 .part L_0x5ce4a27daf00, 16, 16;
L_0x5ce4a27dccf0 .concat [ 16 1 0 0], L_0x5ce4a27dcc50, L_0x7acdfda6e450;
L_0x5ce4a27dce30 .arith/sub 17, L_0x5ce4a27dccf0, L_0x7acdfda6e498;
L_0x5ce4a27dcf70 .part L_0x5ce4a27dac80, 16, 16;
L_0x5ce4a27dd010 .concat [ 16 1 0 0], L_0x5ce4a27dcf70, L_0x7acdfda6e4e0;
L_0x5ce4a27dd150 .extend/s 33, L_0x5ce4a27dce30;
L_0x5ce4a27dd280 .extend/s 33, L_0x5ce4a27dd010;
L_0x5ce4a27dd370 .arith/mult 33, L_0x5ce4a27dd150, L_0x5ce4a27dd280;
L_0x5ce4a27dd500 .arith/sum 33, L_0x5ce4a27dd370, L_0x7acdfda6e528;
L_0x5ce4a27dd640 .part L_0x5ce4a27dd500, 0, 32;
    .scope S_0x5ce4a27a4ae0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ce4a27c5d10_0, 0;
    %end;
    .thread T_0;
    .scope S_0x5ce4a27a4ae0;
T_1 ;
    %wait E_0x5ce4a279d9c0;
    %load/vec4 v0x5ce4a27c5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ce4a27c5d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5ce4a27c5d10_0;
    %load/vec4 v0x5ce4a27c5aa0_0;
    %add;
    %assign/vec4 v0x5ce4a27c5d10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5ce4a27c5e90;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ce4a27c6430_0, 0;
    %end;
    .thread T_2;
    .scope S_0x5ce4a27c5e90;
T_3 ;
    %wait E_0x5ce4a279d9c0;
    %load/vec4 v0x5ce4a27c6330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ce4a27c6430_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ce4a27c6430_0;
    %load/vec4 v0x5ce4a27c6140_0;
    %add;
    %assign/vec4 v0x5ce4a27c6430_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ce4a2789870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ce4a27c9ce0_0, 0;
    %end;
    .thread T_4;
    .scope S_0x5ce4a2789870;
T_5 ;
    %delay 10000, 0;
    %load/vec4 v0x5ce4a27c9ce0_0;
    %inv;
    %assign/vec4 v0x5ce4a27c9ce0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5ce4a2789870;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ce4a27c9fd0_0, 0, 1;
    %pushi/vec4 33333333, 0, 32;
    %assign/vec4 v0x5ce4a27c9b10_0, 0;
    %pushi/vec4 3333333, 0, 32;
    %assign/vec4 v0x5ce4a27c9c10_0, 0;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ce4a27c9fd0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5ce4a2789870;
T_7 ;
    %vpi_call 2 76 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 77 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ce4a2789870 {0 0 0};
    %delay 1000000000, 0;
    %vpi_call 2 80 "$display", "DDS test completed." {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../../dds_transform/dds2square.v";
    "../../dds_transform/dds2tria.v";
    "../../dds/dds.v";
    "../svca.v";
    "../svca_wide.v";
    "../svca32.v";
