
-- VHDL Instantiation Created from source file clk_wiz_v3_6.vhd -- 17:49:24 02/22/2018
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT clk_wiz_v3_6
	PORT(
		CLK_IN : IN std_logic;          
		CLK_400MHz_OUT : OUT std_logic;
		CLK_100MHz_OUT : OUT std_logic;
		CLK_10MHz_OUT : OUT std_logic;
		CLK_4MHz_OUT : OUT std_logic;
		LOCKED : OUT std_logic
		);
	END COMPONENT;

	Inst_clk_wiz_v3_6: clk_wiz_v3_6 PORT MAP(
		CLK_IN => ,
		CLK_400MHz_OUT => ,
		CLK_100MHz_OUT => ,
		CLK_10MHz_OUT => ,
		CLK_4MHz_OUT => ,
		LOCKED => 
	);


