linux_usb_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/linux_usb_design/ip/linux_usb_design_processing_system7_0_0/sim/linux_usb_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../XC7Z020_410_Linux_usb.srcs/sources_1/bd/linux_usb_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_410_Linux_usb.srcs/sources_1/bd/linux_usb_design/ipshared/2527/hdl"
linux_usb_design.v,verilog,xil_defaultlib,../../../bd/linux_usb_design/hdl/linux_usb_design.v,incdir="$ref_dir/../../../../XC7Z020_410_Linux_usb.srcs/sources_1/bd/linux_usb_design/ipshared/2527/hdl"incdir="../../../../XC7Z020_410_Linux_usb.srcs/sources_1/bd/linux_usb_design/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
