cocci_test_suite() {
	struct engine_mmio *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 581 */;
	struct intel_gvt *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 579 */;
	const u32 *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 459 */;
	bool cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 457 */;
	struct intel_context *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 457 */;
	struct engine_mmio cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 45 */[]__cacheline_aligned;
	void *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 363 */;
	i915_reg_t cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 355 */;
	enum forcewake_domains cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 354 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 353 */;
	u32 *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 352 */;
	struct intel_vgpu_submission *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 351 */;
	struct intel_uncore *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 350 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 349 */;
	struct intel_vgpu *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 347 */;
	int cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 347 */;
	void cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 347 */;
	u32 cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 339 */[];
	struct i915_request *cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 298 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 242 */;
	struct {
		bool initialized;
		u32 control_table[I915_NUM_ENGINES][GEN9_MOCS_SIZE];
		u32 l3cc_table[GEN9_MOCS_SIZE / 2];
	} cocci_id/* drivers/gpu/drm/i915/gvt/mmio_context.c 146 */;
}
