{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1689827398562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1689827398562 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 20 09:59:58 2023 " "Processing started: Thu Jul 20 09:59:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1689827398562 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827398562 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off amc -c AMC " "Command: quartus_map --read_settings_files=on --write_settings_files=off amc -c AMC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827398562 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827398860 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1689827398891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fdc-arch_fdc " "Found design unit 1: fdc-arch_fdc" {  } { { "fdc.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/fdc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""} { "Info" "ISGN_ENTITY_NAME" "1 fdc " "Found entity 1: fdc" {  } { { "fdc.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/fdc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(118) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(118)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 118 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB data_recovery.vhd(119) " "Unrecognized synthesis attribute \"IOB\" at data_recovery.vhd(119)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(120) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(120)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 120 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(121) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(121)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 121 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(122) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(122)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 122 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(124) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(124)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 124 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB data_recovery.vhd(125) " "Unrecognized synthesis attribute \"IOB\" at data_recovery.vhd(125)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 125 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(126) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(126)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 126 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(127) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(127)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 127 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(128) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(128)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 128 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(130) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(130)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 130 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB data_recovery.vhd(131) " "Unrecognized synthesis attribute \"IOB\" at data_recovery.vhd(131)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 131 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(132) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(132)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 132 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(133) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(133)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 133 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(134) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(134)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 134 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(136) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(136)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 136 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "IOB data_recovery.vhd(137) " "Unrecognized synthesis attribute \"IOB\" at data_recovery.vhd(137)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 137 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(138) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(138)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 138 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(139) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(139)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 139 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RLOC data_recovery.vhd(140) " "Unrecognized synthesis attribute \"RLOC\" at data_recovery.vhd(140)" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 140 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_recovery.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_recovery.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_recovery_virtex2_fast-arch_data_recovery_virtex2_fast " "Found design unit 1: data_recovery_virtex2_fast-arch_data_recovery_virtex2_fast" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_recovery_virtex2_fast " "Found entity 1: data_recovery_virtex2_fast" {  } { { "data_recovery.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/data_recovery.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_rxfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_rxfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_rxfifo-Behavioral " "Found design unit 1: sync_rxfifo-Behavioral" {  } { { "sync_rxfifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_rxfifo.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_rxfifo " "Found entity 1: sync_rxfifo" {  } { { "sync_rxfifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_rxfifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_fifo-Behavioral " "Found design unit 1: sync_fifo-Behavioral" {  } { { "sync_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_fifo.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "sync_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sync_fifo.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDLC_TRANSMIT-HDLC_TRANSMIT_a " "Found design unit 1: HDLC_TRANSMIT-HDLC_TRANSMIT_a" {  } { { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDLC_TRANSMIT " "Found entity 1: HDLC_TRANSMIT" {  } { { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_tob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tb_tob-Behavioral " "Found design unit 1: Tb_tob-Behavioral" {  } { { "Tb_tob.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Tb_tob.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tb_tob " "Found entity 1: Tb_tob" {  } { { "Tb_tob.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Tb_tob.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_hdlc_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc_hdlc_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SC_HDLC_top-SC_HDLC_top_a " "Found design unit 1: SC_HDLC_top-SC_HDLC_top_a" {  } { { "sc_hdlc_top.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 SC_HDLC_top " "Found entity 1: SC_HDLC_top" {  } { { "sc_hdlc_top.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDLC_RECEIVE-HDLC_RECEIVE_a " "Found design unit 1: HDLC_RECEIVE-HDLC_RECEIVE_a" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDLC_RECEIVE " "Found entity 1: HDLC_RECEIVE" {  } { { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdlc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file hdlc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDLC_PACKAGE " "Found design unit 1: HDLC_PACKAGE" {  } { { "hdlc_package.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/hdlc_package.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_interafce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_interafce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Interafce-Behavioral " "Found design unit 1: CPU_Interafce-Behavioral" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_Interafce " "Found entity 1: CPU_Interafce" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fifo-SYN " "Found design unit 1: tx_fifo-SYN" {  } { { "tx_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fifo " "Found entity 1: tx_fifo" {  } { { "tx_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxa_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rxa_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxa_fifo-SYN " "Found design unit 1: rxa_fifo-SYN" {  } { { "Rxa_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rxa_fifo " "Found entity 1: Rxa_fifo" {  } { { "Rxa_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll88a160.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll88a160.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll88a160-SYN " "Found design unit 1: pll88a160-SYN" {  } { { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL88a160 " "Found entity 1: PLL88a160" {  } { { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_ip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lvds_ip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lvds_ip-rtl " "Found design unit 1: lvds_ip-rtl" {  } { { "lvds_ip.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""} { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip " "Found entity 1: lvds_ip" {  } { { "lvds_ip.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lvds_ip/lvds_ip_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file lvds_ip/lvds_ip_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 lvds_ip_0002 " "Found entity 1: lvds_ip_0002" {  } { { "lvds_ip/lvds_ip_0002.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip/lvds_ip_0002.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cdr_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cdr_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cdr_fifo-SYN " "Found design unit 1: cdr_fifo-SYN" {  } { { "cdr_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405670 ""} { "Info" "ISGN_ENTITY_NAME" "1 cdr_fifo " "Found entity 1: cdr_fifo" {  } { { "cdr_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405670 ""}
{ "Warning" "WSGN_SEARCH_FILE" "amc1feb22.bdf 1 1 " "Using design file amc1feb22.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 amc1feb22 " "Found entity 1: amc1feb22" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827405733 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689827405733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AMC1feb22 " "Elaborating entity \"AMC1feb22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1689827405733 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK1 " "Pin \"CLK1\" not connected" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 816 264 440 832 "CLK1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1689827405749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_Interafce CPU_Interafce:inst2 " "Elaborating entity \"CPU_Interafce\" for hierarchy \"CPU_Interafce:inst2\"" {  } { { "amc1feb22.bdf" "inst2" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 376 1432 1672 648 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827405749 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pin_98_out CPU_Interafce.vhd(55) " "VHDL Signal Declaration warning at CPU_Interafce.vhd(55): used implicit default value for signal \"pin_98_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827405765 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_debug_8 CPU_Interafce.vhd(82) " "VHDL Signal Declaration warning at CPU_Interafce.vhd(82): used implicit default value for signal \"sig_debug_8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 82 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827405765 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_debug_13 CPU_Interafce.vhd(87) " "VHDL Signal Declaration warning at CPU_Interafce.vhd(87): used implicit default value for signal \"sig_debug_13\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 87 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_Read_ENn_in2 CPU_Interafce.vhd(146) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(146): object \"sig_Read_ENn_in2\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_Cs_n_in2 CPU_Interafce.vhd(147) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(147): object \"sig_Cs_n_in2\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_Tx_Reset CPU_Interafce.vhd(278) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(278): object \"sig_Tx_Reset\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_aRxData9 CPU_Interafce.vhd(298) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(298): object \"sig_aRxData9\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 298 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_fifo_rcount CPU_Interafce.vhd(304) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(304): object \"cdr_fifo_rcount\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 304 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_fifo_wdcnt CPU_Interafce.vhd(312) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(312): object \"cdr_fifo_wdcnt\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 312 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_wenb CPU_Interafce.vhd(330) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(330): object \"sig_txafifo_wenb\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_lfull CPU_Interafce.vhd(345) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(345): object \"sig_txafifo_lfull\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_hfull CPU_Interafce.vhd(346) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(346): object \"sig_txafifo_hfull\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_wr_hdcnt CPU_Interafce.vhd(350) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(350): object \"sig_txafifo_wr_hdcnt\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 350 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_empty_n2 CPU_Interafce.vhd(353) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(353): object \"sig_txafifo_empty_n2\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 353 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_txafifo_empty_n3 CPU_Interafce.vhd(354) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(354): object \"sig_txafifo_empty_n3\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 354 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_wsel CPU_Interafce.vhd(362) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(362): object \"sig_rxafifo_wsel\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_hwenb CPU_Interafce.vhd(365) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(365): object \"sig_rxafifo_hwenb\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_lfull CPU_Interafce.vhd(372) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(372): object \"sig_rxafifo_lfull\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 372 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_hfull CPU_Interafce.vhd(373) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(373): object \"sig_rxafifo_hfull\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_lempty CPU_Interafce.vhd(374) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(374): object \"sig_rxafifo_lempty\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_hempty CPU_Interafce.vhd(375) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(375): object \"sig_rxafifo_hempty\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxdata_flag CPU_Interafce.vhd(379) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(379): object \"sig_rxdata_flag\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 379 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_lcnt CPU_Interafce.vhd(390) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(390): object \"sig_rxafifo_lcnt\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rxafifo_hcnt CPU_Interafce.vhd(391) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(391): object \"sig_rxafifo_hcnt\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpubus_nxt CPU_Interafce.vhd(426) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(426): object \"cpubus_nxt\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 426 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rmc_width_cont CPU_Interafce.vhd(435) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(435): object \"sig_rmc_width_cont\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rmc1 CPU_Interafce.vhd(441) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(441): object \"sig_rmc1\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 441 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_rmc2 CPU_Interafce.vhd(442) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(442): object \"sig_rmc2\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 442 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxValidCRC CPU_Interafce.vhd(449) " "VHDL Signal Declaration warning at CPU_Interafce.vhd(449): used implicit default value for signal \"TxValidCRC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 449 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "TxDataCRC CPU_Interafce.vhd(450) " "VHDL Signal Declaration warning at CPU_Interafce.vhd(450): used implicit default value for signal \"TxDataCRC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 450 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_RxDataWr4_n CPU_Interafce.vhd(463) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(463): object \"sig_RxDataWr4_n\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 463 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xpr_int_debug CPU_Interafce.vhd(472) " "Verilog HDL or VHDL warning at CPU_Interafce.vhd(472): object \"xpr_int_debug\" assigned a value but never read" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827405766 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "regA_RSTA\[6\] CPU_Interafce.vhd(194) " "Using initial value X (don't care) for net \"regA_RSTA\[6\]\" at CPU_Interafce.vhd(194)" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405796 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "regA_RSTA\[4..0\] CPU_Interafce.vhd(194) " "Using initial value X (don't care) for net \"regA_RSTA\[4..0\]\" at CPU_Interafce.vhd(194)" {  } { { "CPU_Interafce.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827405796 "|AMC1feb22|CPU_Interafce:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_ip CPU_Interafce:inst2\|lvds_ip:lvds_ip_inst " "Elaborating entity \"lvds_ip\" for hierarchy \"CPU_Interafce:inst2\|lvds_ip:lvds_ip_inst\"" {  } { { "CPU_Interafce.vhd" "lvds_ip_inst" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lvds_ip_0002 CPU_Interafce:inst2\|lvds_ip:lvds_ip_inst\|lvds_ip_0002:lvds_ip_inst " "Elaborating entity \"lvds_ip_0002\" for hierarchy \"CPU_Interafce:inst2\|lvds_ip:lvds_ip_inst\|lvds_ip_0002:lvds_ip_inst\"" {  } { { "lvds_ip.vhd" "lvds_ip_inst" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cdr_fifo CPU_Interafce:inst2\|cdr_fifo:dcfifo_component " "Elaborating entity \"cdr_fifo\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\"" {  } { { "CPU_Interafce.vhd" "dcfifo_component" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\"" {  } { { "cdr_fifo.vhd" "dcfifo_component" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\"" {  } { { "cdr_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component " "Instantiated megafunction \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827406410 ""}  } { { "cdr_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/cdr_fifo.vhd" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689827406410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_o8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_o8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_o8k1 " "Found entity 1: dcfifo_o8k1" {  } { { "db/dcfifo_o8k1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 44 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_o8k1 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated " "Elaborating entity \"dcfifo_o8k1\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ssa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ssa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ssa " "Found entity 1: a_gray2bin_ssa" {  } { { "db/a_gray2bin_ssa.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_gray2bin_ssa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ssa CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ssa\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_gray2bin_ssa:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_o8k1.tdf" "rdptr_g_gray2bin" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_rh6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_rh6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_rh6 " "Found entity 1: a_graycounter_rh6" {  } { { "db/a_graycounter_rh6.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_rh6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_rh6 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_graycounter_rh6:rdptr_g1p " "Elaborating entity \"a_graycounter_rh6\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_graycounter_rh6:rdptr_g1p\"" {  } { { "db/dcfifo_o8k1.tdf" "rdptr_g1p" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nvb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nvb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nvb " "Found entity 1: a_graycounter_nvb" {  } { { "db/a_graycounter_nvb.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_nvb.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nvb CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_graycounter_nvb:wrptr_g1p " "Elaborating entity \"a_graycounter_nvb\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|a_graycounter_nvb:wrptr_g1p\"" {  } { { "db/dcfifo_o8k1.tdf" "wrptr_g1p" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv31 " "Found entity 1: altsyncram_pv31" {  } { { "db/altsyncram_pv31.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_pv31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv31 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|altsyncram_pv31:fifo_ram " "Elaborating entity \"altsyncram_pv31\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|altsyncram_pv31:fifo_ram\"" {  } { { "db/dcfifo_o8k1.tdf" "fifo_ram" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_o8k1.tdf" "rs_brp" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_8pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_o8k1.tdf" "rs_dgwp" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_8pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_9pl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_o8k1.tdf" "ws_dgrp" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 89 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/alt_synch_pipe_9pl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1h5 " "Found entity 1: cmpr_1h5" {  } { { "db/cmpr_1h5.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_1h5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1h5 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_1h5\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|cmpr_1h5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_o8k1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 96 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_di5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_di5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_di5 " "Found entity 1: cmpr_di5" {  } { { "db/cmpr_di5.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_di5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827406973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827406973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_di5 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|cmpr_di5:rdfull_eq_comp " "Elaborating entity \"cmpr_di5\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|cmpr_di5:rdfull_eq_comp\"" {  } { { "db/dcfifo_o8k1.tdf" "rdfull_eq_comp" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827406973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9d7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9d7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9d7 " "Found entity 1: mux_9d7" {  } { { "db/mux_9d7.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_9d7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9d7 CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_9d7\" for hierarchy \"CPU_Interafce:inst2\|cdr_fifo:dcfifo_component\|dcfifo:dcfifo_component\|dcfifo_o8k1:auto_generated\|mux_9d7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_o8k1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_fifo CPU_Interafce:inst2\|tx_fifo:tx_afifol " "Elaborating entity \"tx_fifo\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\"" {  } { { "CPU_Interafce.vhd" "tx_afifol" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\"" {  } { { "tx_fifo.vhd" "scfifo_component" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\"" {  } { { "tx_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component " "Instantiated megafunction \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407268 ""}  } { { "tx_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/tx_fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689827407268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_io21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_io21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_io21 " "Found entity 1: scfifo_io21" {  } { { "db/scfifo_io21.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_io21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_io21 CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated " "Elaborating entity \"scfifo_io21\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5g21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5g21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5g21 " "Found entity 1: a_dpfifo_5g21" {  } { { "db/a_dpfifo_5g21.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5g21 CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo " "Elaborating entity \"a_dpfifo_5g21\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\"" {  } { { "db/scfifo_io21.tdf" "dpfifo" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_io21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_56f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_56f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_56f " "Found entity 1: a_fefifo_56f" {  } { { "db/a_fefifo_56f.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_fefifo_56f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_56f CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|a_fefifo_56f:fifo_state " "Elaborating entity \"a_fefifo_56f\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|a_fefifo_56f:fifo_state\"" {  } { { "db/a_dpfifo_5g21.tdf" "fifo_state" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_237.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_237.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_237 " "Found entity 1: cntr_237" {  } { { "db/cntr_237.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_237.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_237 CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|a_fefifo_56f:fifo_state\|cntr_237:count_usedw " "Elaborating entity \"cntr_237\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|a_fefifo_56f:fifo_state\|cntr_237:count_usedw\"" {  } { { "db/a_fefifo_56f.tdf" "count_usedw" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_fefifo_56f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_srl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_srl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_srl1 " "Found entity 1: altsyncram_srl1" {  } { { "db/altsyncram_srl1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_srl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_srl1 CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|altsyncram_srl1:FIFOram " "Elaborating entity \"altsyncram_srl1\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|altsyncram_srl1:FIFOram\"" {  } { { "db/a_dpfifo_5g21.tdf" "FIFOram" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m2b " "Found entity 1: cntr_m2b" {  } { { "db/cntr_m2b.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_m2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m2b CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|cntr_m2b:rd_ptr_count " "Elaborating entity \"cntr_m2b\" for hierarchy \"CPU_Interafce:inst2\|tx_fifo:tx_afifol\|scfifo:scfifo_component\|scfifo_io21:auto_generated\|a_dpfifo_5g21:dpfifo\|cntr_m2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_5g21.tdf" "rd_ptr_count" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_5g21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rxa_fifo CPU_Interafce:inst2\|Rxa_fifo:rx_afifol " "Elaborating entity \"Rxa_fifo\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\"" {  } { { "CPU_Interafce.vhd" "rx_afifol" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\"" {  } { { "Rxa_fifo.vhd" "scfifo_component" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\"" {  } { { "Rxa_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component " "Instantiated megafunction \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827407827 ""}  } { { "Rxa_fifo.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Rxa_fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689827407827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kl21 " "Found entity 1: scfifo_kl21" {  } { { "db/scfifo_kl21.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_kl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kl21 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated " "Elaborating entity \"scfifo_kl21\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_7d21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_7d21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_7d21 " "Found entity 1: a_dpfifo_7d21" {  } { { "db/a_dpfifo_7d21.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_7d21 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo " "Elaborating entity \"a_dpfifo_7d21\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\"" {  } { { "db/scfifo_kl21.tdf" "dpfifo" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/scfifo_kl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j1b1 " "Found entity 1: altsyncram_j1b1" {  } { { "db/altsyncram_j1b1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_j1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j1b1 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|altsyncram_j1b1:FIFOram " "Elaborating entity \"altsyncram_j1b1\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|altsyncram_j1b1:FIFOram\"" {  } { { "db/a_dpfifo_7d21.tdf" "FIFOram" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_878.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_878.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_878 " "Found entity 1: cmpr_878" {  } { { "db/cmpr_878.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_878.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827407971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827407971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cmpr_878:almost_full_comparer " "Elaborating entity \"cmpr_878\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cmpr_878:almost_full_comparer\"" {  } { { "db/a_dpfifo_7d21.tdf" "almost_full_comparer" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_878 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cmpr_878:three_comparison " "Elaborating entity \"cmpr_878\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cmpr_878:three_comparison\"" {  } { { "db/a_dpfifo_7d21.tdf" "three_comparison" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827407977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jka " "Found entity 1: cntr_jka" {  } { { "db/cntr_jka.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_jka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827408011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827408011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jka CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_jka:rd_ptr_msb " "Elaborating entity \"cntr_jka\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_jka:rd_ptr_msb\"" {  } { { "db/a_dpfifo_7d21.tdf" "rd_ptr_msb" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0l6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0l6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0l6 " "Found entity 1: cntr_0l6" {  } { { "db/cntr_0l6.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_0l6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827408049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827408049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0l6 CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_0l6:usedw_counter " "Elaborating entity \"cntr_0l6\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_0l6:usedw_counter\"" {  } { { "db/a_dpfifo_7d21.tdf" "usedw_counter" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kka " "Found entity 1: cntr_kka" {  } { { "db/cntr_kka.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_kka.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827408117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827408117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kka CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_kka:wr_ptr " "Elaborating entity \"cntr_kka\" for hierarchy \"CPU_Interafce:inst2\|Rxa_fifo:rx_afifol\|scfifo:scfifo_component\|scfifo_kl21:auto_generated\|a_dpfifo_7d21:dpfifo\|cntr_kka:wr_ptr\"" {  } { { "db/a_dpfifo_7d21.tdf" "wr_ptr" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_dpfifo_7d21.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_HDLC_top CPU_Interafce:inst2\|SC_HDLC_top:x1 " "Elaborating entity \"SC_HDLC_top\" for hierarchy \"CPU_Interafce:inst2\|SC_HDLC_top:x1\"" {  } { { "CPU_Interafce.vhd" "x1" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDLC_RECEIVE CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX " "Elaborating entity \"HDLC_RECEIVE\" for hierarchy \"CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_RECEIVE:RX\"" {  } { { "sc_hdlc_top.vhd" "RX" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDLC_TRANSMIT CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_TRANSMIT:TX " "Elaborating entity \"HDLC_TRANSMIT\" for hierarchy \"CPU_Interafce:inst2\|SC_HDLC_top:x1\|HDLC_TRANSMIT:TX\"" {  } { { "sc_hdlc_top.vhd" "TX" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/sc_hdlc_top.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408284 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_rstzs transmit.vhd(128) " "Verilog HDL or VHDL warning at transmit.vhd(128): object \"tmp_rstzs\" assigned a value but never read" {  } { { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1689827408284 "|AMC1feb22|CPU_Interafce:inst2|SC_HDLC_top:x1|HDLC_TRANSMIT:TX"}
{ "Warning" "WSGN_SEARCH_FILE" "clock/clock.tdf 1 1 " "Using design file clock/clock.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 6 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827408313 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1689827408313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock Clock:inst1 " "Elaborating entity \"Clock\" for hierarchy \"Clock:inst1\"" {  } { { "amc1feb22.bdf" "inst1" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL88a160 Clock:inst1\|PLL88a160:pll1 " "Elaborating entity \"PLL88a160\" for hierarchy \"Clock:inst1\|PLL88a160:pll1\"" {  } { { "clock.tdf" "pll1" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\"" {  } { { "PLL88a160.vhd" "altpll_component" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\"" {  } { { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component " "Instantiated megafunction \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 48 " "Parameter \"clk1_divide_by\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 30303 " "Parameter \"inclk0_input_frequency\" = \"30303\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL88a160 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL88a160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827408394 ""}  } { { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689827408394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll88a160_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll88a160_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL88a160_altpll " "Found entity 1: PLL88a160_altpll" {  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827408437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827408437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL88a160_altpll Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated " "Elaborating entity \"PLL88a160_altpll\" for hierarchy \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827408437 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827408484 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "data data\[0\] lvds_ip_inst " "Port \"data\" in macrofunction \"lvds_ip_inst\" has no range declared,the Quartus Prime software will connect the port to pin \"data\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lvds_ip.vhd" "lvds_ip_inst" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd" 30 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1689827408563 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "q q\[0\] lvds_ip_inst " "Port \"q\" in macrofunction \"lvds_ip_inst\" has no range declared,the Quartus Prime software will connect the port to pin \"q\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "lvds_ip.vhd" "lvds_ip_inst" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/lvds_ip.vhd" 30 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus Prime software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Analysis & Synthesis" 0 -1 1689827408563 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827408594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc14 " "Found entity 1: altsyncram_cc14" {  } { { "db/altsyncram_cc14.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_cc14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827409845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827409845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m7c " "Found entity 1: mux_m7c" {  } { { "db/mux_m7c.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/mux_m7c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/decode_3af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7hi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7hi " "Found entity 1: cntr_7hi" {  } { { "db/cntr_7hi.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_7hi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9rh " "Found entity 1: cntr_9rh" {  } { { "db/cntr_9rh.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_9rh.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_hrb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cntr_odi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/cmpr_drb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827410545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827410545 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827411036 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827411036 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689827411180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.07.20.10:00:13 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl " "2023.07.20.10:00:13 Progress: Loading sld08cb0afb/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827413385 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827415125 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827415236 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416586 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416774 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827416774 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1689827417483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld08cb0afb/alt_sld_fab.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/ip/sld08cb0afb/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827417921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827417921 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827418499 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827418609 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "CPU_Interafce:inst2\|txfifo_degubmem_rtl_0 " "Inferred RAM node \"CPU_Interafce:inst2\|txfifo_degubmem_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1689827419233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827419557 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "CPU_Interafce:inst2\|txfifo_degubmem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"CPU_Interafce:inst2\|txfifo_degubmem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1689827420088 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1689827420088 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1689827420088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU_Interafce:inst2\|altsyncram:txfifo_degubmem_rtl_0 " "Elaborated megafunction instantiation \"CPU_Interafce:inst2\|altsyncram:txfifo_degubmem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827420137 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU_Interafce:inst2\|altsyncram:txfifo_degubmem_rtl_0 " "Instantiated megafunction \"CPU_Interafce:inst2\|altsyncram:txfifo_degubmem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1689827420137 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1689827420137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08g1 " "Found entity 1: altsyncram_08g1" {  } { { "db/altsyncram_08g1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/altsyncram_08g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1689827420170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827420170 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827420176 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827420334 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827420396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/dcfifo_o8k1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 67 2 0 } } { "db/dcfifo_o8k1.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/dcfifo_o8k1.tdf" 71 2 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 127 -1 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_rh6.tdf" 32 2 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_nvb.tdf" 32 2 0 } } { "db/a_graycounter_rh6.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_rh6.tdf" 45 2 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 346 -1 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 115 -1 0 } } { "db/a_graycounter_nvb.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/a_graycounter_nvb.tdf" 45 2 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 118 -1 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 119 -1 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 114 -1 0 } } { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 67 -1 0 } } { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 68 -1 0 } } { "transmit.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/transmit.vhd" 71 -1 0 } } { "receive.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/receive.vhd" 422 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1689827420510 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1689827420510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "/Ready VCC " "Pin \"/Ready\" is stuck at VCC" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 480 1760 1936 496 "/Ready" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689827421156 "|amc1feb22|/Ready"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_98_out GND " "Pin \"pin_98_out\" is stuck at GND" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 632 1688 1864 648 "pin_98_out" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1689827421156 "|amc1feb22|pin_98_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1689827421156 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1689827422679 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|sig_aRxData5\[0\] " "Logic cell \"CPU_Interafce:inst2\|sig_aRxData5\[0\]\"" {  } { { "CPU_Interafce.vhd" "sig_aRxData5\[0\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 294 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[6\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[6\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[6\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[4\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[4\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[4\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[3\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[3\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[3\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[2\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[2\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[2\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[1\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[1\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[1\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""} { "Info" "ISCL_SCL_CELL_NAME" "CPU_Interafce:inst2\|regA_RSTA\[0\] " "Logic cell \"CPU_Interafce:inst2\|regA_RSTA\[0\]\"" {  } { { "CPU_Interafce.vhd" "regA_RSTA\[0\]" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/CPU_Interafce.vhd" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827422726 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1689827422726 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Clock:inst1\|PLL88a160:pll1\|altpll:altpll_component\|PLL88a160_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll88a160_altpll.v" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/db/pll88a160_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "PLL88a160.vhd" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/PLL88a160.vhd" 156 0 0 } } { "clock.tdf" "" { Text "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/Clock/clock.tdf" 37 2 0 } } { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 736 560 752 848 "inst1" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1689827422822 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827422838 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1689827423184 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827423184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827423184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.030  Clk33mhz_in " "   3.030  Clk33mhz_in" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827423184 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250  Clock160MHz " "   6.250  Clock160MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1689827423184 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827423184 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827423247 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1689827423341 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827423341 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "tx_rx 3 " "Ignored 3 assignments for entity \"tx_rx\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_soft_lvds -entity tx_rx -sip tx_rx.sip -library lib_tx_rx " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_soft_lvds -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689827423423 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 18.1 -entity tx_rx -sip tx_rx.sip -library lib_tx_rx " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689827423423 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity tx_rx -sip tx_rx.sip -library lib_tx_rx " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity tx_rx -sip tx_rx.sip -library lib_tx_rx was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1689827423423 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1689827423423 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 35 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1689827424488 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827424488 ""}
{ "Critical Warning" "WHDB_WILDCARD_IGNORED_FOR_UNSUPPORTED_ACF_TYPE" "REPORT_DELAY * " "Ignored REPORT_DELAY assignment to name * because the ACF assignment does not support wildcards" {  } {  } 1 136017 "Ignored %1!s! assignment to name %2!s! because the ACF assignment does not support wildcards" 0 0 "Analysis & Synthesis" 0 -1 1689827424504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1689827424520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1689827424520 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK2 " "No output dependent on input pin \"CLK2\"" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 864 264 440 880 "CLK2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827424756 "|amc1feb22|CLK2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_124_in " "No output dependent on input pin \"pin_124_in\"" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 672 1200 1368 688 "pin_124_in" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827424756 "|amc1feb22|pin_124_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK1 " "No output dependent on input pin \"CLK1\"" {  } { { "amc1feb22.bdf" "" { Schematic "D:/workspace/HDLC_MAX10FPGA/Work/amc_tx_rx_with_gen_app_v1_restored/amc1feb22.bdf" { { 816 264 440 832 "CLK1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1689827424756 "|amc1feb22|CLK1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1689827424756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3706 " "Implemented 3706 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1689827424771 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1689827424771 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1689827424771 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3615 " "Implemented 3615 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1689827424771 ""} { "Info" "ICUT_CUT_TM_RAMS" "42 " "Implemented 42 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1689827424771 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1689827424771 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1689827424771 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1689827424803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 20 10:00:24 2023 " "Processing ended: Thu Jul 20 10:00:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1689827424803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1689827424803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1689827424803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1689827424803 ""}
