// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that performs a conversion of a value
module wire_convert( input in, output out );
// convert in to out
endmodule
