Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Kumar, Y., Devabhaktuni, V.K., Vemuru, S.","Comparison of power system simulation tools with load flow study cases",2015,"IEEE International Conference on Electro Information Technology","2015-June",, 7293355,"290","294",,,10.1109/EIT.2015.7293355,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84975736111&doi=10.1109%2fEIT.2015.7293355&partnerID=40&md5=efbd0e31eea29263fa1104d5b468b806",Conference Paper,Scopus,2-s2.0-84975736111
"Wang, P., Niamat, M.Y., Vemuru, S.R., Alam, M., Killian, T.","Synthesis of Majority/Minority Logic Networks",2015,"IEEE Transactions on Nanotechnology","14","3", 7053917,"473","483",,2,10.1109/TNANO.2015.2408330,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929153086&doi=10.1109%2fTNANO.2015.2408330&partnerID=40&md5=02754fc88ac4ec37c733433c0175c234",Article,Scopus,2-s2.0-84929153086
"Vittala, K., Niamat, M., Vemuru, S.","Early lifetime failure detection in FPGAs using delay faults",2015,"National Aerospace and Electronics Conference, Proceedings of the IEEE","2015-February",, 7045842,"391","395",,,10.1109/NAECON.2014.7045842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959359471&doi=10.1109%2fNAECON.2014.7045842&partnerID=40&md5=f1c07ed2b521a4a823b3da5276a662bc",Conference Paper,Scopus,2-s2.0-84959359471
"Vemuru, S., Wang, P., Niamat, M.","Majority logic gate synthesis approaches for post-CMOS logic circuits: A review",2014,"IEEE International Conference on Electro Information Technology",,, 6871778,"284","289",,,10.1109/EIT.2014.6871778,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906543117&doi=10.1109%2fEIT.2014.6871778&partnerID=40&md5=7df0369420db6c95a873a8ea5c1d94cc",Conference Paper,Scopus,2-s2.0-84906543117
"Vittala, K., Vemuru, S., Niamat, M.","FPGA interconnect modeling for lifetime failure detection",2014,"IEEE International Conference on Electro Information Technology",,, 6871777,"280","283",,1,10.1109/EIT.2014.6871777,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906546049&doi=10.1109%2fEIT.2014.6871777&partnerID=40&md5=c7d11c28cfc9ca374a4b46ec0034442f",Conference Paper,Scopus,2-s2.0-84906546049
"Wang, P., Niamat, M., Vemuru, S.","Majority logic synthesis based on Nauty algorithm",2014,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","8280 LNCS",,,"111","132",,1,10.1007/978-3-662-43722-3_6,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903644521&doi=10.1007%2f978-3-662-43722-3_6&partnerID=40&md5=5c7dfc98ca74ae9820bb5f5d231b4237",Conference Paper,Scopus,2-s2.0-84903644521
"Patil, S., Vemuru, S., Devabhaktuni, V., Al-Olimat, K.","Comparison of multilevel DC-DC converter topologies",2013,"IEEE International Conference on Electro Information Technology",,, 6632681,"","",,2,10.1109/EIT.2013.6632681,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890107197&doi=10.1109%2fEIT.2013.6632681&partnerID=40&md5=85704f97e6ec1c2c4a85d99daa0f21ea",Conference Paper,Scopus,2-s2.0-84890107197
"Buddala, S.S., Vemuru, S., Devabhaktuni, V.","Small signal modeling of diode in a parallel module subjected to partial shading",2013,"IEEE International Conference on Electro Information Technology",,, 6632680,"","",,3,10.1109/EIT.2013.6632680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84890069924&doi=10.1109%2fEIT.2013.6632680&partnerID=40&md5=db49ab21483b44447a66b4ff81ff96b4",Conference Paper,Scopus,2-s2.0-84890069924
"Khorbotly, S., Al-Olimat, K., Vemuru, S.R.","System design: A novel, project-based course connecting the dots of the electrical engineering curriculum",2013,"Proceedings - Frontiers in Education Conference, FIE",,, 6684946,"855","860",,1,10.1109/FIE.2013.6684946,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893269478&doi=10.1109%2fFIE.2013.6684946&partnerID=40&md5=63dbff28be070a0cbc5268651c876143",Conference Paper,Scopus,2-s2.0-84893269478
"Wang, P., Niamat, M., Vemuru, S., Alam, M., Killian, T.","A Comprehensive majority/minority logic synthesis method",2013,"Proceedings of the IEEE Conference on Nanotechnology",,, 6720858,"694","697",,3,10.1109/NANO.2013.6720858,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84894157082&doi=10.1109%2fNANO.2013.6720858&partnerID=40&md5=42ca9c283926afaac32d4e3999c7011b",Conference Paper,Scopus,2-s2.0-84894157082
"Vemuru, S., Khorbotly, S., Hassan, F.","A spiral learning approach to hardware description languages",2013,"Proceedings - IEEE International Symposium on Circuits and Systems",,, 6572450,"2759","2762",,1,10.1109/ISCAS.2013.6572450,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883331948&doi=10.1109%2fISCAS.2013.6572450&partnerID=40&md5=f18267a76f84e0f4149c119233ad8b3b",Conference Paper,Scopus,2-s2.0-84883331948
"Mareddy, L., Almalkawi, M., Vemuru, S., Bakr, M., Devabhaktuni, V.","Trust region-based optimization of PKI neural models for RF/microwave devices",2013,"International Journal of RF and Microwave Computer-Aided Engineering","23","5",,"559","569",,,10.1002/mmce.20690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881481563&doi=10.1002%2fmmce.20690&partnerID=40&md5=39af441317a0c8a592e6e5c6a6d217d9",Article,Scopus,2-s2.0-84881481563
"Patil, S., Devabhaktuni, V., Vemuru, S.","Operation and transition loss analysis in modified multilevel DC-DC converter modules",2013,"Proceedings of 2013 International Conference on Renewable Energy Research and Applications, ICRERA 2013",,, 6749844,"699","704",,,10.1109/ICRERA.2013.6749844,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899070079&doi=10.1109%2fICRERA.2013.6749844&partnerID=40&md5=a5bdbc5add4df4132217e5516d1d586f",Conference Paper,Scopus,2-s2.0-84899070079
"Buddala, S.S., Devabhaktuni, V., Vemuru, S.","Architectural analysis of photovoltaic systems subjected to partial shading with a simple DC-DC step-up converter",2013,"Proceedings of 2013 International Conference on Renewable Energy Research and Applications, ICRERA 2013",,, 6749805,"494","498",,,10.1109/ICRERA.2013.6749805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899092260&doi=10.1109%2fICRERA.2013.6749805&partnerID=40&md5=7c43a9c011fa0ac9f82b6ab713cea443",Conference Paper,Scopus,2-s2.0-84899092260
"Mareddy, L., Almalkawi, M., Devabhaktuni, V., Vemuru, S., Zhang, L., Aaen, P.H.","Gradient based reverse ANN modeling approach for RF/microwave computer aided design",2012,"European Microwave Week 2012: ""Space for Microwaves"", EuMW 2012, Conference Proceedings - 7th European Microwave Integrated Circuits Conference, EuMIC 2012",,, 6483782,"246","249",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875942776&partnerID=40&md5=c29748fc9c924566a312e1b850202245",Conference Paper,Scopus,2-s2.0-84875942776
"Vemuru, S., Singh, P., Niamat, M.","Analysis of photovoltaic array with reconfigurable modules under partial shading",2012,"Conference Record of the IEEE Photovoltaic Specialists Conference",,, 6317867,"1437","1441",,5,10.1109/PVSC.2012.6317867,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869480224&doi=10.1109%2fPVSC.2012.6317867&partnerID=40&md5=f23ebd16d444de550bdaac278f9e0856",Conference Paper,Scopus,2-s2.0-84869480224
"Vemuru, S., Singh, P., Niamat, M.","Modeling impact of bypass diodes on photovoltaic cell performance under partial shading",2012,"IEEE International Conference on Electro Information Technology",,, 6220747,"","",,12,10.1109/EIT.2012.6220747,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864193507&doi=10.1109%2fEIT.2012.6220747&partnerID=40&md5=d3f206217300764d4b9b8fed947731bc",Conference Paper,Scopus,2-s2.0-84864193507
"Rayaprolu, S., Vemuru, S., Niamat, M.","Efficient AFT implementation in FPGAs to detect potential electromigration failures",2012,"IEEE International Conference on Electro Information Technology",,, 6220768,"","",,,10.1109/EIT.2012.6220768,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864201821&doi=10.1109%2fEIT.2012.6220768&partnerID=40&md5=74814bd4b147ebfcfb03dea463b9af4d",Conference Paper,Scopus,2-s2.0-84864201821
"Devabhaktuni, V., Mareddy, L., Vemuru, S., Cheruvu, V., Goykhman, Y., Ozdemir, T.","Sensitivity driven artificial neural network correction models for RF/microwave devices",2012,"International Journal of RF and Microwave Computer-Aided Engineering","22","1",,"30","40",,4,10.1002/mmce.20581,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-83555166227&doi=10.1002%2fmmce.20581&partnerID=40&md5=7a3460d7d4cc8c0a7642d35e8411db4e",Article,Scopus,2-s2.0-83555166227
"Wang, P., Niamat, M., Vemuru, S.","Minimal majority gate mapping of 4-variable functions for quantum cellular automata",2011,"Proceedings of the IEEE Conference on Nanotechnology",,, 6144617,"1307","1312",,8,10.1109/NANO.2011.6144617,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858974270&doi=10.1109%2fNANO.2011.6144617&partnerID=40&md5=49fff22956d8de397c2c3e2672175779",Conference Paper,Scopus,2-s2.0-84858974270
"Singh, P., Niamat, M., Vemuru, S.","Modeling of random shading effects in solar cells",2011,"Proceedings - ICSEng 2011: International Conference on Systems Engineering",,, 6041558,"86","90",,3,10.1109/ICSEng.2011.23,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80055112598&doi=10.1109%2fICSEng.2011.23&partnerID=40&md5=f489a0aea4e5bba6099d4fbcbdb53614",Conference Paper,Scopus,2-s2.0-80055112598
"Vemuru, S., Kristem, S., Niamat, M.","An improved configurable 2-D linear feedback shift register for embedded core built-in self-test",2011,"Proceedings of the Annual Southeastern Symposium on System Theory",,, 5753808,"208","213",,1,10.1109/SSST.2011.5753808,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955952499&doi=10.1109%2fSSST.2011.5753808&partnerID=40&md5=3dbb05d17eae7440cf7725336fec395a",Conference Paper,Scopus,2-s2.0-79955952499
"Vasudevan, B., Niamat, M., Alam, M., Vemuru, S.","Analysis and test of electromigration failures in FPGAs",2010,"ISCAS 2010 - 2010 IEEE International Symposium on Circuits and Systems: Nano-Bio Circuit Fabrics and Systems",,, 5537680,"3905","3908",,1,10.1109/ISCAS.2010.5537680,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955990026&doi=10.1109%2fISCAS.2010.5537680&partnerID=40&md5=9a08df8b1d7c43c9b0842dd4c5ba84ae",Conference Paper,Scopus,2-s2.0-77955990026
"Hassan, F., Vemuru, S.","Introducing hybrid design approach at the undergraduate level",2010,"ASEE Annual Conference and Exposition, Conference Proceedings",,,,"","",11,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955949067&partnerID=40&md5=0fc675995540289f227c44e330d323e8",Conference Paper,Scopus,2-s2.0-77955949067
"Vemuru, S.R., Elkammar, A.N., Scheinberg, N.","Subbus control line impact on effectiveness of bus encoding schemes",2008,"Proceedings of the 2008 International Conference on Computer Design, CDES 2008",,,,"201","206",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-62649110390&partnerID=40&md5=649f936c6c60db580578c36c84dbe03c",Conference Paper,Scopus,2-s2.0-62649110390
"Vemuru, S., Elkammar, A., Scheinberg, N.","Bus encoding schemes using positive correlated switchings in subbuses: A comparison",2008,"Midwest Symposium on Circuits and Systems",,, 4616774,"213","216",,,10.1109/MWSCAS.2008.4616774,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-54249150016&doi=10.1109%2fMWSCAS.2008.4616774&partnerID=40&md5=52120725a2b8b08ead95b36b24c89edf",Conference Paper,Scopus,2-s2.0-54249150016
"Yang, L.T., Delgado-Frias, J.G., Li, Y., Niamat, M., Soudris, D., Vemuru, S.R.","Preface",2007,"Integration, the VLSI Journal","40","2",,"61","",,,10.1016/j.vlsi.2006.11.001,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-37849185298&doi=10.1016%2fj.vlsi.2006.11.001&partnerID=40&md5=e21b921f0ae74bf57eddeabecca70cf5",Editorial,Scopus,2-s2.0-37849185298
"Yang, L.T., Delgado-Frias, J.G., Li, Y., Niamat, M., Soudris, D., Vemuru, S.R.","Preface of Special Issue on VLSI Design and Test",2007,"Microelectronic Engineering","84","2",,"193","",,,10.1016/j.mee.2006.12.005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846384697&doi=10.1016%2fj.mee.2006.12.005&partnerID=40&md5=e5e6af572b98a5edf3597daae97a5544",Editorial,Scopus,2-s2.0-33846384697
"Elkammar, A., Scheinberg, N., Vemuru, S.","Bus encoding scheme to eliminate unwanted signal transitions",2006,"Proceedings - Third IEEE International Workshop on Electronic Design, Test and Applications, DELTA 2006","2006",, 1581260,"472","477",,8,10.1109/DELTA.2006.20,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847130012&doi=10.1109%2fDELTA.2006.20&partnerID=40&md5=71a9a53414022d55ca0926fb84e631a9",Conference Paper,Scopus,2-s2.0-33847130012
"Elkammar, A.N., Scheinberg, N., Vemuru, S.R.","Encoding to reduce crosstalk noise and power dissipation: A new closed formula",2006,"Midwest Symposium on Circuits and Systems","1",, 4267157,"390","394",,2,10.1109/MWSCAS.2006.382080,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748915691&doi=10.1109%2fMWSCAS.2006.382080&partnerID=40&md5=e45496bb445e75b962cd2031254958ec",Conference Paper,Scopus,2-s2.0-34748915691
"Vemuru, S.R., Elkammar, A.N., Scheinberg, N., Niamat, M.Y.","Layout issues in bus encoding schemes",2005,"Midwest Symposium on Circuits and Systems","2005",, 1594318,"1183","1186",,,10.1109/MWSCAS.2005.1594318,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847119475&doi=10.1109%2fMWSCAS.2005.1594318&partnerID=40&md5=525d997b1b70e47360f15a59beef376e",Conference Paper,Scopus,2-s2.0-33847119475
"Yang, L.T., Becker, J., Imai, M., Salcic, Z., Frank, S., Giorgi, R., Hassan, H., John, E., Kim, S.W., Vemuru, S.R., Arabnia, H.R., Bartolini, S., Bechini, A., De Bosschere, K., Dominguez, C., Eeckhout, L., Eom, D.-S., Foglia, P., Gaydadjiev, G.N., Guo, M., Han, H., Kato, H., Kerboeuf, M., Kermarrec, Y., Khatri, A., Khemaissia, S., Legrand, J., Li, K.-C., Lopez, P., Martinelli, E., Martinez, J.-M., McDonald-Maier, K.D., Nana, L., Navet, N., Nolin, M., Paek, Y., Park, J.H., Plassart, L., Podesta, R., Prete, A., Sastry, S., Shrikumar, H., Singhoff, F., Steger, C., Vareille, J., Wong, S., Yim, K.S., Zhang, W., Zhang, X.","Message from ESA-05 chairs",2005,"Proceedings of the 2005 International Conference on Embedded Systems and Applications, ESA'05",,,,"","",3,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-60749085689&partnerID=40&md5=9e549a2149df45d67c7ff9e9c48170f4",Editorial,Scopus,2-s2.0-60749085689
"Elkammar, A., Vemuru, S., Scheinberg, N.","A bus encoding scheme to reduce power consuming signal transitions",2004,"Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04",,,,"12","17",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-12744278481&partnerID=40&md5=717bde0ec4b94591af5439a921bd55cd",Conference Paper,Scopus,2-s2.0-12744278481
"Vemuru, S.R.","Simultaneous Switching Noise Estimation Including the Effects of the Driving Transistor Gate-Source Capacitance",2003,"Proceedings of the International Conference on VLSI",,,,"373","378",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642409461&partnerID=40&md5=407e18dc0ffdcdfee1da8e753539b78b",Conference Paper,Scopus,2-s2.0-1642409461
"Bird, N., Miller, E., Pfeiffer, P., Vemuru, S.","Channel Routing with Crosstalk Consideration",2003,"Proceedings of the International Conference on VLSI",,,,"119","124",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1642364137&partnerID=40&md5=296fdba59dc17bf6d072b72dee222d18",Conference Paper,Scopus,2-s2.0-1642364137
"Elkammar, A.N., Vemuru, S.R.","Scaling of serially-connected MOS transistors with constant area constraint",2002,"Midwest Symposium on Circuits and Systems","1",,,"I515","I518",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036979540&partnerID=40&md5=f4adef5983f8fbd3b72d1df1dd038c70",Conference Paper,Scopus,2-s2.0-0036979540
"Vemuru, S.R.","Effects of simultaneous switching noise on the tapered buffer design",1997,"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","5","3",,"290","300",,30,10.1109/92.609872,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0031233443&doi=10.1109%2f92.609872&partnerID=40&md5=c4877a99959c1a4ffe262c1b3f517287",Article,Scopus,2-s2.0-0031233443
"Vemuru, Srinivasa R.","SSN effects on tapered buffers",1996,"Midwest Symposium on Circuits and Systems","1",,,"25","28",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030354895&partnerID=40&md5=e781bd153d794ce9466321233c874c31",Conference Paper,Scopus,2-s2.0-0030354895
"Vemuru, S.R.","Accurate simultaneous switching noise estimation including velocity-saturation effects",1996,"IEEE Transactions on Components Packaging and Manufacturing Technology Part B","19","2",,"344","349",,31,10.1109/96.496038,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0030142921&doi=10.1109%2f96.496038&partnerID=40&md5=ad8681a561e4c3e17effe551d036acf9",Article,Scopus,2-s2.0-0030142921
"Vemuru, Srinivasa R.","TTL-CMOS input buffers with no static power dissipation",1996,"Proceedings - IEEE International Symposium on Circuits and Systems","4",,,"201","204",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029699418&partnerID=40&md5=f7ba3d00f68857c9da603652f1a73e9a",Conference Paper,Scopus,2-s2.0-0029699418
"Vemuru, Srinivasa R.","Simultaneous switching noise estimation for ASICs",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"7","10",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029530521&partnerID=40&md5=130419c9120f55f47e50fcfd85d8271f",Conference Paper,Scopus,2-s2.0-0029530521
"Vemuru, Srinivasa R.","Split inherent-capacitive load buffer",1995,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit",,,,"45","48",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029507707&partnerID=40&md5=9fa47d45a40a0db2088de3e7d1c449cb",Conference Paper,Scopus,2-s2.0-0029507707
"Vemuru, S.R.","Split inherent-capacitive load model for CMOS buffer design",1995,"International Journal of Electronics","78","2",,"359","365",,1,10.1080/00207219508926169,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0029252646&doi=10.1080%2f00207219508926169&partnerID=40&md5=569b79fb0ff576b3f6980fe8e2e26b3a",Article,Scopus,2-s2.0-0029252646
"Vemuru, Srinivasa R.","Scaling of serially-connected MOSFET chains",1994,"Proceedings of the IEEE Great Lakes Symposium on VLSI",,,,"200","203",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028748169&partnerID=40&md5=d5ea3ac59d1bb19bae2e8a2843ab3f1a",Conference Paper,Scopus,2-s2.0-0028748169
"Vemuru, S.R., Scheinberg, N.","Short-Circuit Power Dissipation Estimation for CMOS Logic Gates",1994,"IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications","41","11",,"762","765",,44,10.1109/81.331533,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0028550055&doi=10.1109%2f81.331533&partnerID=40&md5=fad7073d985a762a44de882b6fb84606",Article,Scopus,2-s2.0-0028550055
"Vemuru, Srinivasa R., Scheinberg, Norman, Smith, Edwyn D.","Transition time formulae for buffer circuits",1993,"Midwest Symposium on Circuits and Systems","2",,,"883","886",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027757236&partnerID=40&md5=4677b4b5939925fa1e227d43a2ac4adb",Conference Paper,Scopus,2-s2.0-0027757236
"Vemuru, Srinivasa, Scheinberg, Norman, Smith, Edwyn","Short-circuit power dissipation formulae for CMOS gates",1993,"Proceedings - IEEE International Symposium on Circuits and Systems","2",,,"1333","1335",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027237993&partnerID=40&md5=3e095e83984256e410cdcdceb17b4d82",Conference Paper,Scopus,2-s2.0-0027237993
"Vemuru, S.R.","Layout comparison of MOSFETs with large W/L ratios",1992,"Electronics Letters","28","25",,"2327","2329",,13,10.1049/el:19921498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0027111091&doi=10.1049%2fel%3a19921498&partnerID=40&md5=dafff47f222f68fc50247a7410edb545",Article,Scopus,2-s2.0-0027111091
"Vemuru, Srinivasa R., Thorbjornsen, Arthur R.","Delay-modeling of NAND gates",1991,"Midwest Symposium on Circuits and Systems","2",,,"922","925",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026369547&partnerID=40&md5=becd38ddc672aeeafd5c47593812ac61",Conference Paper,Scopus,2-s2.0-0026369547
"Vemuru, Srinivasa R., Smith, Edwyn D.","Variable taper CMOS buffer design",1991,"Proceedings Ninth Biennial University/Government/Industry Microelectronics Symposium",,,,"179","184",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026382752&partnerID=40&md5=0424c8471b291bf1d79e6bbfbc2db0ba",Conference Paper,Scopus,2-s2.0-0026382752
"Vemuru, S.R., Thorbiornsen, A.R.","Variable-Taper CMOS Buffer",1991,"IEEE Journal of Solid-State Circuits","26","9",,"1265","1269",,31,10.1109/4.84943,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0026219956&doi=10.1109%2f4.84943&partnerID=40&md5=92b4db44d6ae23ee4c8ad42d0618a8f2",Article,Scopus,2-s2.0-0026219956
"Vemuru, Srinivasa R., Thorbjornsen, Arthur R.","A model for delay evaluation of a CMOS inverter",1990,"Proceedings - IEEE International Symposium on Circuits and Systems","1",,,"89","92",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025628904&partnerID=40&md5=079166668c57a5b871a67866ed4a8178",Conference Paper,Scopus,2-s2.0-0025628904
"Vemuru, Srinivasa R., Thorbjornsen, Arthur R.","A CMOS inverter model for propagation delay evaluation",1990,"Midwest Symposium on Circuits and Systems",,,,"563","566",,1,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0025598739&partnerID=40&md5=e8b3b93830e8407aed76ff51c3a5c174",Conference Paper,Scopus,2-s2.0-0025598739
