synthesis:  version Diamond (64-bit) 3.14.0.75.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.
Mon Jun 16 21:10:00 2025


Command Line:  synthesis -f aula1_RAM_ROM_impl1_lattice.synproj -gui 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA256.
The -d option is LFE5U-45F.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-45F

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = rw_16x8_sync.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/RTL_FPGA/SD3 (searchpath added)
-p C:/lscc/diamond/3.14/ispfpga/sa5p00/data (searchpath added)
-p D:/RTL_FPGA/SD3/impl1 (searchpath added)
-p D:/RTL_FPGA/SD3 (searchpath added)
Verilog design file = D:/RTL_FPGA/SD3/ram_168.v
NGD file = aula1_RAM_ROM_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/rtl_fpga/sd3/ram_168.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.14/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): rw_16x8_sync
INFO - synthesis: d:/rtl_fpga/sd3/ram_168.v(1): compiling module rw_16x8_sync. VERI-1018
WARNING - synthesis: d:/rtl_fpga/sd3/ram_168.v(21): expression size 16 truncated to fit in target size 8. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Top-level module name = rw_16x8_sync.
WARNING - synthesis: I/O Port address[3] 's net has no driver and is unused.



######## Found 1 RTL RAMs in the design.
######## Mapping RTL RAM n62 to 2 Distributed blocks in SINGLE_PORT Mode

WARNING - synthesis: I/O Port address[3] 's net has no driver and is unused.
GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in rw_16x8_sync_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'address[3]' has no load.
WARNING - synthesis: input pad net 'address[3]' has no legal load.
WARNING - synthesis: logical net 'GND_net' has no load.
WARNING - synthesis: DRC complete with 3 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file aula1_RAM_ROM_impl1.ngd.

################### Begin Area Report (rw_16x8_sync)######################
Number of register bits => 8 of 44439 (0 % )
FD1P3AX => 8
GSR => 1
IB => 13
LUT4 => 1
OB => 8
SPR16X4C => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : Clock_c, loads : 10
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : Clock_c_enable_8, loads : 8
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : Clock_c_enable_8, loads : 8
  Net : WE_c, loads : 3
  Net : address_c_2, loads : 2
  Net : address_c_1, loads : 2
  Net : address_c_0, loads : 2
  Net : data_out_c_7, loads : 1
  Net : data_out_c_6, loads : 1
  Net : data_out_c_5, loads : 1
  Net : data_out_c_4, loads : 1
  Net : data_out_c_3, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets Clock_c]                 |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 87.730  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.828  secs
--------------------------------------------------------------
