22:44:28 INFO  : Registering command handlers for SDK TCF services
22:44:29 INFO  : Launching XSCT server: xsct.bat -interactive G:\Git\fpgaLearning\Neptune\vivado2018\INTR_SD\INTR_SD\INTR_SD.sdk\temp_xsdb_launch_script.tcl
22:44:32 INFO  : XSCT server has started successfully.
22:44:32 INFO  : Successfully done setting XSCT server connection channel  
22:44:33 INFO  : Successfully done setting SDK workspace  
22:44:33 INFO  : Processing command line option -hwspec G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper.hdf.
22:51:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1' command is executed.
22:51:10 INFO  : 'fpga -state' command is executed.
22:51:12 INFO  : Memory regions updated for context APU
22:51:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:36 INFO  : Jtag cable 'Digilent JTAG-SMT3 210357A7D00EA' is selected.
22:51:36 INFO  : 'jtag frequency' command is executed.
22:51:36 INFO  : Sourcing of 'G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:51:36 INFO  : Context for 'APU' is selected.
22:51:36 INFO  : System reset is completed.
22:51:39 INFO  : 'after 3000' command is executed.
22:51:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1' command is executed.
22:51:42 INFO  : FPGA configured successfully with bitstream "G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/intr_sd_wrapper.bit"
22:51:42 INFO  : Context for 'APU' is selected.
22:51:42 INFO  : Hardware design information is loaded from 'G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/system.hdf'.
22:51:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:42 INFO  : Context for 'APU' is selected.
22:51:43 INFO  : 'ps7_init' command is executed.
22:51:43 INFO  : 'ps7_post_config' command is executed.
22:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:43 INFO  : The application 'G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd/Debug/intr_sd.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA" && level==0} -index 1
fpga -file G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/intr_sd_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
loadhw -hw G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
dow G:/Git/fpgaLearning/Neptune/vivado2018/INTR_SD/INTR_SD/INTR_SD.sdk/intr_sd/Debug/intr_sd.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:43 INFO  : Memory regions updated for context APU
22:51:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:43 INFO  : 'con' command is executed.
22:51:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT3 210357A7D00EA"} -index 0
con
----------------End of Script----------------

22:51:43 INFO  : Launch script is exported to file 'G:\Git\fpgaLearning\Neptune\vivado2018\INTR_SD\INTR_SD\INTR_SD.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_intr_sd.elf_on_local.tcl'
22:54:50 INFO  : Refreshed build settings on project intr_sd
23:04:24 INFO  : Invoking Bootgen: bootgen -image output.bif -arch zynq -o G:\Git\fpgaLearning\Neptune\vivado2018\INTR_SD\INTR_SD\output\BOOT.bin
23:04:24 INFO  : Creating new bif file G:\Git\fpgaLearning\Neptune\vivado2018\INTR_SD\INTR_SD\output\output.bif
23:04:28 INFO  : Bootgen command execution is done.
23:06:53 INFO  : Disconnected from the channel tcfchan#1.
