;redcode
;assert 1
	SPL 0, <925
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD #484, @0
	SUB -0, <0
	SUB -0, <0
	SUB #2, -1
	SUB 12, @10
	SUB 2, <10
	SUB 12, @10
	SUB -0, <0
	SUB #2, @3
	SLT 102, 10
	SUB #2, @3
	SUB #482, 0
	SUB 210, @10
	SUB #2, @3
	CMP #72, @201
	DJN -1, @-20
	CMP #72, @201
	SLT 20, @12
	SLT 102, 10
	CMP #2, -1
	SUB #2, -1
	SUB #7, -92
	JMP 712, <10
	JMP 712, <10
	SUB -0, 2
	CMP @-137, 600
	SUB @100, 10
	SLT 20, @12
	SLT 20, @12
	SUB @121, 103
	ADD #300, 90
	SLT 102, 10
	SLT 0, 101
	CMP #72, @-205
	SLT 102, 10
	SLT 102, 10
	CMP #72, @-205
	MOV -7, <-20
	SPL 0, <925
	CMP -207, <-120
	SPL -48, @700
	SPL 0, <925
	MOV -1, <-20
	SUB #0, -92
	SLT 0, 101
	DJN -1, @-20
	SUB -28, @109
