#include "Vtb_bpu.h"
#include "verilated.h"
#include "verilated_vcd_c.h"
#include <cassert>
#include <iostream>

const int INSTR_PER_FETCH = 4;
void tick(Vtb_bpu *top, int cnt = 1) {
  while (cnt--) {
    top->clk_i = 0;
    top->eval();
    top->clk_i = 1;
    top->eval();
  }
}

void reset(Vtb_bpu *top) {
  top->rst_i = 1;
  top->ifu_ready_i = 1;
  top->ifu_valid_i = 1;
  top->update_valid_i = 0;
  top->update_pc_i = 0;
  top->update_is_cond_i = 0;
  top->update_taken_i = 0;
  top->update_target_i = 0;
  top->update_is_call_i = 0;
  top->update_is_ret_i = 0;
  top->pc_i = 0x80000000;
  tick(top, 5);
  top->rst_i = 0;
  tick(top, 1);
}

static void expect_not_taken(Vtb_bpu *top, uint32_t pc) {
  top->pc_i = pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 0);
  assert(top->npc_o == pc + 16);
}

static void train(Vtb_bpu *top, uint32_t pc, bool is_cond, bool taken,
                  uint32_t target, bool is_call = false, bool is_ret = false) {
  top->update_valid_i = 1;
  top->update_pc_i = pc;
  top->update_is_cond_i = is_cond ? 1 : 0;
  top->update_taken_i = taken ? 1 : 0;
  top->update_target_i = target;
  top->update_is_call_i = is_call ? 1 : 0;
  top->update_is_ret_i = is_ret ? 1 : 0;
  tick(top, 1);
  top->update_valid_i = 0;
  top->update_is_call_i = 0;
  top->update_is_ret_i = 0;
}

int main(int argc, char **argv) {
  Verilated::commandArgs(argc, argv);
  Vtb_bpu *top = new Vtb_bpu;
  reset(top);

  // 1) Cold start: default not-taken.
  expect_not_taken(top, 0x80000000);

  // 1.1) Unaligned fetch-group base must still advance by FETCH_WIDTH
  // (not by align_group(pc) + FETCH_WIDTH), otherwise frontend may refetch
  // overlapping instructions after redirect.
  expect_not_taken(top, 0x80000114);

  // 1.2) For unaligned fetch base, prediction slot index is relative to fetch pc.
  // Train a JAL at 0x80000084 (aligned-group slot1). Fetch at 0x84 should see
  // it as local slot0; fetch at 0x88 must not see this branch in-window.
  const uint32_t jal_pc = 0x80000084;
  const uint32_t jal_target = 0x80000028;
  train(top, jal_pc, false, true, jal_target);

  top->pc_i = jal_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->npc_o == jal_target);

  top->pc_i = 0x80000088;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 0);
  assert(top->npc_o == 0x80000098);

  // 2) Train conditional branch as taken, expect taken prediction.
  // group pc = 0x80000040, branch pc = +8 => slot2.
  const uint32_t group_pc = 0x80000040;
  const uint32_t br_pc = group_pc + 8;
  const uint32_t br_target = 0x80000100;

  train(top, br_pc, true, true, br_target);
  train(top, br_pc, true, true, br_target); // drive counter to strongly taken

  top->pc_i = group_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 2);
  assert(top->pred_slot_target_o == br_target);
  assert(top->npc_o == br_target);

  // 3) Hysteresis: one not-taken keeps prediction taken, second flips to NT.
  train(top, br_pc, true, false, br_target);
  top->pc_i = group_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->npc_o == br_target);

  train(top, br_pc, true, false, br_target);
  expect_not_taken(top, group_pc);

  // 4) Window-aware arbitration: if multiple taken branches are in one fetch
  // window, predictor must choose the earliest slot in window.
  const uint32_t win_base = 0x80000100;
  const uint32_t early_br_pc = win_base + 4;   // slot1
  const uint32_t late_br_pc = win_base + 12;   // slot3
  const uint32_t early_target = 0x80001000;
  const uint32_t late_target = 0x80002000;

  // Train both as strongly-taken.
  train(top, early_br_pc, true, true, early_target);
  train(top, early_br_pc, true, true, early_target);
  train(top, late_br_pc, true, true, late_target);
  train(top, late_br_pc, true, true, late_target);

  // Base window: [base+0, +4, +8, +12], earliest taken is slot1.
  top->pc_i = win_base;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 1);
  assert(top->pred_slot_target_o == early_target);
  assert(top->npc_o == early_target);

  // Unaligned base window: [base+4, +8, +12, +16], earliest taken is now slot0.
  top->pc_i = win_base + 4;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == early_target);
  assert(top->npc_o == early_target);

  // 5) Speculative call->return:
  // Call prediction pushes RAS on next cycle, so following return should use it.
  reset(top);
  const uint32_t ret_pc = 0x80000300;
  const uint32_t ret_btb_target = 0x90000000;
  const uint32_t call_pc = 0x80000220;
  const uint32_t call_target = 0x80001000;

  train(top, ret_pc, false, true, ret_btb_target, false, true);
  train(top, call_pc, false, true, call_target, true, false);

  top->pc_i = call_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == call_target);
  assert(top->npc_o == call_target);

  top->pc_i = ret_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == call_pc + 4);
  assert(top->npc_o == call_pc + 4);

  // 6) Return underflow fallback:
  // The previous return prediction pops speculative RAS on next cycle.
  top->pc_i = ret_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == ret_btb_target);
  assert(top->npc_o == ret_btb_target);

  // 7) Nested call/return should follow LIFO order.
  reset(top);
  const uint32_t ret2_pc = 0x80000320;
  const uint32_t ret2_btb_target = 0x90000020;
  const uint32_t call_a_pc = 0x80000440;
  const uint32_t call_b_pc = 0x80000460;

  train(top, ret2_pc, false, true, ret2_btb_target, false, true);
  train(top, call_a_pc, false, true, 0x80002000, true, false);
  train(top, call_b_pc, false, true, 0x80003000, true, false);

  top->pc_i = call_a_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == 0x80002000);
  assert(top->npc_o == 0x80002000);

  top->pc_i = call_b_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == 0x80003000);
  assert(top->npc_o == 0x80003000);

  top->pc_i = ret2_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == call_b_pc + 4);
  assert(top->npc_o == call_b_pc + 4);

  top->pc_i = ret2_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == call_a_pc + 4);
  assert(top->npc_o == call_a_pc + 4);

  // 8) Optimistic return policy:
  // Return prediction prioritizes live RAS top over stale BTB return target.
  reset(top);
  const uint32_t stale_call_pc = 0x80000500;
  const uint32_t stale_ret_pc = 0x80000520;
  const uint32_t stale_ret_btb_target = 0x80000540;
  const uint32_t later_call_pc = 0x80000580;

  train(top, stale_ret_pc, false, true, stale_ret_btb_target, false, true);
  train(top, stale_call_pc, false, true, 0x80003000, true, false);
  train(top, later_call_pc, false, true, 0x80004000, true, false);

  top->pc_i = stale_call_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == 0x80003000);

  top->pc_i = later_call_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == 0x80004000);

  top->pc_i = stale_ret_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == later_call_pc + 4);
  assert(top->npc_o == later_call_pc + 4);

  // 9) Empty-RAS fallback then speculative override.
  reset(top);
  const uint32_t spec_call_pc = 0x80000600;
  const uint32_t spec_ret_pc = 0x80000640;
  const uint32_t spec_ret_btb_target = 0x90000640;

  train(top, spec_call_pc, false, true, 0x80006000, true, false);
  train(top, spec_ret_pc, false, true, spec_ret_btb_target, false, true);

  top->pc_i = spec_ret_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == spec_ret_btb_target);
  assert(top->npc_o == spec_ret_btb_target);

  top->pc_i = spec_call_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == 0x80006000);

  top->pc_i = spec_ret_pc;
  tick(top, 1);
  assert(top->pred_slot_valid_o == 1);
  assert(top->pred_slot_idx_o == 0);
  assert(top->pred_slot_target_o == spec_call_pc + 4);
  assert(top->npc_o == spec_call_pc + 4);

  std::cout << "--- [PASSED] All checks passed successfully! ---" << std::endl;
  delete top;
  return 0;
}
