Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Apr 14 15:53:05 2018
| Host         : Harish running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file reaction_timer_top_timing_summary_routed.rpt -rpx reaction_timer_top_timing_summary_routed.rpx -warn_on_violation
| Design       : reaction_timer_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLOCK_1HZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: CLOCK_1kHZ_GENERATOR/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DEBOUNCE_RESTRT_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GAME_FSM/clear_display_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: GAME_FSM/display_data_type_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: GAME_FSM/display_data_type_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 153 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.552        0.000                      0                  507        0.173        0.000                      0                  507        4.500        0.000                       0                   277  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.552        0.000                      0                  507        0.173        0.000                      0                  507        4.500        0.000                       0                   277  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.552ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_data_type_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 0.952ns (18.181%)  route 4.284ns (81.819%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.743    10.317    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X61Y18         FDRE                                         r  GAME_FSM/display_data_type_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.508    14.849    GAME_FSM/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  GAME_FSM/display_data_type_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X61Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.869    GAME_FSM/display_data_type_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -10.317    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.952ns (18.463%)  route 4.204ns (81.537%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.663    10.237    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[5]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.873    GAME_FSM/display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.952ns (18.463%)  route 4.204ns (81.537%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.663    10.237    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[6]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.873    GAME_FSM/display_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.952ns (18.463%)  route 4.204ns (81.537%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.663    10.237    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[7]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.873    GAME_FSM/display_value_reg[7]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.952ns (18.463%)  route 4.204ns (81.537%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.663    10.237    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.512    14.853    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y16         FDRE                                         r  GAME_FSM/display_value_reg[9]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X62Y16         FDRE (Setup_fdre_C_CE)      -0.205    14.873    GAME_FSM/display_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/best_reaction_time_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.952ns (19.781%)  route 3.861ns (80.219%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 r  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 r  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          0.916     8.829    GAME_FSM/shift_reg_reg[3]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.953 r  GAME_FSM/best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.940     9.893    GAME_FSM/best_reaction_time[12]_i_1_n_0
    SLICE_X60Y14         FDSE                                         r  GAME_FSM/best_reaction_time_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513    14.854    GAME_FSM/clk_IBUF_BUFG
    SLICE_X60Y14         FDSE                                         r  GAME_FSM/best_reaction_time_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDSE (Setup_fdse_C_S)       -0.524    14.555    GAME_FSM/best_reaction_time_reg[0]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.662ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/best_reaction_time_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.813ns  (logic 0.952ns (19.781%)  route 3.861ns (80.219%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 r  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 r  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 r  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          0.916     8.829    GAME_FSM/shift_reg_reg[3]
    SLICE_X60Y17         LUT2 (Prop_lut2_I1_O)        0.124     8.953 r  GAME_FSM/best_reaction_time[12]_i_1/O
                         net (fo=14, routed)          0.940     9.893    GAME_FSM/best_reaction_time[12]_i_1_n_0
    SLICE_X60Y14         FDSE                                         r  GAME_FSM/best_reaction_time_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513    14.854    GAME_FSM/clk_IBUF_BUFG
    SLICE_X60Y14         FDSE                                         r  GAME_FSM/best_reaction_time_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X60Y14         FDSE (Setup_fdse_C_S)       -0.524    14.555    GAME_FSM/best_reaction_time_reg[1]
  -------------------------------------------------------------------
                         required time                         14.555    
                         arrival time                          -9.893    
  -------------------------------------------------------------------
                         slack                                  4.662    

Slack (MET) :             4.663ns  (required time - arrival time)
  Source:                 GAME_FSM/random_trigger_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/trigger_led_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.066ns (40.318%)  route 3.058ns (59.682%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.563     5.084    GAME_FSM/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  GAME_FSM/random_trigger_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y16         FDRE (Prop_fdre_C_Q)         0.518     5.602 r  GAME_FSM/random_trigger_time_reg[1]/Q
                         net (fo=1, routed)           0.945     6.548    TRIGGER_COUNTER/Q[1]
    SLICE_X53Y16         LUT6 (Prop_lut6_I3_O)        0.124     6.672 r  TRIGGER_COUNTER/next_state1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.672    GAME_FSM/S[0]
    SLICE_X53Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.204 r  GAME_FSM/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.204    GAME_FSM/next_state1_carry_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.475 r  GAME_FSM/next_state1_carry__0/CO[0]
                         net (fo=3, routed)           0.960     8.435    TRIGGER_COUNTER/CO[0]
    SLICE_X57Y17         LUT4 (Prop_lut4_I0_O)        0.373     8.808 r  TRIGGER_COUNTER/trigger_led_i_4/O
                         net (fo=2, routed)           0.523     9.331    GAME_FSM/next_state0
    SLICE_X58Y17         LUT6 (Prop_lut6_I3_O)        0.124     9.455 r  GAME_FSM/trigger_led_i_3/O
                         net (fo=1, routed)           0.161     9.616    GAME_FSM/trigger_led_i_3_n_0
    SLICE_X58Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.740 r  GAME_FSM/trigger_led_i_1/O
                         net (fo=1, routed)           0.469    10.209    GAME_FSM/trigger_led1_out
    SLICE_X63Y17         FDRE                                         r  GAME_FSM/trigger_led_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.511    14.852    GAME_FSM/clk_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  GAME_FSM/trigger_led_reg/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X63Y17         FDRE (Setup_fdre_C_CE)      -0.205    14.872    GAME_FSM/trigger_led_reg
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.663    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.978%)  route 4.064ns (81.022%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.523    10.097    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  GAME_FSM/display_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513    14.854    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  GAME_FSM/display_value_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.874    GAME_FSM/display_value_reg[0]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.777    

Slack (MET) :             4.777ns  (required time - arrival time)
  Source:                 DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 0.952ns (18.978%)  route 4.064ns (81.022%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.559     5.080    DEBOUNCE_RESTRT_BTN/clk_IBUF_BUFG
    SLICE_X53Y19         FDRE                                         r  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  DEBOUNCE_RESTRT_BTN/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.787     6.323    DEBOUNCE_RESTRT_BTN/shift_reg_reg_n_0_[6]
    SLICE_X53Y19         LUT4 (Prop_lut4_I1_O)        0.124     6.447 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9/O
                         net (fo=1, routed)           0.433     6.880    DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_9_n_0
    SLICE_X53Y19         LUT5 (Prop_lut5_I3_O)        0.124     7.004 f  DEBOUNCE_RESTRT_BTN/FSM_sequential_next_state[2]_i_4/O
                         net (fo=4, routed)           0.785     7.789    DEBOUNCE_RESTRT_BTN/best_reaction_time1
    SLICE_X56Y19         LUT2 (Prop_lut2_I0_O)        0.124     7.913 f  DEBOUNCE_RESTRT_BTN/display_value[13]_i_4/O
                         net (fo=12, routed)          1.537     9.450    GAME_FSM/shift_reg_reg[3]
    SLICE_X58Y14         LUT4 (Prop_lut4_I3_O)        0.124     9.574 r  GAME_FSM/display_value[13]_i_1/O
                         net (fo=16, routed)          0.523    10.097    GAME_FSM/display_value[13]_i_1_n_0
    SLICE_X62Y15         FDRE                                         r  GAME_FSM/display_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         1.513    14.854    GAME_FSM/clk_IBUF_BUFG
    SLICE_X62Y15         FDRE                                         r  GAME_FSM/display_value_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X62Y15         FDRE (Setup_fdre_C_CE)      -0.205    14.874    GAME_FSM/display_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.874    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                  4.777    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 DEBOUNCE_READY_BTN/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_READY_BTN/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.273%)  route 0.151ns (51.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.561     1.444    DEBOUNCE_READY_BTN/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  DEBOUNCE_READY_BTN/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  DEBOUNCE_READY_BTN/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.151     1.736    DEBOUNCE_READY_BTN/shift_reg_reg_n_0_[0]
    SLICE_X50Y17         FDRE                                         r  DEBOUNCE_READY_BTN/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.829     1.956    DEBOUNCE_READY_BTN/clk_IBUF_BUFG
    SLICE_X50Y17         FDRE                                         r  DEBOUNCE_READY_BTN/shift_reg_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X50Y17         FDRE (Hold_fdre_C_D)         0.085     1.563    DEBOUNCE_READY_BTN/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/random_trigger_time_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.144%)  route 0.110ns (43.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.561     1.444    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X51Y16         FDRE                                         r  RAND_NUM_GEN/random_number_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y16         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RAND_NUM_GEN/random_number_reg[12]/Q
                         net (fo=2, routed)           0.110     1.695    GAME_FSM/random_number_reg[13][12]
    SLICE_X52Y17         FDRE                                         r  GAME_FSM/random_trigger_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.829     1.956    GAME_FSM/clk_IBUF_BUFG
    SLICE_X52Y17         FDRE                                         r  GAME_FSM/random_trigger_time_reg[12]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X52Y17         FDRE (Hold_fdre_C_D)         0.059     1.516    GAME_FSM/random_trigger_time_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/random_trigger_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.684%)  route 0.120ns (42.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  RAND_NUM_GEN/random_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[4]/Q
                         net (fo=2, routed)           0.120     1.729    GAME_FSM/random_number_reg[13][4]
    SLICE_X52Y16         FDRE                                         r  GAME_FSM/random_trigger_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.830     1.957    GAME_FSM/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  GAME_FSM/random_trigger_time_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X52Y16         FDRE (Hold_fdre_C_D)         0.076     1.534    GAME_FSM/random_trigger_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 GAME_FSM/best_reaction_time_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.533%)  route 0.116ns (38.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.589     1.472    GAME_FSM/clk_IBUF_BUFG
    SLICE_X61Y16         FDSE                                         r  GAME_FSM/best_reaction_time_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  GAME_FSM/best_reaction_time_reg[8]/Q
                         net (fo=3, routed)           0.116     1.729    DELAY_COUNTER/best_reaction_time_reg[8]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.774 r  DELAY_COUNTER/display_value[8]_i_1/O
                         net (fo=1, routed)           0.000     1.774    GAME_FSM/count_reg[1][8]
    SLICE_X61Y17         FDRE                                         r  GAME_FSM/display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.856     1.983    GAME_FSM/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  GAME_FSM/display_value_reg[8]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.092     1.577    GAME_FSM/display_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 GAME_FSM/best_reaction_time_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.696%)  route 0.095ns (31.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.588     1.471    GAME_FSM/clk_IBUF_BUFG
    SLICE_X60Y17         FDRE                                         r  GAME_FSM/best_reaction_time_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  GAME_FSM/best_reaction_time_reg[12]/Q
                         net (fo=3, routed)           0.095     1.730    DELAY_COUNTER/best_reaction_time_reg[12]
    SLICE_X61Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.775 r  DELAY_COUNTER/display_value[12]_i_1/O
                         net (fo=1, routed)           0.000     1.775    GAME_FSM/count_reg[1][12]
    SLICE_X61Y17         FDRE                                         r  GAME_FSM/display_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.856     1.983    GAME_FSM/clk_IBUF_BUFG
    SLICE_X61Y17         FDRE                                         r  GAME_FSM/display_value_reg[12]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X61Y17         FDRE (Hold_fdre_C_D)         0.092     1.576    GAME_FSM/display_value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.561     1.444    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X50Y16         FDSE                                         r  RAND_NUM_GEN/random_number_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y16         FDSE (Prop_fdse_C_Q)         0.164     1.608 r  RAND_NUM_GEN/random_number_reg[10]/Q
                         net (fo=2, routed)           0.122     1.730    RAND_NUM_GEN/Q[10]
    SLICE_X51Y16         FDSE                                         r  RAND_NUM_GEN/random_number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.830     1.957    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X51Y16         FDSE                                         r  RAND_NUM_GEN/random_number_reg[9]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X51Y16         FDSE (Hold_fdse_C_D)         0.072     1.529    RAND_NUM_GEN/random_number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/random_trigger_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  RAND_NUM_GEN/random_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  RAND_NUM_GEN/random_number_reg[2]/Q
                         net (fo=3, routed)           0.127     1.736    GAME_FSM/random_number_reg[13][2]
    SLICE_X53Y15         FDRE                                         r  GAME_FSM/random_trigger_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.831     1.958    GAME_FSM/clk_IBUF_BUFG
    SLICE_X53Y15         FDRE                                         r  GAME_FSM/random_trigger_time_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X53Y15         FDRE (Hold_fdre_C_D)         0.070     1.528    GAME_FSM/random_trigger_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.556     1.439    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/divided_clk_reg/Q
                         net (fo=4, routed)           0.139     1.719    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/divided_clk
    SLICE_X55Y21         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.825     1.952    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.066     1.505    DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 RAND_NUM_GEN/random_number_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RAND_NUM_GEN/random_number_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.124%)  route 0.090ns (26.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.562     1.445    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X52Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDSE (Prop_fdse_C_Q)         0.148     1.593 r  RAND_NUM_GEN/random_number_reg[1]/Q
                         net (fo=3, routed)           0.090     1.684    RAND_NUM_GEN/Q[1]
    SLICE_X52Y15         LUT4 (Prop_lut4_I1_O)        0.098     1.782 r  RAND_NUM_GEN/random_number0/O
                         net (fo=1, routed)           0.000     1.782    RAND_NUM_GEN/random_number0_n_0
    SLICE_X52Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.831     1.958    RAND_NUM_GEN/clk_IBUF_BUFG
    SLICE_X52Y15         FDSE                                         r  RAND_NUM_GEN/random_number_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X52Y15         FDSE (Hold_fdse_C_D)         0.120     1.565    RAND_NUM_GEN/random_number_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 GAME_FSM/best_reaction_time_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GAME_FSM/display_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.588     1.471    GAME_FSM/clk_IBUF_BUFG
    SLICE_X60Y17         FDSE                                         r  GAME_FSM/best_reaction_time_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDSE (Prop_fdse_C_Q)         0.164     1.635 r  GAME_FSM/best_reaction_time_reg[13]/Q
                         net (fo=3, routed)           0.153     1.788    DELAY_COUNTER/best_reaction_time_reg[13]
    SLICE_X60Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  DELAY_COUNTER/display_value[13]_i_2/O
                         net (fo=1, routed)           0.000     1.833    GAME_FSM/count_reg[1][13]
    SLICE_X60Y18         FDRE                                         r  GAME_FSM/display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=276, routed)         0.855     1.982    GAME_FSM/clk_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  GAME_FSM/display_value_reg[13]/C
                         clock pessimism             -0.498     1.484    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.120     1.604    GAME_FSM/display_value_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   CLOCK_1HZ_GENERATOR/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   CLOCK_1HZ_GENERATOR/counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   CLOCK_1HZ_GENERATOR/counter_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[32]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[33]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[34]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   CLOCK_1HZ_GENERATOR/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y14   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y11   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   CLOCK_1HZ_GENERATOR/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[33]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y19   CLOCK_1HZ_GENERATOR/counter_reg[34]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   CLOCK_1HZ_GENERATOR/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   CLOCK_1HZ_GENERATOR/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y19   DEBOUNCE_READY_BTN/DEBOUNCE_CLOCK/counter_reg[33]/C



