Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 15 20:27:32 2023
| Host         : lab running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             183 |           74 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal  |             Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+---------------------------------------+------------------+------------------+----------------+--------------+
|  gclk_IBUF_BUFG | keyscan/R2_i_1_n_0                    | btn_IBUF[0]      |                1 |              1 |         1.00 |
|  gclk_IBUF_BUFG | keyscan/R3_i_1_n_0                    | btn_IBUF[0]      |                1 |              1 |         1.00 |
|  gclk_IBUF_BUFG | keyscan/R1_i_1_n_0                    | btn_IBUF[0]      |                1 |              1 |         1.00 |
|  gclk_IBUF_BUFG | keyscan/R4_i_1_n_0                    | btn_IBUF[0]      |                1 |              1 |         1.00 |
|  gclk_IBUF_BUFG | lcdpluse/i2c_master/E[0]              | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  gclk_IBUF_BUFG | lcdpluse/E[0]                         | btn_IBUF[0]      |                3 |              4 |         1.33 |
|  gclk_IBUF_BUFG | keyscan/result_int[3]_i_1_n_0         | btn_IBUF[0]      |                2 |              4 |         2.00 |
|  gclk_IBUF_BUFG | digit[3]_i_1_n_0                      | btn_IBUF[0]      |                1 |              4 |         4.00 |
|  gclk_IBUF_BUFG |                                       | btn_IBUF[0]      |                5 |              5 |         1.00 |
|  gclk_IBUF_BUFG | lcdpluse/i2c_master/bitcnt[4]_i_1_n_0 | btn_IBUF[0]      |                3 |              5 |         1.67 |
|  gclk_IBUF_BUFG | keyscan/E[0]                          | btn_IBUF[0]      |                3 |              5 |         1.67 |
|  gclk_IBUF_BUFG | keyscan/state_reg[2]_3[0]             | btn_IBUF[0]      |                2 |              6 |         3.00 |
|  gclk_IBUF_BUFG | keyscan/state_reg[1][0]               | btn_IBUF[0]      |                2 |              6 |         3.00 |
|  gclk_IBUF_BUFG | lcdpluse/i2c_master/cnt               | btn_IBUF[0]      |                2 |              7 |         3.50 |
|  gclk_IBUF_BUFG | divisor[13]_i_1_n_0                   | btn_IBUF[0]      |                4 |             11 |         2.75 |
|  gclk_IBUF_BUFG | keyscan/pressed_reg_0[0]              | btn_IBUF[0]      |                6 |             16 |         2.67 |
|  gclk_IBUF_BUFG | keyscan/state_reg[0][0]               | btn_IBUF[0]      |                7 |             16 |         2.29 |
|  gclk_IBUF_BUFG | keyscan/state_reg[2]_4[0]             | btn_IBUF[0]      |                6 |             16 |         2.67 |
|  gclk_IBUF_BUFG | lcdpluse/cnt                          | btn_IBUF[0]      |                4 |             17 |         4.25 |
|  gclk_IBUF_BUFG | number[15]_i_1_n_0                    | btn_IBUF[0]      |                9 |             17 |         1.89 |
|  gclk_IBUF_BUFG | keyscan/cnt[0]_i_1_n_0                | btn_IBUF[0]      |                5 |             19 |         3.80 |
|  gclk_IBUF_BUFG | cnt[21]_i_1_n_0                       | btn_IBUF[0]      |               10 |             22 |         2.20 |
+-----------------+---------------------------------------+------------------+------------------+----------------+--------------+


