{
  "module_name": "phy.h",
  "hash_id": "8920c4bf491a88a0779a6ab4678e96890c5245c43f78f9c55c0b6a2a516f60f2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt76x0/phy.h",
  "human_readable_source": " \n \n#ifndef _MT76X0_PHY_H_\n#define _MT76X0_PHY_H_\n\n#define RF_G_BAND\t0x0100\n#define RF_A_BAND\t0x0200\n#define RF_A_BAND_LB\t0x0400\n#define RF_A_BAND_MB\t0x0800\n#define RF_A_BAND_HB\t0x1000\n#define RF_A_BAND_11J\t0x2000\n\n#define RF_BW_20        1\n#define RF_BW_40        2\n#define RF_BW_10        4\n#define RF_BW_80        8\n\n#define MT_RF(bank, reg)\t\t((bank) << 16 | (reg))\n#define MT_RF_BANK(offset)\t\t((offset) >> 16)\n#define MT_RF_REG(offset)\t\t((offset) & 0xff)\n\n#define MT_RF_VCO_BP_CLOSE_LOOP\t\tBIT(3)\n#define MT_RF_VCO_BP_CLOSE_LOOP_MASK\tGENMASK(3, 0)\n#define MT_RF_VCO_CAL_MASK\t\tGENMASK(2, 0)\n#define MT_RF_START_TIME\t\t0x3\n#define MT_RF_START_TIME_MASK\t\tGENMASK(2, 0)\n#define MT_RF_SETTLE_TIME_MASK\t\tGENMASK(6, 4)\n\n#define MT_RF_PLL_DEN_MASK\t\tGENMASK(4, 0)\n#define MT_RF_PLL_K_MASK\t\tGENMASK(4, 0)\n#define MT_RF_SDM_RESET_MASK\t\tBIT(7)\n#define MT_RF_SDM_MASH_PRBS_MASK\tGENMASK(6, 2)\n#define MT_RF_SDM_BP_MASK\t\tBIT(1)\n#define MT_RF_ISI_ISO_MASK\t\tGENMASK(7, 6)\n#define MT_RF_PFD_DLY_MASK\t\tGENMASK(5, 4)\n#define MT_RF_CLK_SEL_MASK\t\tGENMASK(3, 2)\n#define MT_RF_XO_DIV_MASK\t\tGENMASK(1, 0)\n\nstruct mt76x0_bbp_switch_item {\n\tu16 bw_band;\n\tstruct mt76_reg_pair reg_pair;\n};\n\nstruct mt76x0_rf_switch_item {\n\tu32 rf_bank_reg;\n\tu16 bw_band;\n\tu8 value;\n};\n\nstruct mt76x0_freq_item {\n\tu8 channel;\n\tu32 band;\n\tu8 pllR37;\n\tu8 pllR36;\n\tu8 pllR35;\n\tu8 pllR34;\n\tu8 pllR33;\n\tu8 pllR32_b7b5;\n\tu8 pllR32_b4b0;  \n\tu8 pllR31_b7b5;\n\tu8 pllR31_b4b0;  \n\tu8 pllR30_b7;\t \n\tu8 pllR30_b6b2;  \n\tu8 pllR30_b1;\t \n\tu16 pll_n;\t \n\tu8 pllR28_b7b6;  \n\tu8 pllR28_b5b4;\t \n\tu8 pllR28_b3b2;\t \n\tu32 pll_sdm_k;\t \n\tu8 pllR24_b1b0;\t \n};\n\nstruct mt76x0_rate_pwr_item {\n\ts8 mcs_power;\n\tu8 rf_pa_mode;\n};\n\nstruct mt76x0_rate_pwr_tab {\n\tstruct mt76x0_rate_pwr_item cck[4];\n\tstruct mt76x0_rate_pwr_item ofdm[8];\n\tstruct mt76x0_rate_pwr_item ht[8];\n\tstruct mt76x0_rate_pwr_item vht[10];\n\tstruct mt76x0_rate_pwr_item stbc[8];\n\tstruct mt76x0_rate_pwr_item mcs32;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}