// Seed: 1342672741
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1 == 1'b0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
  module_0(
      id_5, id_6
  );
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  inout wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_24;
  wire id_25;
  wire id_26 = 1'b0 == 1 + 1 - 1;
  integer id_27;
  assign id_22 = 1;
  module_0(
      id_21, id_12
  );
  assign id_16[1 : 1] = 1;
  wire id_28;
  wire id_29;
  and (
      id_12,
      id_7,
      id_15,
      id_27,
      id_19,
      id_23,
      id_14,
      id_11,
      id_20,
      id_3,
      id_26,
      id_24,
      id_2,
      id_10,
      id_9,
      id_25,
      id_22,
      id_8,
      id_6,
      id_5
  );
endmodule
