[<h1 align="center">Hi there ðŸ‘‹, I'm Raghavendra Reddy</h1>
<h3 align="center">Electronics & Communication Engineering Graduate (2021â€“2025)</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=30&duration=3000&pause=500&color=34F7F1&center=true&vCenter=true&width=600&lines=Digital+Electronics;Verilog+%7C+SystemVerilog+Learner;UVM+Learner" alt="Typing SVG" />
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Raghavendra-reddy&label=Profile%20Views&color=0e75b6&style=flat" alt="Profile Views" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Raghavendra-reddy&theme=dark&hide_border=false&include_all_commits=true&count_private=true" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Raghavendra-reddy&theme=dark&hide_border=false" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Raghavendra-reddy&theme=dark&hide_border=false&include_all_commits=true&count_private=true&layout=compact" />
</p>

---

### ðŸ“« How to Reach Me

- *Email:* [rreddy9902@gmail.com](mailto:rreddy9902@gmail.com)
- *LinkedIn:* [Raghavendra Reddy](https://www.linkedin.com/in/raghavendra-reddy-b98b2122a)
- *Instagram:* [r_reddy045](https://www.instagram.com/r_reddy045)

---

### ðŸ’» Languages and Tools

<p>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="40" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" width="40" />
  <img src="https://img.icons8.com/?size=100&id=sd9l9kh1ceVY&format=png" width="40" title="Verilog" />
  <img src="https://cdn.icon-icons.com/icons2/2107/PNG/512/file_type_light_systemverilog_icon_130431.png" width="40" title="SystemVerilog" />
</p>

---

### ðŸš€ About Me

- ðŸŽ“ ECE Graduate â€” 2021 to 2025  
- ðŸ’¡ Passionate about *Digital Design, Verilog, SystemVerilog, UVM*  
- ðŸ§  Interested in *RTL Design, Functional Verification & Semiconductor Technology*  
- ðŸ“ˆ Always learning and building projects to become a strong *Design Verification Engineer*

---

### âš™ Tools I Use Often

![GVim](https://img.shields.io/badge/GVim-019733?style=for-the-badge&logo=vim&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-073642?style=for-the-badge&logoColor=white)
![QuestaSim](https://img.shields.io/badge/QuestaSim-4B9CD3?style=for-the-badge&logoColor=white)
![Synopsys VCS](https://img.shields.io/badge/Synopsys%20VCS-6A1B9A?style=for-the-badge&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-100000?style=for-the-badge&logo=github&logoColor=white)

---
](https://readme-typing-svg.demolab.com?font=Fira+Code&weight=500&size=30&duration=3000&pause=500&color=34F7F1&center=true&vCenter=true&width=600&lines=Digital+Electronics;Verilog+%7C+SystemVerilog+Learner;UVM+Learner)
