5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd task4.1.vcd -o task4.1.cdd -v task4.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task4.1.v 1 18 1
1 c 3 30004 1 0 0 0 1 33 2
3 0 mod_a "main.a" task4.1.v 21 35 1
2 1 23 90009 1 1 4 0 0 c
2 2 23 90009 0 2a 20000 0 0 1 34 2
2 3 23 90009 3 29 2100a 1 2 1 34 2
2 4 23 110011 1 1 4 0 0 c
2 5 23 110011 1 47 4 4 0 foo.c
2 6 23 c0014 1 3b 126002 0 5 1 34 2 foo
1 c 21 19 1 0 0 0 1 33 2
4 6 3 0
4 3 6 0
3 3 mod_a.foo "main.a.foo" task4.1.v 25 33 1
2 7 28 20006 1 3d 131002 0 0 1 34 2 $u1
1 c 26 800008 1 0 0 0 1 33 2
1 a 27 830006 1 0 0 0 1 33 102
4 7 0 0
3 1 mod_a.foo.$u1 "main.a.foo.$u1" task4.1.v 0 32 1
2 8 29 70007 1 1 4 0 0 c
2 9 29 30003 0 1 400 0 0 a
2 10 29 30007 1 37 11006 8 9
2 11 30 40004 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 12 30 30004 2 2c 22000a 11 0 32 34 aa aa aa aa aa aa aa aa
2 13 30 50005 1 4e 20002 0 0 1 34 2
2 14 31 80008 1 1 4 0 0 c
2 15 31 70007 1 1b 20008 14 0 1 34 1002
2 16 31 30003 0 1 400 0 0 a
2 17 31 30008 1 37 a 15 16
4 17 0 0
4 13 17 17
4 12 13 0
4 10 12 12
3 0 mod_a "main.b" task4.1.v 21 35 1
2 18 23 90009 1 1 8 0 0 c
2 19 23 90009 0 2a 20000 0 0 1 34 2
2 20 23 90009 3 29 2100a 18 19 1 34 2
2 21 23 110011 1 1 8 0 0 c
2 22 23 110011 1 47 8 21 0 foo.c
2 23 23 c0014 1 3b 126002 0 22 1 34 2 foo
1 c 21 19 1 0 0 0 1 33 2
4 23 20 0
4 20 23 0
3 3 mod_a.foo "main.b.foo" task4.1.v 25 33 1
2 24 28 20006 1 3d 131002 0 0 1 34 2 $u1
1 c 26 800008 1 0 0 0 1 33 2
1 a 27 830006 1 0 0 0 1 33 1002
4 24 0 0
3 1 mod_a.foo.$u1 "main.b.foo.$u1" task4.1.v 0 32 1
2 25 29 70007 1 1 8 0 0 c
2 26 29 30003 0 1 400 0 0 a
2 27 29 30007 1 37 1100a 25 26
2 28 30 40004 1 0 20008 0 0 32 96 11 0 0 0 0 0 0 0
2 29 30 30004 2 2c 22000a 28 0 32 34 aa aa aa aa aa aa aa aa
2 30 30 50005 1 4e 20002 0 0 1 34 2
2 31 31 80008 1 1 8 0 0 c
2 32 31 70007 1 1b 20004 31 0 1 34 102
2 33 31 30003 0 1 400 0 0 a
2 34 31 30008 1 37 6 32 33
4 34 0 0
4 30 34 34
4 29 30 0
4 27 29 29
3 1 main.$u0 "main.$u0" task4.1.v 0 16 1
