{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 29 15:39:27 2017 " "Info: Processing started: Mon May 29 15:39:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MoveOrDie -c MoveOrDie --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_100MHz " "Info: Assuming node \"CLK_100MHz\" is an undefined clock" {  } { { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_100MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "WasdDecoder:u1\|loe " "Info: Detected ripple clock \"WasdDecoder:u1\|loe\" as buffer" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "WasdDecoder:u1\|loe" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u0\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u0\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u0\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u000\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u000\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u000\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkDivider:u00\|l_clkout " "Info: Detected ripple clock \"ClkDivider:u00\|l_clkout\" as buffer" {  } { { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkDivider:u00\|l_clkout" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|l_CLK_50MHz " "Info: Detected ripple clock \"VGA640480:u3\|l_CLK_50MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|l_CLK_50MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VGA640480:u3\|CLK_25MHz " "Info: Detected ripple clock \"VGA640480:u3\|CLK_25MHz\" as buffer" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA640480:u3\|CLK_25MHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_100MHz register ClientLogic:u2\|lX\[0\] memory ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 63.11 MHz 15.845 ns Internal " "Info: Clock \"CLK_100MHz\" has Internal fmax of 63.11 MHz between source register \"ClientLogic:u2\|lX\[0\]\" and destination memory \"ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 15.845 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.733 ns + Longest register memory " "Info: + Longest register to memory delay is 12.733 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ClientLogic:u2\|lX\[0\] 1 REG LCFF_X86_Y35_N17 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X86_Y35_N17; Fanout = 11; REG Node = 'ClientLogic:u2\|lX\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ClientLogic:u2|lX[0] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.495 ns) + CELL(0.621 ns) 1.116 ns ClientLogic:u2\|MapLogic:u0\|Add1~1 2 COMB LCCOMB_X86_Y35_N0 2 " "Info: 2: + IC(0.495 ns) + CELL(0.621 ns) = 1.116 ns; Loc. = LCCOMB_X86_Y35_N0; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add1~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { ClientLogic:u2|lX[0] ClientLogic:u2|MapLogic:u0|Add1~1 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 1.622 ns ClientLogic:u2\|MapLogic:u0\|Add1~2 3 COMB LCCOMB_X86_Y35_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.506 ns) = 1.622 ns; Loc. = LCCOMB_X86_Y35_N2; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add1~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|MapLogic:u0|Add1~1 ClientLogic:u2|MapLogic:u0|Add1~2 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.704 ns) + CELL(0.621 ns) 2.947 ns ClientLogic:u2\|MapLogic:u0\|Add2~5 4 COMB LCCOMB_X85_Y35_N16 2 " "Info: 4: + IC(0.704 ns) + CELL(0.621 ns) = 2.947 ns; Loc. = LCCOMB_X85_Y35_N16; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add2~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.325 ns" { ClientLogic:u2|MapLogic:u0|Add1~2 ClientLogic:u2|MapLogic:u0|Add2~5 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.453 ns ClientLogic:u2\|MapLogic:u0\|Add2~6 5 COMB LCCOMB_X85_Y35_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 3.453 ns; Loc. = LCCOMB_X85_Y35_N18; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add2~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|MapLogic:u0|Add2~5 ClientLogic:u2|MapLogic:u0|Add2~6 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.596 ns) 5.106 ns ClientLogic:u2\|MapLogic:u0\|Add3~9 6 COMB LCCOMB_X82_Y35_N18 2 " "Info: 6: + IC(1.057 ns) + CELL(0.596 ns) = 5.106 ns; Loc. = LCCOMB_X82_Y35_N18; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add3~9'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.653 ns" { ClientLogic:u2|MapLogic:u0|Add2~6 ClientLogic:u2|MapLogic:u0|Add3~9 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 5.192 ns ClientLogic:u2\|MapLogic:u0\|Add3~11 7 COMB LCCOMB_X82_Y35_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 5.192 ns; Loc. = LCCOMB_X82_Y35_N20; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add3~11'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|MapLogic:u0|Add3~9 ClientLogic:u2|MapLogic:u0|Add3~11 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.698 ns ClientLogic:u2\|MapLogic:u0\|Add3~12 8 COMB LCCOMB_X82_Y35_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 5.698 ns; Loc. = LCCOMB_X82_Y35_N22; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add3~12'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|MapLogic:u0|Add3~11 ClientLogic:u2|MapLogic:u0|Add3~12 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.107 ns) + CELL(0.735 ns) 7.540 ns ClientLogic:u2\|MapLogic:u0\|add0\[9\]~15 9 COMB LCCOMB_X82_Y36_N14 2 " "Info: 9: + IC(1.107 ns) + CELL(0.735 ns) = 7.540 ns; Loc. = LCCOMB_X82_Y36_N14; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|add0\[9\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { ClientLogic:u2|MapLogic:u0|Add3~12 ClientLogic:u2|MapLogic:u0|add0[9]~15 } "NODE_NAME" } } { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/maplogic.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 7.626 ns ClientLogic:u2\|MapLogic:u0\|add0\[10\]~17 10 COMB LCCOMB_X82_Y36_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 7.626 ns; Loc. = LCCOMB_X82_Y36_N16; Fanout = 2; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|add0\[10\]~17'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { ClientLogic:u2|MapLogic:u0|add0[9]~15 ClientLogic:u2|MapLogic:u0|add0[10]~17 } "NODE_NAME" } } { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/maplogic.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 8.132 ns ClientLogic:u2\|MapLogic:u0\|add0\[11\]~18 11 COMB LCCOMB_X82_Y36_N18 8 " "Info: 11: + IC(0.000 ns) + CELL(0.506 ns) = 8.132 ns; Loc. = LCCOMB_X82_Y36_N18; Fanout = 8; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|add0\[11\]~18'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|MapLogic:u0|add0[10]~17 ClientLogic:u2|MapLogic:u0|add0[11]~18 } "NODE_NAME" } } { "../src/map/maplogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/map/maplogic.vhd" 28 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.473 ns) + CELL(0.596 ns) 10.201 ns ClientLogic:u2\|MapLogic:u0\|Add5~23 12 COMB LCCOMB_X83_Y39_N26 1 " "Info: 12: + IC(1.473 ns) + CELL(0.596 ns) = 10.201 ns; Loc. = LCCOMB_X83_Y39_N26; Fanout = 1; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add5~23'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.069 ns" { ClientLogic:u2|MapLogic:u0|add0[11]~18 ClientLogic:u2|MapLogic:u0|Add5~23 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 10.707 ns ClientLogic:u2\|MapLogic:u0\|Add5~24 13 COMB LCCOMB_X83_Y39_N28 25 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.707 ns; Loc. = LCCOMB_X83_Y39_N28; Fanout = 25; COMB Node = 'ClientLogic:u2\|MapLogic:u0\|Add5~24'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { ClientLogic:u2|MapLogic:u0|Add5~23 ClientLogic:u2|MapLogic:u0|Add5~24 } "NODE_NAME" } } { "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.782 ns) 12.733 ns ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 14 MEM M4K_X84_Y40 1 " "Info: 14: + IC(1.244 ns) + CELL(0.782 ns) = 12.733 ns; Loc. = M4K_X84_Y40; Fanout = 1; MEM Node = 'ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { ClientLogic:u2|MapLogic:u0|Add5~24 ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.653 ns ( 52.25 % ) " "Info: Total cell delay = 6.653 ns ( 52.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.080 ns ( 47.75 % ) " "Info: Total interconnect delay = 6.080 ns ( 47.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.733 ns" { ClientLogic:u2|lX[0] ClientLogic:u2|MapLogic:u0|Add1~1 ClientLogic:u2|MapLogic:u0|Add1~2 ClientLogic:u2|MapLogic:u0|Add2~5 ClientLogic:u2|MapLogic:u0|Add2~6 ClientLogic:u2|MapLogic:u0|Add3~9 ClientLogic:u2|MapLogic:u0|Add3~11 ClientLogic:u2|MapLogic:u0|Add3~12 ClientLogic:u2|MapLogic:u0|add0[9]~15 ClientLogic:u2|MapLogic:u0|add0[10]~17 ClientLogic:u2|MapLogic:u0|add0[11]~18 ClientLogic:u2|MapLogic:u0|Add5~23 ClientLogic:u2|MapLogic:u0|Add5~24 ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.733 ns" { ClientLogic:u2|lX[0] {} ClientLogic:u2|MapLogic:u0|Add1~1 {} ClientLogic:u2|MapLogic:u0|Add1~2 {} ClientLogic:u2|MapLogic:u0|Add2~5 {} ClientLogic:u2|MapLogic:u0|Add2~6 {} ClientLogic:u2|MapLogic:u0|Add3~9 {} ClientLogic:u2|MapLogic:u0|Add3~11 {} ClientLogic:u2|MapLogic:u0|Add3~12 {} ClientLogic:u2|MapLogic:u0|add0[9]~15 {} ClientLogic:u2|MapLogic:u0|add0[10]~17 {} ClientLogic:u2|MapLogic:u0|add0[11]~18 {} ClientLogic:u2|MapLogic:u0|Add5~23 {} ClientLogic:u2|MapLogic:u0|Add5~24 {} ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.495ns 0.000ns 0.704ns 0.000ns 1.057ns 0.000ns 0.000ns 1.107ns 0.000ns 0.000ns 1.473ns 0.000ns 1.244ns } { 0.000ns 0.621ns 0.506ns 0.621ns 0.506ns 0.596ns 0.086ns 0.506ns 0.735ns 0.086ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.762 ns - Smallest " "Info: - Smallest clock skew is -2.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.394 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_100MHz\" to destination memory is 3.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.324 ns) + CELL(0.835 ns) 3.394 ns ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X84_Y40 1 " "Info: 3: + IC(1.324 ns) + CELL(0.835 ns) = 3.394 ns; Loc. = M4K_X84_Y40; Fanout = 1; MEM Node = 'ClientLogic:u2\|MapLogic:u0\|maplogicrom:u0\|altsyncram:altsyncram_component\|altsyncram_2t71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { CLK_100MHz~clkctrl ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 57.01 % ) " "Info: Total cell delay = 1.935 ns ( 57.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.459 ns ( 42.99 % ) " "Info: Total interconnect delay = 1.459 ns ( 42.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.324ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 6.156 ns - Longest register " "Info: - Longest clock path from clock \"CLK_100MHz\" to source register is 6.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.873 ns) + CELL(0.970 ns) 2.943 ns ClkDivider:u0\|l_clkout 2 REG LCFF_X3_Y25_N5 2 " "Info: 2: + IC(0.873 ns) + CELL(0.970 ns) = 2.943 ns; Loc. = LCFF_X3_Y25_N5; Fanout = 2; REG Node = 'ClkDivider:u0\|l_clkout'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.843 ns" { CLK_100MHz ClkDivider:u0|l_clkout } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.124 ns) + CELL(0.000 ns) 4.067 ns ClkDivider:u0\|l_clkout~clkctrl 3 COMB CLKCTRL_G0 49 " "Info: 3: + IC(1.124 ns) + CELL(0.000 ns) = 4.067 ns; Loc. = CLKCTRL_G0; Fanout = 49; COMB Node = 'ClkDivider:u0\|l_clkout~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.124 ns" { ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl } "NODE_NAME" } } { "../src/utils/clkdivider.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/utils/clkdivider.vhd" 26 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.666 ns) 6.156 ns ClientLogic:u2\|lX\[0\] 4 REG LCFF_X86_Y35_N17 11 " "Info: 4: + IC(1.423 ns) + CELL(0.666 ns) = 6.156 ns; Loc. = LCFF_X86_Y35_N17; Fanout = 11; REG Node = 'ClientLogic:u2\|lX\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.089 ns" { ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|lX[0] } "NODE_NAME" } } { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 30 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 44.44 % ) " "Info: Total cell delay = 2.736 ns ( 44.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.420 ns ( 55.56 % ) " "Info: Total interconnect delay = 3.420 ns ( 55.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|lX[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|lX[0] {} } { 0.000ns 0.000ns 0.873ns 1.124ns 1.423ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.324ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|lX[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|lX[0] {} } { 0.000ns 0.000ns 0.873ns 1.124ns 1.423ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/Logic/ClientLogic.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/Logic/ClientLogic.vhd" 30 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_2t71.tdf" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/build/db/altsyncram_2t71.tdf" 42 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.733 ns" { ClientLogic:u2|lX[0] ClientLogic:u2|MapLogic:u0|Add1~1 ClientLogic:u2|MapLogic:u0|Add1~2 ClientLogic:u2|MapLogic:u0|Add2~5 ClientLogic:u2|MapLogic:u0|Add2~6 ClientLogic:u2|MapLogic:u0|Add3~9 ClientLogic:u2|MapLogic:u0|Add3~11 ClientLogic:u2|MapLogic:u0|Add3~12 ClientLogic:u2|MapLogic:u0|add0[9]~15 ClientLogic:u2|MapLogic:u0|add0[10]~17 ClientLogic:u2|MapLogic:u0|add0[11]~18 ClientLogic:u2|MapLogic:u0|Add5~23 ClientLogic:u2|MapLogic:u0|Add5~24 ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "12.733 ns" { ClientLogic:u2|lX[0] {} ClientLogic:u2|MapLogic:u0|Add1~1 {} ClientLogic:u2|MapLogic:u0|Add1~2 {} ClientLogic:u2|MapLogic:u0|Add2~5 {} ClientLogic:u2|MapLogic:u0|Add2~6 {} ClientLogic:u2|MapLogic:u0|Add3~9 {} ClientLogic:u2|MapLogic:u0|Add3~11 {} ClientLogic:u2|MapLogic:u0|Add3~12 {} ClientLogic:u2|MapLogic:u0|add0[9]~15 {} ClientLogic:u2|MapLogic:u0|add0[10]~17 {} ClientLogic:u2|MapLogic:u0|add0[11]~18 {} ClientLogic:u2|MapLogic:u0|Add5~23 {} ClientLogic:u2|MapLogic:u0|Add5~24 {} ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.495ns 0.000ns 0.704ns 0.000ns 1.057ns 0.000ns 0.000ns 1.107ns 0.000ns 0.000ns 1.473ns 0.000ns 1.244ns } { 0.000ns 0.621ns 0.506ns 0.621ns 0.506ns 0.596ns 0.086ns 0.506ns 0.735ns 0.086ns 0.506ns 0.596ns 0.506ns 0.782ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.394 ns" { CLK_100MHz CLK_100MHz~clkctrl ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.394 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} ClientLogic:u2|MapLogic:u0|maplogicrom:u0|altsyncram:altsyncram_component|altsyncram_2t71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.135ns 1.324ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.156 ns" { CLK_100MHz ClkDivider:u0|l_clkout ClkDivider:u0|l_clkout~clkctrl ClientLogic:u2|lX[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.156 ns" { CLK_100MHz {} CLK_100MHz~combout {} ClkDivider:u0|l_clkout {} ClkDivider:u0|l_clkout~clkctrl {} ClientLogic:u2|lX[0] {} } { 0.000ns 0.000ns 0.873ns 1.124ns 1.423ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_100MHz 64 " "Warning: Circuit may not operate. Detected 64 non-operational path(s) clocked by clock \"CLK_100MHz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "WasdDecoder:u1\|code\[4\] WasdDecoder:u1\|decoder_state~3 CLK_100MHz 4.679 ns " "Info: Found hold time violation between source  pin or register \"WasdDecoder:u1\|code\[4\]\" and destination pin or register \"WasdDecoder:u1\|decoder_state~3\" for clock \"CLK_100MHz\" (Hold time is 4.679 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.217 ns + Largest " "Info: + Largest clock skew is 6.217 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 9.524 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 9.524 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(0.970 ns) 4.873 ns WasdDecoder:u1\|loe 2 REG LCFF_X49_Y33_N17 1 " "Info: 2: + IC(2.803 ns) + CELL(0.970 ns) = 4.873 ns; Loc. = LCFF_X49_Y33_N17; Fanout = 1; REG Node = 'WasdDecoder:u1\|loe'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.773 ns" { CLK_100MHz WasdDecoder:u1|loe } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.590 ns) + CELL(0.000 ns) 7.463 ns WasdDecoder:u1\|loe~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(2.590 ns) + CELL(0.000 ns) = 7.463 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'WasdDecoder:u1\|loe~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.590 ns" { WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.666 ns) 9.524 ns WasdDecoder:u1\|decoder_state~3 4 REG LCFF_X54_Y33_N23 1 " "Info: 4: + IC(1.395 ns) + CELL(0.666 ns) = 9.524 ns; Loc. = LCFF_X54_Y33_N23; Fanout = 1; REG Node = 'WasdDecoder:u1\|decoder_state~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.061 ns" { WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 28.73 % ) " "Info: Total cell delay = 2.736 ns ( 28.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.788 ns ( 71.27 % ) " "Info: Total interconnect delay = 6.788 ns ( 71.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.524 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.524 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.803ns 2.590ns 1.395ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 3.307 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to source register is 3.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.666 ns) 3.307 ns WasdDecoder:u1\|code\[4\] 3 REG LCFF_X53_Y33_N9 6 " "Info: 3: + IC(1.406 ns) + CELL(0.666 ns) = 3.307 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 6; REG Node = 'WasdDecoder:u1\|code\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.072 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|code[4] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.40 % ) " "Info: Total cell delay = 1.766 ns ( 53.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.541 ns ( 46.60 % ) " "Info: Total interconnect delay = 1.541 ns ( 46.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.307 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.307 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[4] {} } { 0.000ns 0.000ns 0.135ns 1.406ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.524 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.524 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.803ns 2.590ns 1.395ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.307 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.307 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[4] {} } { 0.000ns 0.000ns 0.135ns 1.406ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.540 ns - Shortest register register " "Info: - Shortest register to register delay is 1.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WasdDecoder:u1\|code\[4\] 1 REG LCFF_X53_Y33_N9 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y33_N9; Fanout = 6; REG Node = 'WasdDecoder:u1\|code\[4\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { WasdDecoder:u1|code[4] } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.781 ns) + CELL(0.651 ns) 1.432 ns WasdDecoder:u1\|Mux0~1 2 COMB LCCOMB_X54_Y33_N22 1 " "Info: 2: + IC(0.781 ns) + CELL(0.651 ns) = 1.432 ns; Loc. = LCCOMB_X54_Y33_N22; Fanout = 1; COMB Node = 'WasdDecoder:u1\|Mux0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { WasdDecoder:u1|code[4] WasdDecoder:u1|Mux0~1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 119 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.540 ns WasdDecoder:u1\|decoder_state~3 3 REG LCFF_X54_Y33_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.540 ns; Loc. = LCFF_X54_Y33_N23; Fanout = 1; REG Node = 'WasdDecoder:u1\|decoder_state~3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.759 ns ( 49.29 % ) " "Info: Total cell delay = 0.759 ns ( 49.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.781 ns ( 50.71 % ) " "Info: Total interconnect delay = 0.781 ns ( 50.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { WasdDecoder:u1|code[4] WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.540 ns" { WasdDecoder:u1|code[4] {} WasdDecoder:u1|Mux0~1 {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.781ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.524 ns" { CLK_100MHz WasdDecoder:u1|loe WasdDecoder:u1|loe~clkctrl WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.524 ns" { CLK_100MHz {} CLK_100MHz~combout {} WasdDecoder:u1|loe {} WasdDecoder:u1|loe~clkctrl {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.000ns 2.803ns 2.590ns 1.395ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.307 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|code[4] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.307 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|code[4] {} } { 0.000ns 0.000ns 0.135ns 1.406ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { WasdDecoder:u1|code[4] WasdDecoder:u1|Mux0~1 WasdDecoder:u1|decoder_state~3 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.540 ns" { WasdDecoder:u1|code[4] {} WasdDecoder:u1|Mux0~1 {} WasdDecoder:u1|decoder_state~3 {} } { 0.000ns 0.781ns 0.000ns } { 0.000ns 0.651ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "WasdDecoder:u1\|clk1 ps2_clk CLK_100MHz 6.579 ns register " "Info: tsu for register \"WasdDecoder:u1\|clk1\" (data pin = \"ps2_clk\", clock pin = \"CLK_100MHz\") is 6.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.916 ns + Longest pin register " "Info: + Longest pin to register delay is 9.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_clk 1 PIN PIN_AD6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD6; Fanout = 1; PIN Node = 'ps2_clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.532 ns) + CELL(0.460 ns) 9.916 ns WasdDecoder:u1\|clk1 2 REG LCFF_X49_Y33_N29 4 " "Info: 2: + IC(8.532 ns) + CELL(0.460 ns) = 9.916 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 4; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.992 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 13.96 % ) " "Info: Total cell delay = 1.384 ns ( 13.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.532 ns ( 86.04 % ) " "Info: Total interconnect delay = 8.532 ns ( 86.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.916 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.916 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.532ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.297 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_100MHz\" to destination register is 3.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.666 ns) 3.297 ns WasdDecoder:u1\|clk1 3 REG LCFF_X49_Y33_N29 4 " "Info: 3: + IC(1.396 ns) + CELL(0.666 ns) = 3.297 ns; Loc. = LCFF_X49_Y33_N29; Fanout = 4; REG Node = 'WasdDecoder:u1\|clk1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.56 % ) " "Info: Total cell delay = 1.766 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.531 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.531 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.916 ns" { ps2_clk WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.916 ns" { ps2_clk {} ps2_clk~combout {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 8.532ns } { 0.000ns 0.924ns 0.460ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|clk1 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|clk1 {} } { 0.000ns 0.000ns 0.135ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_100MHz vga_b\[1\] VGA640480:u3\|l_vgaY\[7\] 26.049 ns register " "Info: tco from clock \"CLK_100MHz\" to destination pin \"vga_b\[1\]\" through register \"VGA640480:u3\|l_vgaY\[7\]\" is 26.049 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz source 6.830 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to source register is 6.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.524 ns) + CELL(0.970 ns) 2.594 ns VGA640480:u3\|l_CLK_50MHz 2 REG LCFF_X1_Y25_N9 2 " "Info: 2: + IC(0.524 ns) + CELL(0.970 ns) = 2.594 ns; Loc. = LCFF_X1_Y25_N9; Fanout = 2; REG Node = 'VGA640480:u3\|l_CLK_50MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.970 ns) 3.950 ns VGA640480:u3\|CLK_25MHz 3 REG LCFF_X1_Y25_N1 2 " "Info: 3: + IC(0.386 ns) + CELL(0.970 ns) = 3.950 ns; Loc. = LCFF_X1_Y25_N1; Fanout = 2; REG Node = 'VGA640480:u3\|CLK_25MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.356 ns" { VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.805 ns) + CELL(0.000 ns) 4.755 ns VGA640480:u3\|CLK_25MHz~clkctrl 4 COMB CLKCTRL_G3 24 " "Info: 4: + IC(0.805 ns) + CELL(0.000 ns) = 4.755 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'VGA640480:u3\|CLK_25MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 6.830 ns VGA640480:u3\|l_vgaY\[7\] 5 REG LCFF_X81_Y35_N19 7 " "Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 6.830 ns; Loc. = LCFF_X81_Y35_N19; Fanout = 7; REG Node = 'VGA640480:u3\|l_vgaY\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.706 ns ( 54.26 % ) " "Info: Total cell delay = 3.706 ns ( 54.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.124 ns ( 45.74 % ) " "Info: Total interconnect delay = 3.124 ns ( 45.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 47 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.915 ns + Longest register pin " "Info: + Longest register to pin delay is 18.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA640480:u3\|l_vgaY\[7\] 1 REG LCFF_X81_Y35_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X81_Y35_N19; Fanout = 7; REG Node = 'VGA640480:u3\|l_vgaY\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA640480:u3|l_vgaY[7] } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.922 ns) + CELL(0.623 ns) 2.545 ns VGA640480:u3\|MapGraphic:u0\|process_0~1 2 COMB LCCOMB_X82_Y35_N4 1 " "Info: 2: + IC(1.922 ns) + CELL(0.623 ns) = 2.545 ns; Loc. = LCCOMB_X82_Y35_N4; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~1'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { VGA640480:u3|l_vgaY[7] VGA640480:u3|MapGraphic:u0|process_0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.172 ns) + CELL(0.206 ns) 4.923 ns VGA640480:u3\|MapGraphic:u0\|process_0~5 3 COMB LCCOMB_X79_Y35_N4 1 " "Info: 3: + IC(2.172 ns) + CELL(0.206 ns) = 4.923 ns; Loc. = LCCOMB_X79_Y35_N4; Fanout = 1; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~5'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.378 ns" { VGA640480:u3|MapGraphic:u0|process_0~1 VGA640480:u3|MapGraphic:u0|process_0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.589 ns) 5.878 ns VGA640480:u3\|MapGraphic:u0\|process_0~0 4 COMB LCCOMB_X79_Y35_N10 9 " "Info: 4: + IC(0.366 ns) + CELL(0.589 ns) = 5.878 ns; Loc. = LCCOMB_X79_Y35_N10; Fanout = 9; COMB Node = 'VGA640480:u3\|MapGraphic:u0\|process_0~0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.633 ns) + CELL(0.206 ns) 8.717 ns VGA640480:u3\|b\[1\]~4 5 COMB LCCOMB_X54_Y29_N6 1 " "Info: 5: + IC(2.633 ns) + CELL(0.206 ns) = 8.717 ns; Loc. = LCCOMB_X54_Y29_N6; Fanout = 1; COMB Node = 'VGA640480:u3\|b\[1\]~4'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|b[1]~4 } "NODE_NAME" } } { "../src/vga/vga640480.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/vga/vga640480.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.152 ns) + CELL(3.046 ns) 18.915 ns vga_b\[1\] 6 PIN PIN_U2 0 " "Info: 6: + IC(7.152 ns) + CELL(3.046 ns) = 18.915 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'vga_b\[1\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.198 ns" { VGA640480:u3|b[1]~4 vga_b[1] } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.670 ns ( 24.69 % ) " "Info: Total cell delay = 4.670 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.245 ns ( 75.31 % ) " "Info: Total interconnect delay = 14.245 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.915 ns" { VGA640480:u3|l_vgaY[7] VGA640480:u3|MapGraphic:u0|process_0~1 VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|b[1]~4 vga_b[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "18.915 ns" { VGA640480:u3|l_vgaY[7] {} VGA640480:u3|MapGraphic:u0|process_0~1 {} VGA640480:u3|MapGraphic:u0|process_0~5 {} VGA640480:u3|MapGraphic:u0|process_0~0 {} VGA640480:u3|b[1]~4 {} vga_b[1] {} } { 0.000ns 1.922ns 2.172ns 0.366ns 2.633ns 7.152ns } { 0.000ns 0.623ns 0.206ns 0.589ns 0.206ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.830 ns" { CLK_100MHz VGA640480:u3|l_CLK_50MHz VGA640480:u3|CLK_25MHz VGA640480:u3|CLK_25MHz~clkctrl VGA640480:u3|l_vgaY[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.830 ns" { CLK_100MHz {} CLK_100MHz~combout {} VGA640480:u3|l_CLK_50MHz {} VGA640480:u3|CLK_25MHz {} VGA640480:u3|CLK_25MHz~clkctrl {} VGA640480:u3|l_vgaY[7] {} } { 0.000ns 0.000ns 0.524ns 0.386ns 0.805ns 1.409ns } { 0.000ns 1.100ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "18.915 ns" { VGA640480:u3|l_vgaY[7] VGA640480:u3|MapGraphic:u0|process_0~1 VGA640480:u3|MapGraphic:u0|process_0~5 VGA640480:u3|MapGraphic:u0|process_0~0 VGA640480:u3|b[1]~4 vga_b[1] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "18.915 ns" { VGA640480:u3|l_vgaY[7] {} VGA640480:u3|MapGraphic:u0|process_0~1 {} VGA640480:u3|MapGraphic:u0|process_0~5 {} VGA640480:u3|MapGraphic:u0|process_0~0 {} VGA640480:u3|b[1]~4 {} vga_b[1] {} } { 0.000ns 1.922ns 2.172ns 0.366ns 2.633ns 7.152ns } { 0.000ns 0.623ns 0.206ns 0.589ns 0.206ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "button3 btview 11.420 ns Longest " "Info: Longest tpd from source pin \"button3\" to destination pin \"btview\" is 11.420 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns button3 1 PIN PIN_AD5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD5; Fanout = 1; PIN Node = 'button3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { button3 } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 23 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.280 ns) + CELL(3.216 ns) 11.420 ns btview 2 PIN PIN_AE15 0 " "Info: 2: + IC(7.280 ns) + CELL(3.216 ns) = 11.420 ns; Loc. = PIN_AE15; Fanout = 0; PIN Node = 'btview'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.496 ns" { button3 btview } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 24 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.140 ns ( 36.25 % ) " "Info: Total cell delay = 4.140 ns ( 36.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.280 ns ( 63.75 % ) " "Info: Total interconnect delay = 7.280 ns ( 63.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.420 ns" { button3 btview } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "11.420 ns" { button3 {} button3~combout {} btview {} } { 0.000ns 0.000ns 7.280ns } { 0.000ns 0.924ns 3.216ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "WasdDecoder:u1\|data ps2_datain CLK_100MHz -6.237 ns register " "Info: th for register \"WasdDecoder:u1\|data\" (data pin = \"ps2_datain\", clock pin = \"CLK_100MHz\") is -6.237 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_100MHz destination 3.297 ns + Longest register " "Info: + Longest clock path from clock \"CLK_100MHz\" to destination register is 3.297 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns CLK_100MHz 1 CLK PIN_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N2; Fanout = 6; CLK Node = 'CLK_100MHz'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_100MHz } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.135 ns) + CELL(0.000 ns) 1.235 ns CLK_100MHz~clkctrl 2 COMB CLKCTRL_G2 473 " "Info: 2: + IC(0.135 ns) + CELL(0.000 ns) = 1.235 ns; Loc. = CLKCTRL_G2; Fanout = 473; COMB Node = 'CLK_100MHz~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.135 ns" { CLK_100MHz CLK_100MHz~clkctrl } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.396 ns) + CELL(0.666 ns) 3.297 ns WasdDecoder:u1\|data 3 REG LCFF_X49_Y33_N25 13 " "Info: 3: + IC(1.396 ns) + CELL(0.666 ns) = 3.297 ns; Loc. = LCFF_X49_Y33_N25; Fanout = 13; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 53.56 % ) " "Info: Total cell delay = 1.766 ns ( 53.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.531 ns ( 46.44 % ) " "Info: Total interconnect delay = 1.531 ns ( 46.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.840 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns ps2_datain 1 PIN PIN_AD7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_AD7; Fanout = 1; PIN Node = 'ps2_datain'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_datain } "NODE_NAME" } } { "../src/top/moveordie.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/top/moveordie.vhd" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.456 ns) + CELL(0.460 ns) 9.840 ns WasdDecoder:u1\|data 2 REG LCFF_X49_Y33_N25 13 " "Info: 2: + IC(8.456 ns) + CELL(0.460 ns) = 9.840 ns; Loc. = LCFF_X49_Y33_N25; Fanout = 13; REG Node = 'WasdDecoder:u1\|data'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.916 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "../src/keydecoder/wasddecoder.vhd" "" { Text "C:/Users/Keavil/Documents/GitHub/VHDLmoveOrDie/src/keydecoder/wasddecoder.vhd" 16 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 14.07 % ) " "Info: Total cell delay = 1.384 ns ( 14.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.456 ns ( 85.93 % ) " "Info: Total interconnect delay = 8.456 ns ( 85.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.456ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.297 ns" { CLK_100MHz CLK_100MHz~clkctrl WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "3.297 ns" { CLK_100MHz {} CLK_100MHz~combout {} CLK_100MHz~clkctrl {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 0.135ns 1.396ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.840 ns" { ps2_datain WasdDecoder:u1|data } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "9.840 ns" { ps2_datain {} ps2_datain~combout {} WasdDecoder:u1|data {} } { 0.000ns 0.000ns 8.456ns } { 0.000ns 0.924ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 29 15:39:28 2017 " "Info: Processing ended: Mon May 29 15:39:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
