
---------- Begin Simulation Statistics ----------
final_tick                               23123332088500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 141661                       # Simulator instruction rate (inst/s)
host_mem_usage                                4541056                       # Number of bytes of host memory used
host_op_rate                                   251713                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22972.31                       # Real time elapsed on the host
host_tick_rate                             1006574138                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3254281244                       # Number of instructions simulated
sim_ops                                    5782435638                       # Number of ops (including micro ops) simulated
sim_seconds                                 23.123332                       # Number of seconds simulated
sim_ticks                                23123332088500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                 243                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect              125                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted              375                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                21                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups            243                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses             222                       # Number of indirect misses.
system.cpu0.branchPred.lookups                    375                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           88                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   53143514                       # Number of instructions committed
system.cpu0.committedOps                     96594012                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.317214                       # CPI: cycles per instruction
system.cpu0.discardedOps                     22936477                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                   18575413                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       102703                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    7150819                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12307                       # TLB misses on write requests
system.cpu0.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu0.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu0.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu0.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                29                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       20925126                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.301458                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                   22576432                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          573                       # TLB misses on write requests
system.cpu0.numCycles                       176288431                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass             955527      0.99%      0.99% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               66802966     69.16%     70.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                 28338      0.03%     70.18% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                 180688      0.19%     70.36% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd              2844057      2.94%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                 2560      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     73.31% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                 29022      0.03%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     73.34% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu               1924906      1.99%     75.33% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                  7668      0.01%     75.34% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                110496      0.11%     75.46% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc               174137      0.18%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                6473      0.01%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     75.64% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd           513465      0.53%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     76.17% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp            34194      0.04%     76.21% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt          2007728      2.08%     78.29% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv            77415      0.08%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     78.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult          631084      0.65%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     79.02% # Class of committed instruction
system.cpu0.op_class_0::MemRead               9678988     10.02%     89.04% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              4823744      4.99%     94.04% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead          4158453      4.31%     98.34% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         1602103      1.66%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                96594012                       # Class of committed instruction
system.cpu0.tickCycles                      155363305                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                  125                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                 200                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              188                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted              250                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               127                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            200                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              73                       # Number of indirect misses.
system.cpu1.branchPred.lookups                    250                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          165                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                 3201137730                       # Number of instructions committed
system.cpu1.committedOps                   5685841626                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             14.446946                       # CPI: cycles per instruction
system.cpu1.discardedOps                   1348113020                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                 1326758955                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                    235246260                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                  225435688                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                      1282776                       # TLB misses on write requests
system.cpu1.dtb2.rdAccesses                         0                       # TLB accesses on read requests
system.cpu1.dtb2.rdMisses                           0                       # TLB misses on read requests
system.cpu1.dtb2.wrAccesses                         0                       # TLB accesses on write requests
system.cpu1.dtb2.wrMisses                           0                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 7                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                    37429132459                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.069219                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                 1112442626                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          165                       # TLB misses on write requests
system.cpu1.numCycles                     46246664177                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass            7286587      0.13%      0.13% # Class of committed instruction
system.cpu1.op_class_0::IntAlu             4313237587     75.86%     75.99% # Class of committed instruction
system.cpu1.op_class_0::IntMult               1038482      0.02%     76.01% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1588      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               458635      0.01%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  256      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1006      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                 49173      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     76.01% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                467184      0.01%     76.02% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc              1793606      0.03%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 506      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                2      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt               10      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               2      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     76.05% # Class of committed instruction
system.cpu1.op_class_0::MemRead            1163311400     20.46%     96.51% # Class of committed instruction
system.cpu1.op_class_0::MemWrite            196253741      3.45%     99.97% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1192100      0.02%     99.99% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite          749755      0.01%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total              5685841626                       # Class of committed instruction
system.cpu1.tickCycles                     8817531718                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                  189                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    187738869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     375511872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    439918673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      3855177                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    879839385                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        3855181                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          180701725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11901523                       # Transaction distribution
system.membus.trans_dist::CleanEvict        175837346                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7071278                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7071278                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     180701725                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    563284875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total    563284875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              563284875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12779169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total  12779169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12779169664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         187773003                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               187773003    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           187773003                       # Request fanout histogram
system.membus.reqLayer4.occupancy        464809655000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy       1028026824000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.pwrStateResidencyTicks::ON   23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22474137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22474137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22474137                       # number of overall hits
system.cpu0.icache.overall_hits::total       22474137                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       102295                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        102295                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       102295                       # number of overall misses
system.cpu0.icache.overall_misses::total       102295                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1699746500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1699746500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1699746500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1699746500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22576432                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22576432                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22576432                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22576432                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004531                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004531                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004531                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004531                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16616.124933                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16616.124933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16616.124933                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16616.124933                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       101783                       # number of writebacks
system.cpu0.icache.writebacks::total           101783                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       102295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       102295                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       102295                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       102295                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1597451500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1597451500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1597451500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1597451500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004531                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004531                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004531                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004531                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 15616.124933                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15616.124933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 15616.124933                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15616.124933                       # average overall mshr miss latency
system.cpu0.icache.replacements                101783                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22474137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22474137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       102295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       102295                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1699746500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1699746500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22576432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22576432                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004531                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004531                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16616.124933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16616.124933                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       102295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       102295                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1597451500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1597451500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004531                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 15616.124933                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15616.124933                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          511.999058                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22576432                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           102295                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           220.699272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   511.999058                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        180713751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       180713751                       # Number of data accesses
system.cpu0.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     23051151                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23051151                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     23064651                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23064651                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1212047                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1212047                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1225351                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1225351                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  18282500000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18282500000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  18282500000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18282500000                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24263198                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24263198                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24290002                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24290002                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.049954                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049954                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.050447                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.050447                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 15083.986017                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 15083.986017                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 14920.214698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 14920.214698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1103                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   137.875000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1045156                       # number of writebacks
system.cpu0.dcache.writebacks::total          1045156                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       147854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       147854                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       147854                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       147854                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1064193                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1064193                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1076632                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1076632                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  14549006500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  14549006500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  14778142500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  14778142500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.043860                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043860                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044324                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044324                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 13671.398421                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13671.398421                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 13726.270908                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13726.270908                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1076120                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     17021570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       17021570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       814480                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       814480                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  11293993000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11293993000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     17836050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     17836050                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.045665                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045665                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 13866.507465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 13866.507465                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        20452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20452                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       794028                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  10203924000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10203924000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044518                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 12850.836494                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12850.836494                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6029581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6029581                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       397567                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       397567                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   6988507000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6988507000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6427148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.061857                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.061857                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 17578.186821                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 17578.186821                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       127402                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       127402                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270165                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4345082500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4345082500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042035                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 16083.069606                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16083.069606                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        13500                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        13500                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        13304                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        13304                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        26804                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.496344                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.496344                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        12439                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    229136000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    229136000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.464073                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 18420.773374                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 18420.773374                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.998815                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24141283                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1076632                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.422966                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data   511.998815                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        195396648                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       195396648                       # Number of data accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::ON   23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst   1112440070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      1112440070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst   1112440070                       # number of overall hits
system.cpu1.icache.overall_hits::total     1112440070                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         2556                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2556                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         2556                       # number of overall misses
system.cpu1.icache.overall_misses::total         2556                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    199043000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    199043000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    199043000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    199043000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst   1112442626                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   1112442626                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst   1112442626                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   1112442626                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 77872.848200                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 77872.848200                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 77872.848200                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 77872.848200                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2043                       # number of writebacks
system.cpu1.icache.writebacks::total             2043                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2556                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2556                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2556                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    196488000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    196488000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    196488000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    196488000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76873.239437                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76873.239437                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76873.239437                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76873.239437                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2043                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst   1112440070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     1112440070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         2556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2556                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    199043000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    199043000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst   1112442626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   1112442626                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 77872.848200                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 77872.848200                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2556                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    196488000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    196488000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76873.239437                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76873.239437                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.999113                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         1112442625                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2555                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         435398.287671                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   511.999113                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          314                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       8899543563                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      8899543563                       # Number of data accesses
system.cpu1.dtb2.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data   1055009482                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      1055009482                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data   1055009482                       # number of overall hits
system.cpu1.dcache.overall_hits::total     1055009482                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    451339528                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     451339528                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    451339528                       # number of overall misses
system.cpu1.dcache.overall_misses::total    451339528                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 20623153531000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 20623153531000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 20623153531000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 20623153531000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data   1506349010                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   1506349010                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data   1506349010                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   1506349010                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.299625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.299625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.299625                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.299625                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 45693.213759                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45693.213759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 45693.213759                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45693.213759                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    240456972                       # number of writebacks
system.cpu1.dcache.writebacks::total        240456972                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     12600294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     12600294                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     12600294                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     12600294                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    438739234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    438739234                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    438739234                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    438739234                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 19492472427000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 19492472427000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 19492472427000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 19492472427000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.291260                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.291260                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.291260                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.291260                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 44428.377762                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 44428.377762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 44428.377762                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 44428.377762                       # average overall mshr miss latency
system.cpu1.dcache.replacements             438738722                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    876613649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      876613649                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    432731319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    432731319                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 19745777325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 19745777325500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data   1309344968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1309344968                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.330495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.330495                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 45630.571347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45630.571347                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6995339                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6995339                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    425735980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    425735980                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 18815938534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 18815938534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.325152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.325152                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 44196.261105                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 44196.261105                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data    178395833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     178395833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     18608209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     18608209                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 877376205500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 877376205500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data    197004042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    197004042                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.094456                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.094456                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 47149.954383                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 47149.954383                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5604955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5604955                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data     13003254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     13003254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 676533893000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 676533893000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.066005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.066005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 52028.045672                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 52028.045672                       # average WriteReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.998888                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         1493748716                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        438739234                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             3.404639                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   511.998888                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          430                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses      12489531314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses     12489531314                       # Number of data accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               96937                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1050473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 211                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data           251000092                       # number of demand (read+write) hits
system.l2.demand_hits::total                252147713                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              96937                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1050473                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                211                       # number of overall hits
system.l2.overall_hits::.cpu1.data          251000092                       # number of overall hits
system.l2.overall_hits::total               252147713                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              5358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             26159                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2345                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         187739142                       # number of demand (read+write) misses
system.l2.demand_misses::total              187773004                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             5358                       # number of overall misses
system.l2.overall_misses::.cpu0.data            26159                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2345                       # number of overall misses
system.l2.overall_misses::.cpu1.data        187739142                       # number of overall misses
system.l2.overall_misses::total             187773004                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    423338500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2107489500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    190413000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 16196951133000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     16199672374000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    423338500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2107489500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    190413000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 16196951133000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    16199672374000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          102295                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1076632                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2556                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       438739234                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            439920717                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         102295                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1076632                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2556                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      438739234                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           439920717                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.052378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.024297                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.917449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.427906                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.426834                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.052378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.024297                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.917449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.427906                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.426834                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79010.544979                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 80564.604916                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81199.573561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 86273.703824                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86272.637860                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79010.544979                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 80564.604916                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81199.573561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 86273.703824                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86272.637860                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            11901524                       # number of writebacks
system.l2.writebacks::total                  11901524                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         5358                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        26159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    187739142                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         187773004                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         5358                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        26159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    187739142                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        187773004                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    369758500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1845899500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    166973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 14319559713000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 14321942344000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    369758500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1845899500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    166973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 14319559713000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 14321942344000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.052378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.024297                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.917449                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.427906                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.426834                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.052378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.024297                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.917449                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.427906                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.426834                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69010.544979                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 70564.604916                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71203.837953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 76273.703824                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76272.637913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69010.544979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 70564.604916                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71203.837953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 76273.703824                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76272.637913                       # average overall mshr miss latency
system.l2.replacements                      188199920                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks    241502128                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total        241502128                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks    241502128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total    241502128                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       103826                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           103826                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       103826                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       103826                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3394131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3394131                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data           254053                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          5948088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               6202141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          16112                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        7055166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7071278                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   1264572000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 594289960500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  595554532500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       270165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data     13003254                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13273419                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.059638                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.542569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.532740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 78486.345581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84234.723960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84221.626204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        16112                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      7055166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7071278                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   1103452000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 523738300500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 524841752500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.059638                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.542569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.532740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 68486.345581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74234.723960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74221.626204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         96937                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           211                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              97148                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         5358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2345                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7703                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    423338500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    190413000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    613751500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       102295                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2556                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         104851                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.052378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.917449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.073466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79010.544979                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81199.573561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79676.944048                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         5358                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2345                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7703                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    369758500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    166973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    536731500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.052378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.917449                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.073466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69010.544979                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71203.837953                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69678.242243                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       796420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data    245052004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total         245848424                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        10047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    180683976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       180694023                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    842917500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 15602661172500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 15603504090000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       806467                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    425735980                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     426542447                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.012458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.424404                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.423625                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 83897.432069                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 86353.319857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86353.183304                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        10047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    180683976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    180694023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    742447500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 13795821412500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 13796563860000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.012458                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.424404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.423625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 73897.432069                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 76353.319857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76353.183304                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32747.922857                       # Cycle average of tags in use
system.l2.tags.total_refs                   876445247                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 188232688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.656180                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   26773.225940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst      385.648419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data     1493.127444                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.061288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     4095.859766                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.817054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.011769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.045567                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999387                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          721                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2772                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        28430                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                7226947720                       # Number of tag accesses
system.l2.tags.data_accesses               7226947720                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        342912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1674176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        150016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12015305088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12017472192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       342912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       150016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        492928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    761697472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       761697472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           5358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          26159                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      187739142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           187773003                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11901523                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11901523                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst            14830                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data            72402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst             6488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        519618238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             519711958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst        14830                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst         6488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            21317                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       32940645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             32940645                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       32940645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst           14830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data           72402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst            6488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       519618238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            552652603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  11895645.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      5358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     26158.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 187590047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      6.137960266500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       738074                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       738074                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           392082436                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           11172947                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   187773003                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11901523                       # Number of write requests accepted
system.mem_ctrls.readBursts                 187773003                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11901523                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 149096                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  5878                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          11683169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          12125499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          12214184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12162021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          12090752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          12039497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          11724916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          11699262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11715402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          11784830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11673971                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         11694033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         11387477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         11350380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         11160611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         11117903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            761640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            757252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            742342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            742486                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            744215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            733762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            734411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            741145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            736160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            727365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           734147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           757426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           743465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           748017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           745750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           746043                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3069115398000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               938119535000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6587063654250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16357.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35107.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 85028840                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9225508                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 45.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             187773003                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11901523                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0               186366122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1256892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     864                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  36498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  43607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 630594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 737701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 738491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 739182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 739833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 739742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 744712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 739180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 741549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 740910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 739945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 740904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 813944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 739149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 750912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 738090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    105265174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.305542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.953646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.035146                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     93521429     88.84%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3880229      3.69%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1118896      1.06%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       677841      0.64%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       563211      0.54%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       489299      0.46%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       430638      0.41%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       426658      0.41%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      4156973      3.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    105265174                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       738074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     254.207443                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  23861.379952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1.04858e+06       738061    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.04858e+06-2.09715e+06            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.09715e+06-3.14573e+06            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4.1943e+06-5.24288e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5.24288e+06-6.29146e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.67772e+07-1.78258e+07            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        738074                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       738074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.117118                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.110470                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.481384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           693777     94.00%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7038      0.95%     94.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            32663      4.43%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4332      0.59%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              246      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        738074                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12007930048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9542144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               761320064                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12017472192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            761697472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       519.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    519.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     32.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  23123332016000                       # Total gap between requests
system.mem_ctrls.avgGap                     115805.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       342912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1674112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       150016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12005763008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    761320064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14829.696632283438                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 72399.254294003389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 6487.646305724595                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 519205578.246694982052                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 32924323.410060338676                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         5358                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        26159                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    187739142                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11901523                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    150149000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    769939500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     70804750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 6586072761000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 572011118485000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28023.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     29433.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30206.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35080.98                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48062010.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         371690899860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         197558375685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        656056093980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        30998307060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1825335744960.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     9015831421560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1287080430240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       13384551273345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        578.833155                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 3257062420750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 772138640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 19094131027750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         379902521040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         201922959645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        683578602000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        31096860660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1825335744960.000244                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     9026959401030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1277709500160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       13426505589495                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.647527                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 3225610841500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 772138640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 19125582607000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 23123332088500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         426647297                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty    253403652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       103826                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       374611110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13273419                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13273419                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        104851                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    426542447                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       306373                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3229384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side   1316217190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1319760101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13060992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    135794432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       294272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  43468557184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            43617706880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       188199920                       # Total snoops (count)
system.tol2bus.snoopTraffic                 761697536                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        628120637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006138                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.078103                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              624265445     99.39%     99.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3855188      0.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          628120637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       681525646500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy      658108989722                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3832500                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1614949497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         153470444                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
