{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:15:42 2007 " "Info: Processing started: Fri Jul 13 15:15:42 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlv5637 -c AD5310BRM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tlv5637 -c AD5310BRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tlv5637.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tlv5637.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tlv5637-a " "Info: Found design unit 1: tlv5637-a" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 64 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 tlv5637 " "Info: Found entity 1: tlv5637" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 35 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "tlv5637 " "Info: Elaborating entity \"tlv5637\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|tlv5637\|state 7 " "Info: State machine \"\|tlv5637\|state\" contains 7 states" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|tlv5637\|Mstate 8 " "Info: State machine \"\|tlv5637\|Mstate\" contains 8 states" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|tlv5637\|state " "Info: Selected Auto state machine encoding method for state machine \"\|tlv5637\|state\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|tlv5637\|state " "Info: Encoding result for state machine \"\|tlv5637\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "7 " "Info: Completed encoding using 7 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.next_tx " "Info: Encoded state bit \"state.next_tx\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.data_end " "Info: Encoded state bit \"state.data_end\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.data_h " "Info: Encoded state bit \"state.data_h\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.data_l " "Info: Encoded state bit \"state.data_l\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.sync_h " "Info: Encoded state bit \"state.sync_h\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.sync_l " "Info: Encoded state bit \"state.sync_l\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state.idle " "Info: Encoded state bit \"state.idle\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.idle 0000000 " "Info: State \"\|tlv5637\|state.idle\" uses code string \"0000000\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.sync_l 0000011 " "Info: State \"\|tlv5637\|state.sync_l\" uses code string \"0000011\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.sync_h 0000101 " "Info: State \"\|tlv5637\|state.sync_h\" uses code string \"0000101\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.data_l 0001001 " "Info: State \"\|tlv5637\|state.data_l\" uses code string \"0001001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.data_h 0010001 " "Info: State \"\|tlv5637\|state.data_h\" uses code string \"0010001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.data_end 0100001 " "Info: State \"\|tlv5637\|state.data_end\" uses code string \"0100001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|state.next_tx 1000001 " "Info: State \"\|tlv5637\|state.next_tx\" uses code string \"1000001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|tlv5637\|Mstate " "Info: Selected Auto state machine encoding method for state machine \"\|tlv5637\|Mstate\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|tlv5637\|Mstate " "Info: Encoding result for state machine \"\|tlv5637\|Mstate\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "8 " "Info: Completed encoding using 8 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mready " "Info: Encoded state bit \"Mstate.mready\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_dac_b_repeat " "Info: Encoded state bit \"Mstate.mwait_dac_b_repeat\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_dac_b " "Info: Encoded state bit \"Mstate.mwait_dac_b\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_dac_a_repeat " "Info: Encoded state bit \"Mstate.mwait_dac_a_repeat\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_dac_a " "Info: Encoded state bit \"Mstate.mwait_dac_a\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_config_repeat " "Info: Encoded state bit \"Mstate.mwait_config_repeat\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.mwait_config " "Info: Encoded state bit \"Mstate.mwait_config\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "Mstate.midle " "Info: Encoded state bit \"Mstate.midle\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.midle 00000000 " "Info: State \"\|tlv5637\|Mstate.midle\" uses code string \"00000000\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_config 00000011 " "Info: State \"\|tlv5637\|Mstate.mwait_config\" uses code string \"00000011\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_config_repeat 00000101 " "Info: State \"\|tlv5637\|Mstate.mwait_config_repeat\" uses code string \"00000101\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_dac_a 00001001 " "Info: State \"\|tlv5637\|Mstate.mwait_dac_a\" uses code string \"00001001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_dac_a_repeat 00010001 " "Info: State \"\|tlv5637\|Mstate.mwait_dac_a_repeat\" uses code string \"00010001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_dac_b 00100001 " "Info: State \"\|tlv5637\|Mstate.mwait_dac_b\" uses code string \"00100001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mwait_dac_b_repeat 01000001 " "Info: State \"\|tlv5637\|Mstate.mwait_dac_b_repeat\" uses code string \"01000001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|tlv5637\|Mstate.mready 10000001 " "Info: State \"\|tlv5637\|Mstate.mready\" uses code string \"10000001\"" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Mstate.mwait_config_repeat data_in GND " "Warning: Reduced register \"Mstate.mwait_config_repeat\" with stuck data_in port to stuck value GND" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Mstate.mwait_dac_a_repeat data_in GND " "Warning: Reduced register \"Mstate.mwait_dac_a_repeat\" with stuck data_in port to stuck value GND" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Mstate.mwait_dac_b_repeat data_in GND " "Warning: Reduced register \"Mstate.mwait_dac_b_repeat\" with stuck data_in port to stuck value GND" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 89 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "test3 VCC " "Warning: Pin \"test3\" stuck at VCC" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 51 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Info: Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Info: Implemented 52 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Info: Implemented 92 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Allocated 157 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:15:46 2007 " "Info: Processing ended: Fri Jul 13 15:15:46 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:15:47 2007 " "Info: Processing started: Fri Jul 13 15:15:47 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AD5310BRM EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design AD5310BRM" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ L8 " "Info: Pin ~DATA0~ is reserved at location L8" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "61 61 " "Warning: No exact pin location assignment(s) for 61 pins of 61 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sync " "Info: Pin sync not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 47 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sync } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sync } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "update_done " "Info: Pin update_done not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 48 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { update_done } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { update_done } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test1 " "Info: Pin test1 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 49 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test2 " "Info: Pin test2 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 50 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test3 " "Info: Pin test3 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 51 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test4 " "Info: Pin test4 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 52 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test4 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data1 " "Info: Pin data1 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 53 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data2 " "Info: Pin data2 not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 54 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { data2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sck " "Info: Pin sck not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 55 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sck } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sck } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "update_DACs " "Info: Pin update_DACs not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 41 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { update_DACs } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { update_DACs } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 40 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_en " "Info: Pin clk_en not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 46 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_en } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_en } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[11\] " "Info: Pin dac1A_data\[11\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[11\] " "Info: Pin dac1B_data\[11\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[11\] " "Info: Pin dac2A_data\[11\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[11\] " "Info: Pin dac2B_data\[11\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[11] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[10\] " "Info: Pin dac1A_data\[10\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[10\] " "Info: Pin dac1B_data\[10\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[10\] " "Info: Pin dac2A_data\[10\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[10\] " "Info: Pin dac2B_data\[10\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[10] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[9\] " "Info: Pin dac1A_data\[9\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[9\] " "Info: Pin dac1B_data\[9\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[9\] " "Info: Pin dac2A_data\[9\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[9\] " "Info: Pin dac2B_data\[9\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[9] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[8\] " "Info: Pin dac1A_data\[8\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[8\] " "Info: Pin dac1B_data\[8\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[8\] " "Info: Pin dac2A_data\[8\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[8\] " "Info: Pin dac2B_data\[8\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[8] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[7\] " "Info: Pin dac1A_data\[7\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[7\] " "Info: Pin dac1B_data\[7\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[7\] " "Info: Pin dac2A_data\[7\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[7\] " "Info: Pin dac2B_data\[7\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[7] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[6\] " "Info: Pin dac1A_data\[6\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[6\] " "Info: Pin dac1B_data\[6\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[6\] " "Info: Pin dac2A_data\[6\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[6\] " "Info: Pin dac2B_data\[6\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[6] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[5\] " "Info: Pin dac1A_data\[5\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[5\] " "Info: Pin dac1B_data\[5\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[5\] " "Info: Pin dac2A_data\[5\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[5\] " "Info: Pin dac2B_data\[5\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[4\] " "Info: Pin dac1A_data\[4\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[4\] " "Info: Pin dac1B_data\[4\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[4\] " "Info: Pin dac2A_data\[4\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[4\] " "Info: Pin dac2B_data\[4\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[3\] " "Info: Pin dac1A_data\[3\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[3\] " "Info: Pin dac1B_data\[3\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[3\] " "Info: Pin dac2A_data\[3\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[3\] " "Info: Pin dac2B_data\[3\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[2\] " "Info: Pin dac1A_data\[2\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[2\] " "Info: Pin dac1B_data\[2\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[2\] " "Info: Pin dac2A_data\[2\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[2\] " "Info: Pin dac2B_data\[2\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[1\] " "Info: Pin dac1B_data\[1\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[1\] " "Info: Pin dac1A_data\[1\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[1\] " "Info: Pin dac2B_data\[1\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[1\] " "Info: Pin dac2A_data\[1\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[1] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1A_data\[0\] " "Info: Pin dac1A_data\[0\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac1B_data\[0\] " "Info: Pin dac1B_data\[0\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 43 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1B_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2A_data\[0\] " "Info: Pin dac2A_data\[0\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 44 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2A_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac2B_data\[0\] " "Info: Pin dac2B_data\[0\] not assigned to an exact location on the device" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 45 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac2B_data[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN M20 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN M20" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in PIN M21 " "Info: Automatically promoted some destinations of signal \"reset\" to use Global clock in PIN M21" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "process2~12 " "Info: Destination \"process2~12\" may be non-global or may not use global clock" {  } {  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "" 0}  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 40 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "59 unused 3.30 50 9 0 " "Info: Number of I/O pins in group: 59 (unused VREF, 3.30 VCCIO, 50 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 27 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 30 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 29 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.874 ns register register " "Info: Estimated most critical path is register to register delay of 2.874 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.idle 1 REG LAB_X40_Y12 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y12; Fanout = 12; REG Node = 'state.idle'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.idle } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.075 ns) 1.177 ns process2~12 2 COMB LAB_X40_Y11 6 " "Info: 2: + IC(1.102 ns) + CELL(0.075 ns) = 1.177 ns; Loc. = LAB_X40_Y11; Fanout = 6; COMB Node = 'process2~12'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.177 ns" { state.idle process2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.761 ns) 2.874 ns shift_count\[5\] 3 REG LAB_X39_Y12 4 " "Info: 3: + IC(0.936 ns) + CELL(0.761 ns) = 2.874 ns; Loc. = LAB_X39_Y12; Fanout = 4; REG Node = 'shift_count\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.697 ns" { process2~12 shift_count[5] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.836 ns ( 29.09 % ) " "Info: Total cell delay = 0.836 ns ( 29.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.038 ns ( 70.91 % ) " "Info: Total interconnect delay = 2.038 ns ( 70.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { state.idle process2~12 shift_count[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 1 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X32_Y10 X42_Y20 " "Info: The peak interconnect region extends from location X32_Y10 to location X42_Y20" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "test3 GND " "Info: Pin test3 has GND driving its datain port" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 51 -1 0 } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test3 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { test3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/AD5310BRM.fit.smsg " "Info: Generated suppressed messages file C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/AD5310BRM.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Allocated 224 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:16:01 2007 " "Info: Processing ended: Fri Jul 13 15:16:01 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:16:02 2007 " "Info: Processing started: Fri Jul 13 15:16:02 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "168 " "Info: Allocated 168 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:16:10 2007 " "Info: Processing ended: Fri Jul 13 15:16:10 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 13 15:16:11 2007 " "Info: Processing started: Fri Jul 13 15:16:11 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tlv5637 -c AD5310BRM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register state.sync_l register shift_count\[5\] 319.69 MHz 3.128 ns Internal " "Info: Clock \"clk\" has Internal fmax of 319.69 MHz between source register \"state.sync_l\" and destination register \"shift_count\[5\]\" (period= 3.128 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.962 ns + Longest register register " "Info: + Longest register to register delay is 2.962 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state.sync_l 1 REG LC_X40_Y12_N9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X40_Y12_N9; Fanout = 11; REG Node = 'state.sync_l'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { state.sync_l } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.280 ns) 1.269 ns process2~12 2 COMB LC_X40_Y11_N4 6 " "Info: 2: + IC(0.989 ns) + CELL(0.280 ns) = 1.269 ns; Loc. = LC_X40_Y11_N4; Fanout = 6; COMB Node = 'process2~12'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { state.sync_l process2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.761 ns) 2.962 ns shift_count\[5\] 3 REG LC_X39_Y12_N6 4 " "Info: 3: + IC(0.932 ns) + CELL(0.761 ns) = 2.962 ns; Loc. = LC_X39_Y12_N6; Fanout = 4; REG Node = 'shift_count\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { process2~12 shift_count[5] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.041 ns ( 35.15 % ) " "Info: Total cell delay = 1.041 ns ( 35.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.921 ns ( 64.85 % ) " "Info: Total interconnect delay = 1.921 ns ( 64.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { state.sync_l process2~12 shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { state.sync_l process2~12 shift_count[5] } { 0.000ns 0.989ns 0.932ns } { 0.000ns 0.280ns 0.761ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.006 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 56 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.542 ns) 3.006 ns shift_count\[5\] 2 REG LC_X39_Y12_N6 4 " "Info: 2: + IC(1.636 ns) + CELL(0.542 ns) = 3.006 ns; Loc. = LC_X39_Y12_N6; Fanout = 4; REG Node = 'shift_count\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { clk shift_count[5] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.58 % ) " "Info: Total cell delay = 1.370 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.636 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[5] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.006 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 56 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.542 ns) 3.006 ns state.sync_l 2 REG LC_X40_Y12_N9 11 " "Info: 2: + IC(1.636 ns) + CELL(0.542 ns) = 3.006 ns; Loc. = LC_X40_Y12_N9; Fanout = 11; REG Node = 'state.sync_l'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { clk state.sync_l } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.58 % ) " "Info: Total cell delay = 1.370 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.636 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk state.sync_l } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 state.sync_l } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[5] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk state.sync_l } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 state.sync_l } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { state.sync_l process2~12 shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.962 ns" { state.sync_l process2~12 shift_count[5] } { 0.000ns 0.989ns 0.932ns } { 0.000ns 0.280ns 0.761ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[5] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk state.sync_l } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 state.sync_l } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "shiftreg\[0\] dac1A_data\[0\] clk 4.975 ns register " "Info: tsu for register \"shiftreg\[0\]\" (data pin = \"dac1A_data\[0\]\", clock pin = \"clk\") is 4.975 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.979 ns + Longest pin register " "Info: + Longest pin to register delay is 7.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns dac1A_data\[0\] 1 PIN PIN_V9 1 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_V9; Fanout = 1; PIN Node = 'dac1A_data\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { dac1A_data[0] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.590 ns) + CELL(0.366 ns) 6.043 ns shiftreg~1619 2 COMB LC_X41_Y12_N4 1 " "Info: 2: + IC(4.590 ns) + CELL(0.366 ns) = 6.043 ns; Loc. = LC_X41_Y12_N4; Fanout = 1; COMB Node = 'shiftreg~1619'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.956 ns" { dac1A_data[0] shiftreg~1619 } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.397 ns) + CELL(0.539 ns) 7.979 ns shiftreg\[0\] 3 REG LC_X41_Y13_N3 1 " "Info: 3: + IC(1.397 ns) + CELL(0.539 ns) = 7.979 ns; Loc. = LC_X41_Y13_N3; Fanout = 1; REG Node = 'shiftreg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.936 ns" { shiftreg~1619 shiftreg[0] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 364 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.992 ns ( 24.97 % ) " "Info: Total cell delay = 1.992 ns ( 24.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.987 ns ( 75.03 % ) " "Info: Total interconnect delay = 5.987 ns ( 75.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { dac1A_data[0] shiftreg~1619 shiftreg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { dac1A_data[0] dac1A_data[0]~out0 shiftreg~1619 shiftreg[0] } { 0.000ns 0.000ns 4.590ns 1.397ns } { 0.000ns 1.087ns 0.366ns 0.539ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 364 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.014 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 56 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.542 ns) 3.014 ns shiftreg\[0\] 2 REG LC_X41_Y13_N3 1 " "Info: 2: + IC(1.644 ns) + CELL(0.542 ns) = 3.014 ns; Loc. = LC_X41_Y13_N3; Fanout = 1; REG Node = 'shiftreg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { clk shiftreg[0] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 364 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.45 % ) " "Info: Total cell delay = 1.370 ns ( 45.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.644 ns ( 54.55 % ) " "Info: Total interconnect delay = 1.644 ns ( 54.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clk shiftreg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clk clk~out0 shiftreg[0] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.979 ns" { dac1A_data[0] shiftreg~1619 shiftreg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "7.979 ns" { dac1A_data[0] dac1A_data[0]~out0 shiftreg~1619 shiftreg[0] } { 0.000ns 0.000ns 4.590ns 1.397ns } { 0.000ns 1.087ns 0.366ns 0.539ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.014 ns" { clk shiftreg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.014 ns" { clk clk~out0 shiftreg[0] } { 0.000ns 0.000ns 1.644ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk test2 shift_count\[3\] 9.204 ns register " "Info: tco from clock \"clk\" to destination pin \"test2\" through register \"shift_count\[3\]\" is 9.204 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.006 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 56 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.542 ns) 3.006 ns shift_count\[3\] 2 REG LC_X39_Y12_N4 3 " "Info: 2: + IC(1.636 ns) + CELL(0.542 ns) = 3.006 ns; Loc. = LC_X39_Y12_N4; Fanout = 3; REG Node = 'shift_count\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { clk shift_count[3] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.58 % ) " "Info: Total cell delay = 1.370 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.636 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[3] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.042 ns + Longest register pin " "Info: + Longest register to pin delay is 6.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_count\[3\] 1 REG LC_X39_Y12_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X39_Y12_N4; Fanout = 3; REG Node = 'shift_count\[3\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_count[3] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.403 ns) + CELL(0.366 ns) 0.769 ns Equal0~48 2 COMB LC_X39_Y12_N8 3 " "Info: 2: + IC(0.403 ns) + CELL(0.366 ns) = 0.769 ns; Loc. = LC_X39_Y12_N8; Fanout = 3; COMB Node = 'Equal0~48'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { shift_count[3] Equal0~48 } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.075 ns) 1.164 ns Equal0~49 3 COMB LC_X39_Y12_N7 4 " "Info: 3: + IC(0.320 ns) + CELL(0.075 ns) = 1.164 ns; Loc. = LC_X39_Y12_N7; Fanout = 4; COMB Node = 'Equal0~49'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Equal0~48 Equal0~49 } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 325 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.474 ns) + CELL(2.404 ns) 6.042 ns test2 4 PIN PIN_D9 0 " "Info: 4: + IC(2.474 ns) + CELL(2.404 ns) = 6.042 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'test2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { Equal0~49 test2 } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.845 ns ( 47.09 % ) " "Info: Total cell delay = 2.845 ns ( 47.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.197 ns ( 52.91 % ) " "Info: Total interconnect delay = 3.197 ns ( 52.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { shift_count[3] Equal0~48 Equal0~49 test2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { shift_count[3] Equal0~48 Equal0~49 test2 } { 0.000ns 0.403ns 0.320ns 2.474ns } { 0.000ns 0.366ns 0.075ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[3] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[3] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.042 ns" { shift_count[3] Equal0~48 Equal0~49 test2 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.042 ns" { shift_count[3] Equal0~48 Equal0~49 test2 } { 0.000ns 0.403ns 0.320ns 2.474ns } { 0.000ns 0.366ns 0.075ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "shift_count\[5\] reset clk -1.729 ns register " "Info: th for register \"shift_count\[5\]\" (data pin = \"reset\", clock pin = \"clk\") is -1.729 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.006 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 56 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 56; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.542 ns) 3.006 ns shift_count\[5\] 2 REG LC_X39_Y12_N6 4 " "Info: 2: + IC(1.636 ns) + CELL(0.542 ns) = 3.006 ns; Loc. = LC_X39_Y12_N6; Fanout = 4; REG Node = 'shift_count\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { clk shift_count[5] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.58 % ) " "Info: Total cell delay = 1.370 ns ( 45.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.636 ns ( 54.42 % ) " "Info: Total interconnect delay = 1.636 ns ( 54.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[5] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.835 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.725 ns) 0.725 ns reset 1 PIN PIN_M21 13 " "Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_M21; Fanout = 13; PIN Node = 'reset'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.051 ns) + CELL(0.366 ns) 3.142 ns process2~12 2 COMB LC_X40_Y11_N4 6 " "Info: 2: + IC(2.051 ns) + CELL(0.366 ns) = 3.142 ns; Loc. = LC_X40_Y11_N4; Fanout = 6; COMB Node = 'process2~12'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.417 ns" { reset process2~12 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.761 ns) 4.835 ns shift_count\[5\] 3 REG LC_X39_Y12_N6 4 " "Info: 3: + IC(0.932 ns) + CELL(0.761 ns) = 4.835 ns; Loc. = LC_X39_Y12_N6; Fanout = 4; REG Node = 'shift_count\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { process2~12 shift_count[5] } "NODE_NAME" } } { "tlv5637.vhd" "" { Text "C:/DESIGNS/PCB/TRIC/VHDL/VHDL_v0.7/FPGA/TLV5637/tlv5637.vhd" 315 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.852 ns ( 38.30 % ) " "Info: Total cell delay = 1.852 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.983 ns ( 61.70 % ) " "Info: Total interconnect delay = 2.983 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { reset process2~12 shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.835 ns" { reset reset~out0 process2~12 shift_count[5] } { 0.000ns 0.000ns 2.051ns 0.932ns } { 0.000ns 0.725ns 0.366ns 0.761ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { clk shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { clk clk~out0 shift_count[5] } { 0.000ns 0.000ns 1.636ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.835 ns" { reset process2~12 shift_count[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.835 ns" { reset reset~out0 process2~12 shift_count[5] } { 0.000ns 0.000ns 2.051ns 0.932ns } { 0.000ns 0.725ns 0.366ns 0.761ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "113 " "Info: Allocated 113 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 13 15:16:13 2007 " "Info: Processing ended: Fri Jul 13 15:16:13 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Info: Quartus II Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
