// Seed: 2636699092
module module_0 (
    input wire id_0,
    output tri0 id_1,
    output tri id_2,
    input wire id_3,
    input tri id_4,
    output tri0 id_5,
    input tri id_6,
    input wor id_7,
    input supply0 id_8,
    input wire id_9
);
  assign id_2 = id_0;
  wor id_11 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    input wor id_4,
    output wor id_5,
    input tri0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    input tri1 id_11,
    input tri1 id_12,
    input wor id_13,
    input wor id_14,
    input uwire id_15,
    input tri1 id_16,
    input supply1 id_17,
    output uwire id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    input tri0 id_22,
    output uwire id_23,
    input tri1 id_24,
    input wand id_25
);
  wire id_27;
  wire id_28;
  module_0(
      id_8, id_3, id_3, id_1, id_6, id_18, id_13, id_20, id_24, id_9
  );
endmodule
