+incdir+../../../../../../rtl/verilog/pkg/peripheral/wb

../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_initiator_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_initiator_nocres_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_initiator_req_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_interface_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_target_wb.sv
../../../../../../rtl/verilog/peripheral/wb/peripheral_dma_top_wb.sv

../../../../../../rtl/verilog/core/peripheral_arb_rr.sv
../../../../../../rtl/verilog/core/peripheral_dma_initiator_nocreq.sv
../../../../../../rtl/verilog/core/peripheral_dma_packet_buffer.sv
../../../../../../rtl/verilog/core/peripheral_dma_request_table.sv

../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_master_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_memory_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_slave_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/bus/peripheral_bfm_transactor_wb.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_tap_generator.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_utils_testbench.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_dma_testbench.sv
../../../../../../bench/verilog/tests/peripheral/wb/main/peripheral_top_testbench.sv
