// Seed: 22578657
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3
    , id_8,
    output wire id_4,
    output wor id_5,
    input supply1 id_6
);
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  wire id_13 = !1'b0;
  wire id_14;
  always_latch @(*) id_4 = id_13;
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri0 id_3,
    output wor id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input tri1 id_9
);
  supply0 id_11 = 1'b0;
  module_0(
      id_3, id_7, id_1, id_9, id_4, id_3, id_8
  );
endmodule
