{
   "ExpandedHierarchyInLayout":"",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0.19  2019-03-26 bk=1.5019 VDI=41 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port usb_uart -pg 1 -lvl 5 -x 1280 -y 1030 -defaultsOSRD
preplace port gpio_rtl_0 -pg 1 -lvl 5 -x 1280 -y 900 -defaultsOSRD
preplace port CM3_CODE_AXI3 -pg 1 -lvl 5 -x 1280 -y 80 -defaultsOSRD
preplace port sys_clock -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port TDI -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace port nTRST -pg 1 -lvl 0 -x 0 -y 310 -defaultsOSRD
preplace port reset -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port ext_clock -pg 1 -lvl 5 -x 1280 -y 430 -defaultsOSRD
preplace port locked -pg 1 -lvl 5 -x 1280 -y 610 -defaultsOSRD
preplace port TDO -pg 1 -lvl 5 -x 1280 -y 260 -defaultsOSRD
preplace port nTDOEN -pg 1 -lvl 5 -x 1280 -y 280 -defaultsOSRD
preplace port SWV -pg 1 -lvl 5 -x 1280 -y 360 -defaultsOSRD
preplace port SWDI -pg 1 -lvl 0 -x 0 -y 290 -defaultsOSRD
preplace port SWCLK -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace port JTAGNSW -pg 1 -lvl 5 -x 1280 -y 180 -defaultsOSRD
preplace port JTAGTOP -pg 1 -lvl 5 -x 1280 -y 200 -defaultsOSRD
preplace port SWDO -pg 1 -lvl 5 -x 1280 -y 220 -defaultsOSRD
preplace port SWDOEN -pg 1 -lvl 5 -x 1280 -y 240 -defaultsOSRD
preplace portBus M3_RESET_OUT -pg 1 -lvl 5 -x 1280 -y 450 -defaultsOSRD
preplace portBus CFGITCMEN -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace inst Clocks_and_Resets -pg 1 -lvl 3 -x 790 -y 560 -defaultsOSRD
preplace inst Cortex_M3_0 -pg 1 -lvl 3 -x 790 -y 210 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 790 -y 760 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 790 -y 900 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 380 -y 880 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 3 -x 790 -y 1050 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1150 -y 760 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -x 380 -y 1170 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 1 -x 100 -y 880 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 980 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 1 -x 100 -y 1480 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 1 -x 100 -y 1380 -defaultsOSRD
preplace inst xlconstant_5 -pg 1 -lvl 1 -x 100 -y 1280 -defaultsOSRD
preplace inst xlconstant_6 -pg 1 -lvl 1 -x 100 -y 1180 -defaultsOSRD
preplace inst xlconstant_7 -pg 1 -lvl 1 -x 100 -y 1080 -defaultsOSRD
preplace netloc axi_uartlite_0_interrupt 1 1 3 230 1310 NJ 1310 1000
preplace netloc clk_wiz_0_clk_out1 1 1 4 210 1040 550 440 1040 430 NJ
preplace netloc proc_sys_reset_1_interconnect_aresetn 1 2 2 580 1130 990
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 1 3 220 1300 NJ 1300 1010
preplace netloc sys_clock_1 1 0 3 NJ 540 NJ 540 NJ
preplace netloc xlconcat_0_dout 1 2 1 560 130n
preplace netloc Clocks_and_Resets_sysresetn 1 2 3 570 450 1030 450 NJ
preplace netloc Clocks_and_Resets_dbgresetn 1 2 2 580 420 1000
preplace netloc TDI_1 1 0 3 NJ 330 NJ 330 NJ
preplace netloc nTRST_1 1 0 3 NJ 310 NJ 310 NJ
preplace netloc Cortex_M3_0_SYSRESETREQ 1 2 2 580 430 1010
preplace netloc reset_1 1 0 3 NJ 580 NJ 580 NJ
preplace netloc Clocks_and_Resets_locked 1 3 2 NJ 610 NJ
preplace netloc Cortex_M3_0_TDO 1 3 2 NJ 260 NJ
preplace netloc Cortex_M3_0_nTDOEN 1 3 2 NJ 280 NJ
preplace netloc Cortex_M3_0_SWV 1 3 2 NJ 360 NJ
preplace netloc SWDI_1 1 0 3 NJ 290 NJ 290 NJ
preplace netloc SWCLK_1 1 0 3 NJ 270 NJ 270 NJ
preplace netloc Cortex_M3_0_JTAGNSW 1 3 2 NJ 180 NJ
preplace netloc Cortex_M3_0_JTAGTOP 1 3 2 NJ 200 NJ
preplace netloc Cortex_M3_0_SWDO 1 3 2 NJ 220 NJ
preplace netloc Cortex_M3_0_SWDOEN 1 3 2 NJ 240 NJ
preplace netloc CFGITCMEN_1 1 0 3 NJ 170 NJ 170 NJ
preplace netloc xlconstant_1_dout 1 1 1 200J 880n
preplace netloc xlconstant_2_dout 1 1 1 190J 980n
preplace netloc xlconstant_7_dout 1 1 1 180J 1080n
preplace netloc xlconstant_6_dout 1 1 1 NJ 1180
preplace netloc xlconstant_5_dout 1 1 1 180J 1200n
preplace netloc xlconstant_4_dout 1 1 1 190J 1220n
preplace netloc xlconstant_3_dout 1 1 1 210J 1240n
preplace netloc Cortex_M3_0_CM3_SYS_AXI3 1 1 3 220 660 NJ 660 1020
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 NJ 760
preplace netloc axi_uartlite_0_UART 1 3 2 1030J 1030 NJ
preplace netloc Cortex_M3_0_CM3_CODE_AXI3 1 3 2 NJ 80 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 N 880
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 540 740n
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 900 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 530 860n
levelinfo -pg 1 0 100 380 790 1150 1280
pagesize -pg 1 -db -bbox -sgen -170 0 1480 1540
"
}
0
