// Seed: 1170660565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  output wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_26;
  assign id_15 = 1 == 1;
  wire id_27 = id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = 1;
  reg id_17;
  assign id_2 = 1;
  assign id_7 = 1;
  always begin : LABEL_0
    id_9  <= 1 & id_3;
    id_17 <= 1;
    return $display * id_4[1];
    id_6[1] <= id_3;
  end
  wire id_18;
  wire id_19;
  module_0 modCall_1 (
      id_1,
      id_11,
      id_10,
      id_5,
      id_10,
      id_8,
      id_18,
      id_15,
      id_16,
      id_8,
      id_15,
      id_18,
      id_14,
      id_11,
      id_5,
      id_11,
      id_8,
      id_7,
      id_12,
      id_8,
      id_15,
      id_19,
      id_11,
      id_5,
      id_2
  );
endmodule
