Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Tue Oct 07 10:43:48 2014

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>
   bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>


