// Seed: 1084253466
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_3 = 32'd27,
    parameter id_4 = 32'd50,
    parameter id_7 = 32'd36
) (
    input tri1 id_0,
    inout wor id_1,
    output tri0 id_2[id_4  .  id_7 : 1],
    input tri1 _id_3,
    input supply1 _id_4,
    input tri0 id_5[id_3 : (  id_7  )],
    input wand id_6,
    input tri0 _id_7,
    output logic id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    input wire id_12[-1 : ""]
);
  assign id_2 = id_1;
  int id_14;
  reg id_15, id_16;
  assign id_2 = id_16;
  module_0 modCall_1 ();
  assign id_1 = -1;
  logic id_17 = 1;
  wire  id_18;
  logic id_19;
  ;
  wire id_20;
  assign id_8#(
      .id_1 (1),
      .id_16(1),
      .id_18(1'b0 ^ 1),
      .id_16(1),
      .id_6 (1),
      .id_3 (1),
      .id_6 (1),
      .id_20((1) && -1),
      .id_10({1 - 1{1}})
  ) = id_17;
  initial begin : LABEL_0
    if (1)
      if (1'h0)
        @(id_12 / 1)
        if (1'b0) id_15 <= id_9;
        else
          #1
          if (1)
            assert (id_6) begin : LABEL_1
              id_14 <= 1;
              id_17 = id_11;
              id_8 <= id_17;
            end
    id_16 = -1;
    id_8  = id_17;
  end
  logic id_21;
  ;
  logic id_22;
  ;
endmodule
