OpenROAD v2.0-19814-g250e48e05 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.

Design:                   sha256_unrolled_pipelined
Die area:                 ( 0 0 ) ( 757070 757070 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     25805
Number of terminals:      771
Number of snets:          2
Number of nets:           19357

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 360.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 771241.
[INFO DRT-0033] mcon shape region query size = 504607.
[INFO DRT-0033] met1 shape region query size = 161921.
[INFO DRT-0033] via shape region query size = 38090.
[INFO DRT-0033] met2 shape region query size = 23234.
[INFO DRT-0033] via2 shape region query size = 30472.
[INFO DRT-0033] met3 shape region query size = 23245.
[INFO DRT-0033] via3 shape region query size = 30472.
[INFO DRT-0033] met4 shape region query size = 9186.
[INFO DRT-0033] via4 shape region query size = 1513.
[INFO DRT-0033] met5 shape region query size = 1568.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2959 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11763 groups.
#scanned instances     = 25805
#unique  instances     = 360
#stdCellGenAp          = 12706
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8594
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72307
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:16:54, elapsed time = 00:02:13, memory = 461.41 (MB), peak = 477.12 (MB)
[INFO DRT-0156] guideIn read 100000 guides.

[INFO DRT-0157] Number of guides:     195896

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56263.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54407.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34887.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9933.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2516.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 315.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 530.88 (MB), peak = 530.88 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93666 vertical wires in 3 frboxes and 64655 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15903 vertical wires in 3 frboxes and 18821 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 912.55 (MB), peak = 1018.52 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.55 (MB), peak = 1018.52 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:28, memory = 1275.57 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:44, memory = 1551.93 (MB).
    Completing 30% with 2964 violations.
    elapsed time = 00:00:59, memory = 1673.58 (MB).
    Completing 40% with 2964 violations.
    elapsed time = 00:01:27, memory = 1722.45 (MB).
    Completing 50% with 2964 violations.
    elapsed time = 00:01:37, memory = 1754.63 (MB).
    Completing 60% with 6025 violations.
    elapsed time = 00:02:08, memory = 1811.86 (MB).
    Completing 70% with 6025 violations.
    elapsed time = 00:02:26, memory = 1850.05 (MB).
    Completing 80% with 9215 violations.
    elapsed time = 00:02:48, memory = 1972.04 (MB).
    Completing 90% with 9215 violations.
    elapsed time = 00:03:13, memory = 1943.59 (MB).
    Completing 100% with 12607 violations.
    elapsed time = 00:03:44, memory = 1854.04 (MB).
[INFO DRT-0199]   Number of violations = 14949.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4   via4   met5
Cut Spacing          0     41      0      3      0      0      0      2      0
Metal Spacing        3      0   2432      0    833    171     59      0     61
Min Hole             0      0     26      0      0      0      0      0      0
Recheck             42      0   1258      0    678    162    137      0     65
Short                3      9   6441      5   2115    302     41      0     60
[INFO DRT-0267] cpu time = 00:26:38, elapsed time = 00:03:45, memory = 2000.80 (MB), peak = 2036.60 (MB)
Total wire length = 1042300 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 286494 um.
Total wire length on LAYER met2 = 438493 um.
Total wire length on LAYER met3 = 208415 um.
Total wire length on LAYER met4 = 96724 um.
Total wire length on LAYER met5 = 12172 um.
Total number of vias = 175128.
Up-via summary (total 175128):

-------------------------
 FR_MASTERSLICE         0
            li1     68455
           met1     85391
           met2     16537
           met3      4279
           met4       466
-------------------------
               175128


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 14949 violations.
    elapsed time = 00:00:24, memory = 2001.02 (MB).
    Completing 20% with 14949 violations.
    elapsed time = 00:00:43, memory = 2001.09 (MB).
    Completing 30% with 13216 violations.
    elapsed time = 00:00:57, memory = 2056.92 (MB).
    Completing 40% with 13216 violations.
    elapsed time = 00:01:23, memory = 2056.92 (MB).
    Completing 50% with 13216 violations.
    elapsed time = 00:01:36, memory = 2056.92 (MB).
    Completing 60% with 11438 violations.
    elapsed time = 00:02:02, memory = 2064.46 (MB).
    Completing 70% with 11438 violations.
    elapsed time = 00:02:17, memory = 2100.21 (MB).
    Completing 80% with 9138 violations.
    elapsed time = 00:02:32, memory = 2068.54 (MB).
    Completing 90% with 9138 violations.
    elapsed time = 00:02:59, memory = 2140.79 (MB).
    Completing 100% with 7079 violations.
    elapsed time = 00:03:16, memory = 2087.34 (MB).
[INFO DRT-0199]   Number of violations = 7079.
Viol/Layer        mcon   met1    via   met2   met3   met4   met5
Cut Spacing          8      0      1      0      0      0      0
Metal Spacing        0   1324      0    448     75      9      6
Short                0   4311      1    850     41      5      0
[INFO DRT-0267] cpu time = 00:24:05, elapsed time = 00:03:16, memory = 2089.26 (MB), peak = 2191.98 (MB)
Total wire length = 1034720 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 284436 um.
Total wire length on LAYER met2 = 434937 um.
Total wire length on LAYER met3 = 208119 um.
Total wire length on LAYER met4 = 96112 um.
Total wire length on LAYER met5 = 11114 um.
Total number of vias = 173467.
Up-via summary (total 173467):

-------------------------
 FR_MASTERSLICE         0
            li1     68439
           met1     84061
           met2     16458
           met3      4149
           met4       360
-------------------------
               173467


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 7079 violations.
    elapsed time = 00:00:19, memory = 2139.15 (MB).
    Completing 20% with 7079 violations.
    elapsed time = 00:00:35, memory = 2144.76 (MB).
    Completing 30% with 6951 violations.
    elapsed time = 00:00:51, memory = 2106.48 (MB).
    Completing 40% with 6951 violations.
    elapsed time = 00:01:22, memory = 2139.21 (MB).
    Completing 50% with 6951 violations.
    elapsed time = 00:01:35, memory = 2147.23 (MB).
    Completing 60% with 6864 violations.
    elapsed time = 00:01:57, memory = 2108.79 (MB).
    Completing 70% with 6864 violations.
    elapsed time = 00:02:18, memory = 2177.28 (MB).
    Completing 80% with 6967 violations.
    elapsed time = 00:02:31, memory = 2117.54 (MB).
    Completing 90% with 6967 violations.
    elapsed time = 00:03:03, memory = 2135.63 (MB).
    Completing 100% with 6811 violations.
    elapsed time = 00:03:15, memory = 2137.69 (MB).
[INFO DRT-0199]   Number of violations = 6814.
Viol/Layer        mcon   met1   met2   met3   met4   met5
Cut Spacing          3      0      0      0      0      0
Metal Spacing        0   1242    417     79     10      5
Recheck              0      3      0      0      0      0
Short                0   4236    780     33      6      0
[INFO DRT-0267] cpu time = 00:23:23, elapsed time = 00:03:16, memory = 2143.04 (MB), peak = 2191.98 (MB)
Total wire length = 1031987 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 283355 um.
Total wire length on LAYER met2 = 433931 um.
Total wire length on LAYER met3 = 208461 um.
Total wire length on LAYER met4 = 95945 um.
Total wire length on LAYER met5 = 10292 um.
Total number of vias = 172807.
Up-via summary (total 172807):

-------------------------
 FR_MASTERSLICE         0
            li1     68430
           met1     83669
           met2     16327
           met3      4083
           met4       298
-------------------------
               172807


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6814 violations.
    elapsed time = 00:00:19, memory = 2143.58 (MB).
    Completing 20% with 6814 violations.
    elapsed time = 00:00:31, memory = 2154.41 (MB).
    Completing 30% with 5517 violations.
    elapsed time = 00:00:47, memory = 2201.63 (MB).
    Completing 40% with 5517 violations.
    elapsed time = 00:01:08, memory = 2201.63 (MB).
    Completing 50% with 5517 violations.
    elapsed time = 00:01:21, memory = 2257.73 (MB).
    Completing 60% with 4200 violations.
    elapsed time = 00:01:40, memory = 2268.05 (MB).
    Completing 70% with 4200 violations.
    elapsed time = 00:01:51, memory = 2365.79 (MB).
    Completing 80% with 2643 violations.
    elapsed time = 00:02:14, memory = 2327.31 (MB).
    Completing 90% with 2643 violations.
    elapsed time = 00:02:31, memory = 2375.96 (MB).
    Completing 100% with 1039 violations.
    elapsed time = 00:02:58, memory = 2317.84 (MB).
[INFO DRT-0199]   Number of violations = 1042.
Viol/Layer        met1    via   met2   met3   met4
Cut Spacing          0      1      0      0      0
Metal Spacing      275      0    112     18      1
Min Hole             3      0      1      0      0
NS Metal             1      0      0      0      0
Recheck              3      0      0      0      0
Short              499      0    123      5      0
[INFO DRT-0267] cpu time = 00:19:45, elapsed time = 00:02:58, memory = 2323.70 (MB), peak = 2396.81 (MB)
Total wire length = 1032033 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276785 um.
Total wire length on LAYER met2 = 430836 um.
Total wire length on LAYER met3 = 213989 um.
Total wire length on LAYER met4 = 100259 um.
Total wire length on LAYER met5 = 10163 um.
Total number of vias = 176181.
Up-via summary (total 176181):

-------------------------
 FR_MASTERSLICE         0
            li1     68431
           met1     84833
           met2     18091
           met3      4533
           met4       293
-------------------------
               176181


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1042 violations.
    elapsed time = 00:00:01, memory = 2323.70 (MB).
    Completing 20% with 1042 violations.
    elapsed time = 00:00:05, memory = 2358.72 (MB).
    Completing 30% with 861 violations.
    elapsed time = 00:00:08, memory = 2323.70 (MB).
    Completing 40% with 861 violations.
    elapsed time = 00:00:13, memory = 2323.70 (MB).
    Completing 50% with 861 violations.
    elapsed time = 00:00:16, memory = 2323.70 (MB).
    Completing 60% with 574 violations.
    elapsed time = 00:00:19, memory = 2323.70 (MB).
    Completing 70% with 574 violations.
    elapsed time = 00:00:21, memory = 2360.96 (MB).
    Completing 80% with 345 violations.
    elapsed time = 00:00:23, memory = 2323.84 (MB).
    Completing 90% with 345 violations.
    elapsed time = 00:00:27, memory = 2323.84 (MB).
    Completing 100% with 83 violations.
    elapsed time = 00:00:39, memory = 2323.84 (MB).
[INFO DRT-0199]   Number of violations = 83.
Viol/Layer        met1   met2
Metal Spacing       25      3
Short               51      4
[INFO DRT-0267] cpu time = 00:03:23, elapsed time = 00:00:40, memory = 2261.71 (MB), peak = 2396.81 (MB)
Total wire length = 1031986 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276493 um.
Total wire length on LAYER met2 = 430432 um.
Total wire length on LAYER met3 = 214208 um.
Total wire length on LAYER met4 = 100698 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176367.
Up-via summary (total 176367):

-------------------------
 FR_MASTERSLICE         0
            li1     68442
           met1     84876
           met2     18179
           met3      4577
           met4       293
-------------------------
               176367


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 83 violations.
    elapsed time = 00:00:00, memory = 2261.71 (MB).
    Completing 20% with 83 violations.
    elapsed time = 00:00:00, memory = 2261.71 (MB).
    Completing 30% with 64 violations.
    elapsed time = 00:00:04, memory = 2261.71 (MB).
    Completing 40% with 64 violations.
    elapsed time = 00:00:04, memory = 2261.71 (MB).
    Completing 50% with 64 violations.
    elapsed time = 00:00:08, memory = 2261.83 (MB).
    Completing 60% with 36 violations.
    elapsed time = 00:00:08, memory = 2261.83 (MB).
    Completing 70% with 36 violations.
    elapsed time = 00:00:08, memory = 2261.83 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:09, memory = 2261.83 (MB).
    Completing 90% with 35 violations.
    elapsed time = 00:00:09, memory = 2261.83 (MB).
    Completing 100% with 18 violations.
    elapsed time = 00:00:10, memory = 2261.83 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1
Metal Spacing        7
Min Hole             2
NS Metal             1
Short                8
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:11, memory = 2261.83 (MB), peak = 2396.81 (MB)
Total wire length = 1031980 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276426 um.
Total wire length on LAYER met2 = 430368 um.
Total wire length on LAYER met3 = 214328 um.
Total wire length on LAYER met4 = 100705 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176392.
Up-via summary (total 176392):

-------------------------
 FR_MASTERSLICE         0
            li1     68442
           met1     84876
           met2     18204
           met3      4577
           met4       293
-------------------------
               176392


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 2261.83 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 2261.83 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:04, memory = 2261.83 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:04, memory = 2261.83 (MB).
    Completing 50% with 18 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
    Completing 80% with 17 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:05, memory = 2261.83 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        met1
Metal Spacing        7
Min Hole             2
NS Metal             1
Short                7
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:05, memory = 2261.83 (MB), peak = 2396.81 (MB)
Total wire length = 1031974 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276413 um.
Total wire length on LAYER met2 = 430338 um.
Total wire length on LAYER met3 = 214327 um.
Total wire length on LAYER met4 = 100743 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176399.
Up-via summary (total 176399):

-------------------------
 FR_MASTERSLICE         0
            li1     68443
           met1     84878
           met2     18206
           met3      4579
           met4       293
-------------------------
               176399


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 2261.83 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 2261.83 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 2261.83 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:02, memory = 2261.83 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:02, memory = 2261.83 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 2261.83 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 2261.83 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 2261.83 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 2261.83 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 2261.83 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:04, memory = 2261.83 (MB), peak = 2396.81 (MB)
Total wire length = 1031976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276359 um.
Total wire length on LAYER met2 = 430306 um.
Total wire length on LAYER met3 = 214359 um.
Total wire length on LAYER met4 = 100797 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176408.
Up-via summary (total 176408):

-------------------------
 FR_MASTERSLICE         0
            li1     68444
           met1     84872
           met2     18212
           met3      4587
           met4       293
-------------------------
               176408


[INFO DRT-0195] Start 8th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2283.91 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2283.91 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2311.92 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 2340.64 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 2340.64 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:06, memory = 2340.64 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:06, memory = 2343.46 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 2404.98 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:09, memory = 2331.87 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:10, memory = 2262.41 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:01:15, elapsed time = 00:00:10, memory = 2262.41 (MB), peak = 2447.75 (MB)
Total wire length = 1031976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276359 um.
Total wire length on LAYER met2 = 430306 um.
Total wire length on LAYER met3 = 214359 um.
Total wire length on LAYER met4 = 100797 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176408.
Up-via summary (total 176408):

-------------------------
 FR_MASTERSLICE         0
            li1     68444
           met1     84872
           met2     18212
           met3      4587
           met4       293
-------------------------
               176408


[INFO DRT-0200] Skipping iteration 9
[INFO DRT-0195] Start 10th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2289.39 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 2289.91 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2289.91 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 2289.91 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 2316.37 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:06, memory = 2319.39 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:06, memory = 2354.40 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 2377.18 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:09, memory = 2354.39 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:10, memory = 2319.77 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:01:14, elapsed time = 00:00:10, memory = 2319.77 (MB), peak = 2447.75 (MB)
Total wire length = 1031976 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276359 um.
Total wire length on LAYER met2 = 430306 um.
Total wire length on LAYER met3 = 214359 um.
Total wire length on LAYER met4 = 100797 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176408.
Up-via summary (total 176408):

-------------------------
 FR_MASTERSLICE         0
            li1     68444
           met1     84872
           met2     18212
           met3      4587
           met4       293
-------------------------
               176408


[INFO DRT-0200] Skipping iteration 11
[INFO DRT-0200] Skipping iteration 12
[INFO DRT-0200] Skipping iteration 13
[INFO DRT-0200] Skipping iteration 14
[INFO DRT-0195] Start 15th stubborn tiles iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:01, memory = 2319.77 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:03, memory = 2319.77 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:03, memory = 2319.77 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:04, memory = 2319.77 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:04, memory = 2319.77 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:06, memory = 2320.02 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:06, memory = 2320.02 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:08, memory = 2389.56 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:09, memory = 2354.93 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:09, memory = 2320.16 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:13, elapsed time = 00:00:10, memory = 2320.16 (MB), peak = 2447.75 (MB)
Total wire length = 1031985 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276360 um.
Total wire length on LAYER met2 = 430315 um.
Total wire length on LAYER met3 = 214359 um.
Total wire length on LAYER met4 = 100797 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176412.
Up-via summary (total 176412):

-------------------------
 FR_MASTERSLICE         0
            li1     68444
           met1     84876
           met2     18212
           met3      4587
           met4       293
-------------------------
               176412


[INFO DRT-0198] Complete detail routing.
Total wire length = 1031985 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276360 um.
Total wire length on LAYER met2 = 430315 um.
Total wire length on LAYER met3 = 214359 um.
Total wire length on LAYER met4 = 100797 um.
Total wire length on LAYER met5 = 10152 um.
Total number of vias = 176412.
Up-via summary (total 176412):

-------------------------
 FR_MASTERSLICE         0
            li1     68444
           met1     84876
           met2     18212
           met3      4587
           met4       293
-------------------------
               176412


[INFO DRT-0267] cpu time = 01:41:29, elapsed time = 00:14:49, memory = 2320.16 (MB), peak = 2447.75 (MB)

[INFO DRT-0180] Post processing.
Took 1032 seconds: detailed_route -output_drc ./reports/sky130hd/sha256_unrolled_pipelined/base/5_route_drc.rpt -output_maze ./results/sky130hd/sha256_unrolled_pipelined/base/maze.log -bottom_routing_layer met1 -top_routing_layer met5 -droute_end_iter 64 -verbose 1 -drc_report_iter_step 5
[INFO GRT-0012] Found 20 antenna violations.
[INFO GRT-0015] Inserted 38 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2959 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11765 groups.
#scanned instances     = 25843
#unique  instances     = 360
#stdCellGenAp          = 12706
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8594
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72307
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:23, elapsed time = 00:02:17, memory = 2232.95 (MB), peak = 2447.75 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206319

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56280.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54411.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34878.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9918.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2513.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 314.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2232.95 (MB), peak = 2447.75 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93671 vertical wires in 3 frboxes and 64643 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15812 vertical wires in 3 frboxes and 18698 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2232.95 (MB), peak = 2447.75 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2232.95 (MB), peak = 2447.75 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:04, memory = 2263.82 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2263.82 (MB).
    Completing 30% with 81 violations.
    elapsed time = 00:00:10, memory = 2258.20 (MB).
    Completing 40% with 81 violations.
    elapsed time = 00:00:15, memory = 2287.62 (MB).
    Completing 50% with 81 violations.
    elapsed time = 00:00:17, memory = 2236.54 (MB).
    Completing 60% with 134 violations.
    elapsed time = 00:00:22, memory = 2284.81 (MB).
    Completing 70% with 134 violations.
    elapsed time = 00:00:25, memory = 2230.91 (MB).
    Completing 80% with 186 violations.
    elapsed time = 00:00:29, memory = 2297.50 (MB).
    Completing 90% with 186 violations.
    elapsed time = 00:00:33, memory = 2344.01 (MB).
    Completing 100% with 225 violations.
    elapsed time = 00:00:35, memory = 2265.29 (MB).
[INFO DRT-0199]   Number of violations = 273.
Viol/Layer        met1    via   met2   met3   met4   via4   met5
Cut Spacing          0      0      0      0      0      1      0
Metal Spacing        9      0     22     12      8      0      4
Recheck              6      0     14     17      5      0      6
Short               31      1     71     42     15      0      9
[INFO DRT-0267] cpu time = 00:04:27, elapsed time = 00:00:35, memory = 2354.86 (MB), peak = 2447.75 (MB)
Total wire length = 1032278 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276252 um.
Total wire length on LAYER met2 = 430132 um.
Total wire length on LAYER met3 = 213376 um.
Total wire length on LAYER met4 = 100918 um.
Total wire length on LAYER met5 = 11599 um.
Total number of vias = 176463.
Up-via summary (total 176463):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     84862
           met2     18222
           met3      4582
           met4       305
-------------------------
               176463


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 273 violations.
    elapsed time = 00:00:04, memory = 2354.86 (MB).
    Completing 20% with 273 violations.
    elapsed time = 00:00:07, memory = 2417.10 (MB).
    Completing 30% with 236 violations.
    elapsed time = 00:00:10, memory = 2384.16 (MB).
    Completing 40% with 236 violations.
    elapsed time = 00:00:14, memory = 2391.23 (MB).
    Completing 50% with 236 violations.
    elapsed time = 00:00:16, memory = 2391.23 (MB).
    Completing 60% with 206 violations.
    elapsed time = 00:00:21, memory = 2391.23 (MB).
    Completing 70% with 206 violations.
    elapsed time = 00:00:24, memory = 2391.23 (MB).
    Completing 80% with 173 violations.
    elapsed time = 00:00:27, memory = 2391.23 (MB).
    Completing 90% with 173 violations.
    elapsed time = 00:00:31, memory = 2431.88 (MB).
    Completing 100% with 86 violations.
    elapsed time = 00:00:34, memory = 2391.58 (MB).
[INFO DRT-0199]   Number of violations = 86.
Viol/Layer        met1    via   met2   met3   met4   met5
Metal Spacing        1      0     13      9      0      6
Short               17      1     17      8      7      7
[INFO DRT-0267] cpu time = 00:04:17, elapsed time = 00:00:34, memory = 2391.58 (MB), peak = 2465.20 (MB)
Total wire length = 1032264 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276294 um.
Total wire length on LAYER met2 = 430149 um.
Total wire length on LAYER met3 = 213384 um.
Total wire length on LAYER met4 = 100920 um.
Total wire length on LAYER met5 = 11515 um.
Total number of vias = 176486.
Up-via summary (total 176486):

-------------------------
 FR_MASTERSLICE         0
            li1     68491
           met1     84882
           met2     18225
           met3      4585
           met4       303
-------------------------
               176486


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 86 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 20% with 86 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 30% with 86 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 40% with 86 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 50% with 86 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 60% with 71 violations.
    elapsed time = 00:00:03, memory = 2391.58 (MB).
    Completing 70% with 71 violations.
    elapsed time = 00:00:03, memory = 2391.58 (MB).
    Completing 80% with 64 violations.
    elapsed time = 00:00:03, memory = 2391.58 (MB).
    Completing 90% with 64 violations.
    elapsed time = 00:00:03, memory = 2391.58 (MB).
    Completing 100% with 48 violations.
    elapsed time = 00:00:05, memory = 2391.58 (MB).
[INFO DRT-0199]   Number of violations = 48.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        2      6      3      0
Short               14     18      1      4
[INFO DRT-0267] cpu time = 00:00:24, elapsed time = 00:00:05, memory = 2391.58 (MB), peak = 2465.20 (MB)
Total wire length = 1032250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276281 um.
Total wire length on LAYER met2 = 430155 um.
Total wire length on LAYER met3 = 213392 um.
Total wire length on LAYER met4 = 100924 um.
Total wire length on LAYER met5 = 11496 um.
Total number of vias = 176486.
Up-via summary (total 176486):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     84873
           met2     18231
           met3      4587
           met4       303
-------------------------
               176486


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 48 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 20% with 48 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 40% with 41 violations.
    elapsed time = 00:00:00, memory = 2391.58 (MB).
    Completing 50% with 41 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 60% with 33 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 70% with 33 violations.
    elapsed time = 00:00:01, memory = 2391.58 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:05, memory = 2391.58 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:05, memory = 2391.58 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:09, memory = 2391.58 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Short                5      2
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:09, memory = 2391.58 (MB), peak = 2465.20 (MB)
Total wire length = 1032236 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276307 um.
Total wire length on LAYER met2 = 430054 um.
Total wire length on LAYER met3 = 213381 um.
Total wire length on LAYER met4 = 101008 um.
Total wire length on LAYER met5 = 11484 um.
Total number of vias = 176510.
Up-via summary (total 176510):

-------------------------
 FR_MASTERSLICE         0
            li1     68493
           met1     84887
           met2     18233
           met3      4594
           met4       303
-------------------------
               176510


[INFO DRT-0195] Start 4th stubborn tiles iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:44, memory = 2548.99 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:01:14, memory = 2522.25 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:01:50, memory = 2482.25 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:02:00, memory = 2514.05 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:02:05, memory = 2494.98 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:02:07, memory = 2597.25 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:02:09, memory = 2648.04 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:02:11, memory = 2727.92 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:02:12, memory = 2805.15 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:02:14, memory = 2748.63 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:17:46, elapsed time = 00:02:14, memory = 2748.63 (MB), peak = 2807.15 (MB)
Total wire length = 1032251 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276274 um.
Total wire length on LAYER met2 = 430056 um.
Total wire length on LAYER met3 = 213415 um.
Total wire length on LAYER met4 = 101021 um.
Total wire length on LAYER met5 = 11484 um.
Total number of vias = 176518.
Up-via summary (total 176518):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     84886
           met2     18241
           met3      4596
           met4       303
-------------------------
               176518


[INFO DRT-0198] Complete detail routing.
Total wire length = 1032251 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276274 um.
Total wire length on LAYER met2 = 430056 um.
Total wire length on LAYER met3 = 213415 um.
Total wire length on LAYER met4 = 101021 um.
Total wire length on LAYER met5 = 11484 um.
Total number of vias = 176518.
Up-via summary (total 176518):

-------------------------
 FR_MASTERSLICE         0
            li1     68492
           met1     84886
           met2     18241
           met3      4596
           met4       303
-------------------------
               176518


[INFO DRT-0267] cpu time = 00:27:13, elapsed time = 00:03:40, memory = 2748.63 (MB), peak = 2807.15 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 5 net violations.
[INFO ANT-0001] Found 5 pin violations.
[INFO GRT-0012] Found 5 antenna violations.
[INFO GRT-0015] Inserted 13 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2959 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11766 groups.
#scanned instances     = 25856
#unique  instances     = 360
#stdCellGenAp          = 12706
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8594
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72307
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:23, elapsed time = 00:02:17, memory = 2748.64 (MB), peak = 2807.15 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206320

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56282.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54412.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34881.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9922.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2507.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 310.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2748.64 (MB), peak = 2807.15 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93670 vertical wires in 3 frboxes and 64644 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15844 vertical wires in 3 frboxes and 18654 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:08, memory = 2748.64 (MB), peak = 2807.15 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2748.64 (MB), peak = 2807.15 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2774.30 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 2774.30 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:10, memory = 2774.30 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:14, memory = 2785.77 (MB).
    Completing 50% with 11 violations.
    elapsed time = 00:00:16, memory = 2721.38 (MB).
    Completing 60% with 32 violations.
    elapsed time = 00:00:21, memory = 2749.35 (MB).
    Completing 70% with 32 violations.
    elapsed time = 00:00:24, memory = 2749.61 (MB).
    Completing 80% with 44 violations.
    elapsed time = 00:00:27, memory = 2807.58 (MB).
    Completing 90% with 44 violations.
    elapsed time = 00:00:31, memory = 2796.15 (MB).
    Completing 100% with 62 violations.
    elapsed time = 00:00:33, memory = 2750.45 (MB).
[INFO DRT-0199]   Number of violations = 82.
Viol/Layer         li1   met1   met2   met3   met4   met5
Metal Spacing        0      3      2      8      0      2
Recheck              1      1      4     10      1      3
Short                0      8     14     21      3      1
[INFO DRT-0267] cpu time = 00:04:12, elapsed time = 00:00:33, memory = 2751.99 (MB), peak = 2848.59 (MB)
Total wire length = 1032287 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276233 um.
Total wire length on LAYER met2 = 430210 um.
Total wire length on LAYER met3 = 214040 um.
Total wire length on LAYER met4 = 100946 um.
Total wire length on LAYER met5 = 10856 um.
Total number of vias = 176537.
Up-via summary (total 176537):

-------------------------
 FR_MASTERSLICE         0
            li1     68507
           met1     84890
           met2     18251
           met3      4588
           met4       301
-------------------------
               176537


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 82 violations.
    elapsed time = 00:00:03, memory = 2783.51 (MB).
    Completing 20% with 82 violations.
    elapsed time = 00:00:06, memory = 2816.54 (MB).
    Completing 30% with 71 violations.
    elapsed time = 00:00:09, memory = 2783.51 (MB).
    Completing 40% with 71 violations.
    elapsed time = 00:00:13, memory = 2864.16 (MB).
    Completing 50% with 71 violations.
    elapsed time = 00:00:15, memory = 2812.08 (MB).
    Completing 60% with 39 violations.
    elapsed time = 00:00:20, memory = 2812.58 (MB).
    Completing 70% with 39 violations.
    elapsed time = 00:00:23, memory = 2812.58 (MB).
    Completing 80% with 24 violations.
    elapsed time = 00:00:26, memory = 2812.58 (MB).
    Completing 90% with 24 violations.
    elapsed time = 00:00:30, memory = 2906.55 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:32, memory = 2752.64 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3   met4
Short                2      1
[INFO DRT-0267] cpu time = 00:04:03, elapsed time = 00:00:32, memory = 2752.64 (MB), peak = 2939.81 (MB)
Total wire length = 1032252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276240 um.
Total wire length on LAYER met2 = 430172 um.
Total wire length on LAYER met3 = 214015 um.
Total wire length on LAYER met4 = 100962 um.
Total wire length on LAYER met5 = 10861 um.
Total number of vias = 176543.
Up-via summary (total 176543):

-------------------------
 FR_MASTERSLICE         0
            li1     68508
           met1     84892
           met2     18255
           met3      4587
           met4       301
-------------------------
               176543


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 2752.64 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 2752.64 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 2752.64 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 2752.64 (MB).
    Completing 50% with 4 violations.
    elapsed time = 00:00:00, memory = 2752.64 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:01, memory = 2752.64 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:01, memory = 2752.64 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:01, memory = 2752.64 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:01, memory = 2752.64 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:01, memory = 2752.64 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met3
Metal Spacing        2
Short                1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 2754.18 (MB), peak = 2939.81 (MB)
Total wire length = 1032252 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276239 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 214017 um.
Total wire length on LAYER met4 = 100960 um.
Total wire length on LAYER met5 = 10861 um.
Total number of vias = 176545.
Up-via summary (total 176545):

-------------------------
 FR_MASTERSLICE         0
            li1     68508
           met1     84892
           met2     18257
           met3      4587
           met4       301
-------------------------
               176545


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:01, memory = 2821.52 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:03, memory = 2821.52 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:03, memory = 2821.52 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:04, memory = 2824.04 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:05, memory = 2824.04 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:06, memory = 2824.29 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:07, memory = 2824.29 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:08, memory = 2824.29 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:09, memory = 2824.29 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:12, memory = 2721.64 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:12, memory = 2752.44 (MB), peak = 2939.81 (MB)
Total wire length = 1032250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276261 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 213994 um.
Total wire length on LAYER met4 = 100960 um.
Total wire length on LAYER met5 = 10861 um.
Total number of vias = 176549.
Up-via summary (total 176549):

-------------------------
 FR_MASTERSLICE         0
            li1     68508
           met1     84898
           met2     18255
           met3      4587
           met4       301
-------------------------
               176549


[INFO DRT-0198] Complete detail routing.
Total wire length = 1032250 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276261 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 213994 um.
Total wire length on LAYER met4 = 100960 um.
Total wire length on LAYER met5 = 10861 um.
Total number of vias = 176549.
Up-via summary (total 176549):

-------------------------
 FR_MASTERSLICE         0
            li1     68508
           met1     84898
           met2     18255
           met3      4587
           met4       301
-------------------------
               176549


[INFO DRT-0267] cpu time = 00:09:40, elapsed time = 00:01:21, memory = 2752.44 (MB), peak = 2939.81 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 1 net violations.
[INFO ANT-0001] Found 1 pin violations.
[INFO GRT-0012] Found 1 antenna violations.
[INFO GRT-0015] Inserted 3 diodes.
[WARNING DRT-0120] Large net select has 257 pins which may impact routing performance. Consider optimization.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2959 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 360 unique inst patterns.
[INFO DRT-0082]   Complete 10000 groups.
[INFO DRT-0084]   Complete 11766 groups.
#scanned instances     = 25859
#unique  instances     = 360
#stdCellGenAp          = 12706
#stdCellValidPlanarAp  = 176
#stdCellValidViaAp     = 8594
#stdCellPinNoAp        = 11
#stdCellPinCnt         = 72307
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:17:28, elapsed time = 00:02:17, memory = 2752.44 (MB), peak = 2939.81 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.

[INFO DRT-0157] Number of guides:     206323

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 109 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 109 STEP 6900 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 56283.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 54413.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 34881.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 9923.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 2508.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 310.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2752.44 (MB), peak = 2939.81 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 93672 vertical wires in 3 frboxes and 64646 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 15869 vertical wires in 3 frboxes and 18745 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:06, memory = 2752.44 (MB), peak = 2939.81 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2752.44 (MB), peak = 2939.81 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 2752.44 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 2752.44 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:09, memory = 2752.44 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:13, memory = 2752.44 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:15, memory = 2752.44 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:20, memory = 2752.44 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:23, memory = 2752.55 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:25, memory = 2752.55 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:29, memory = 2767.32 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:32, memory = 2721.52 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1   met5
Recheck              1      1
Short                5      1
[INFO DRT-0267] cpu time = 00:03:58, elapsed time = 00:00:32, memory = 2778.99 (MB), peak = 2939.81 (MB)
Total wire length = 1032260 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276265 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 214012 um.
Total wire length on LAYER met4 = 100964 um.
Total wire length on LAYER met5 = 10844 um.
Total number of vias = 176555.
Up-via summary (total 176555):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     84898
           met2     18255
           met3      4589
           met4       301
-------------------------
               176555


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:03, memory = 2778.99 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:06, memory = 2778.99 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:09, memory = 2779.05 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:13, memory = 2852.80 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:15, memory = 2779.06 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:19, memory = 2779.06 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:22, memory = 2812.60 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:25, memory = 2779.06 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:29, memory = 2819.23 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:32, memory = 2779.13 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:03:58, elapsed time = 00:00:32, memory = 2779.13 (MB), peak = 2939.81 (MB)
Total wire length = 1032261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276268 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 214014 um.
Total wire length on LAYER met4 = 100964 um.
Total wire length on LAYER met5 = 10840 um.
Total number of vias = 176555.
Up-via summary (total 176555):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     84898
           met2     18255
           met3      4589
           met4       301
-------------------------
               176555


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:00, memory = 2779.13 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Short                2
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 2779.13 (MB), peak = 2939.81 (MB)
Total wire length = 1032261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276267 um.
Total wire length on LAYER met2 = 430173 um.
Total wire length on LAYER met3 = 214014 um.
Total wire length on LAYER met4 = 100964 um.
Total wire length on LAYER met5 = 10840 um.
Total number of vias = 176555.
Up-via summary (total 176555):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     84898
           met2     18255
           met3      4589
           met4       301
-------------------------
               176555


[INFO DRT-0195] Start 3rd stubborn tiles iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:01, memory = 2779.13 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:03, memory = 2907.13 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:03, memory = 2843.16 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:05, memory = 2779.16 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:05, memory = 2779.16 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:07, memory = 2779.16 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:07, memory = 2779.16 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:09, memory = 2779.16 (MB).
    Completing 90% with 2 violations.
    elapsed time = 00:00:10, memory = 2779.16 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:10, memory = 2779.16 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:01:20, elapsed time = 00:00:10, memory = 2779.16 (MB), peak = 2939.81 (MB)
Total wire length = 1032261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276264 um.
Total wire length on LAYER met2 = 430176 um.
Total wire length on LAYER met3 = 214024 um.
Total wire length on LAYER met4 = 100964 um.
Total wire length on LAYER met5 = 10831 um.
Total number of vias = 176557.
Up-via summary (total 176557):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     84900
           met2     18255
           met3      4589
           met4       301
-------------------------
               176557


[INFO DRT-0198] Complete detail routing.
Total wire length = 1032261 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 276264 um.
Total wire length on LAYER met2 = 430176 um.
Total wire length on LAYER met3 = 214024 um.
Total wire length on LAYER met4 = 100964 um.
Total wire length on LAYER met5 = 10831 um.
Total number of vias = 176557.
Up-via summary (total 176557):

-------------------------
 FR_MASTERSLICE         0
            li1     68512
           met1     84900
           met2     18255
           met3      4589
           met4       301
-------------------------
               176557


[INFO DRT-0267] cpu time = 00:09:19, elapsed time = 00:01:16, memory = 2779.16 (MB), peak = 2939.81 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 32:05.76[h:]min:sec. CPU time: user 13647.90 sys 10.11 (709%). Peak memory: 3010364KB.
