# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# Date created = 02:47:13  February 08, 2018
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DatapathTest_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CGXFC7C7F23C8
set_global_assignment -name TOP_LEVEL_ENTITY Datapath
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:47:13  FEBRUARY 08, 2018"
set_global_assignment -name LAST_QUARTUS_VERSION "17.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name VERILOG_FILE DatapathTest.v
set_global_assignment -name VERILOG_FILE Datapath.v
set_global_assignment -name VERILOG_FILE Minus32.v
set_global_assignment -name VERILOG_FILE Adder32.v
set_global_assignment -name VERILOG_FILE RegisterFile.v
set_global_assignment -name VERILOG_FILE Reg32.v
set_global_assignment -name VERILOG_FILE dff.v
set_global_assignment -name VERILOG_FILE Memory.v
set_global_assignment -name VERILOG_FILE Control.v
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name VERILOG_FILE Min.v
set_global_assignment -name VERILOG_FILE MyNor.v
set_global_assignment -name VERILOG_FILE MyXor.v
set_global_assignment -name VERILOG_FILE MyAnd.v
set_global_assignment -name VERILOG_FILE MyOr.v
set_global_assignment -name VERILOG_FILE LeftShifter.v
set_global_assignment -name VERILOG_FILE Mux16.v
set_global_assignment -name VERILOG_FILE Mux8.v
set_global_assignment -name VERILOG_FILE AdderN.v
set_global_assignment -name VERILOG_FILE ARS1.v
set_global_assignment -name VERILOG_FILE LF16.v
set_global_assignment -name VERILOG_FILE Adder65.v
set_global_assignment -name VERILOG_FILE LF8.v
set_global_assignment -name VERILOG_FILE LF32.v
set_global_assignment -name VERILOG_FILE LRS2.v
set_global_assignment -name VERILOG_FILE LRS4.v
set_global_assignment -name VERILOG_FILE LRS8.v
set_global_assignment -name VERILOG_FILE LRS16.v
set_global_assignment -name VERILOG_FILE LF4.v
set_global_assignment -name VERILOG_FILE LF2.v
set_global_assignment -name VERILOG_FILE fulladderT.v
set_global_assignment -name VERILOG_FILE LRS1.v
set_global_assignment -name VERILOG_FILE LF1.v
set_global_assignment -name VERILOG_FILE Mux4.v
set_global_assignment -name VERILOG_FILE SignExtender.v
set_global_assignment -name VERILOG_FILE Mux2.v
set_global_assignment -name VERILOG_FILE FullAdder.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top