\hypertarget{struct_f_m_c___mem_map}{}\section{F\+M\+C\+\_\+\+Mem\+Map Struct Reference}
\label{struct_f_m_c___mem_map}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___mem_map_a5b2a2d13262d7ed59ccc7b55e932797f}{P\+F\+A\+P\+R}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___mem_map_acb79f316e430fb975751858e445bb38d}{P\+F\+B01\+C\+R}
\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___mem_map_a014fa5ea0f1cc6c7bcf8ee762185fbe1}{P\+F\+B23\+C\+R}
\item 
\hypertarget{struct_f_m_c___mem_map_adaa9356c3f5b5f4b52ca6e5fc2adc3c2}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}244\mbox{]}\label{struct_f_m_c___mem_map_adaa9356c3f5b5f4b52ca6e5fc2adc3c2}

\item 
uint32\+\_\+t \hyperlink{struct_f_m_c___mem_map_aceee42cbeff95639e3a10a33f88ecb02}{T\+A\+G\+V\+D} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}
\item 
\hypertarget{struct_f_m_c___mem_map_a0883d847f5be73f4230c59e9ac09c15a}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}192\mbox{]}\label{struct_f_m_c___mem_map_a0883d847f5be73f4230c59e9ac09c15a}

\item 
\hypertarget{struct_f_m_c___mem_map_ad778a0c56573dca9d8d006f1b561bcc0}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_f_m_c___mem_map_ace662efebef446fe55b97873fc6e364a}{DATA\_UM}\\
\>uint32\_t \hyperlink{struct_f_m_c___mem_map_a630fe34adeaf842dd4305530458005ba}{DATA\_MU}\\
\>uint32\_t \hyperlink{struct_f_m_c___mem_map_aa9e41db6fcfefe83fb92326832bb0eb1}{DATA\_ML}\\
\>uint32\_t \hyperlink{struct_f_m_c___mem_map_ad622198b50458bc09f401b83f5743e33}{DATA\_LM}\\
\} {\bfseries SET} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}\label{struct_f_m_c___mem_map_ad778a0c56573dca9d8d006f1b561bcc0}
\\

\end{tabbing}\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+M\+C -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_f_m_c___mem_map_ad622198b50458bc09f401b83f5743e33}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!D\+A\+T\+A\+\_\+\+L\+M@{D\+A\+T\+A\+\_\+\+L\+M}}
\index{D\+A\+T\+A\+\_\+\+L\+M@{D\+A\+T\+A\+\_\+\+L\+M}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+T\+A\+\_\+\+L\+M}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+D\+A\+T\+A\+\_\+\+L\+M}\label{struct_f_m_c___mem_map_ad622198b50458bc09f401b83f5743e33}
Cache Data Storage (lowermost word), array offset\+: 0x20\+C, array step\+: index$\ast$0x40, index2$\ast$0x10 \hypertarget{struct_f_m_c___mem_map_aa9e41db6fcfefe83fb92326832bb0eb1}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!D\+A\+T\+A\+\_\+\+M\+L@{D\+A\+T\+A\+\_\+\+M\+L}}
\index{D\+A\+T\+A\+\_\+\+M\+L@{D\+A\+T\+A\+\_\+\+M\+L}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+T\+A\+\_\+\+M\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+D\+A\+T\+A\+\_\+\+M\+L}\label{struct_f_m_c___mem_map_aa9e41db6fcfefe83fb92326832bb0eb1}
Cache Data Storage (mid-\/lower word), array offset\+: 0x208, array step\+: index$\ast$0x40, index2$\ast$0x10 \hypertarget{struct_f_m_c___mem_map_a630fe34adeaf842dd4305530458005ba}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!D\+A\+T\+A\+\_\+\+M\+U@{D\+A\+T\+A\+\_\+\+M\+U}}
\index{D\+A\+T\+A\+\_\+\+M\+U@{D\+A\+T\+A\+\_\+\+M\+U}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+T\+A\+\_\+\+M\+U}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+D\+A\+T\+A\+\_\+\+M\+U}\label{struct_f_m_c___mem_map_a630fe34adeaf842dd4305530458005ba}
Cache Data Storage (mid-\/upper word), array offset\+: 0x204, array step\+: index$\ast$0x40, index2$\ast$0x10 \hypertarget{struct_f_m_c___mem_map_ace662efebef446fe55b97873fc6e364a}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!D\+A\+T\+A\+\_\+\+U\+M@{D\+A\+T\+A\+\_\+\+U\+M}}
\index{D\+A\+T\+A\+\_\+\+U\+M@{D\+A\+T\+A\+\_\+\+U\+M}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{D\+A\+T\+A\+\_\+\+U\+M}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+D\+A\+T\+A\+\_\+\+U\+M}\label{struct_f_m_c___mem_map_ace662efebef446fe55b97873fc6e364a}
Cache Data Storage (uppermost word), array offset\+: 0x200, array step\+: index$\ast$0x40, index2$\ast$0x10 \hypertarget{struct_f_m_c___mem_map_a5b2a2d13262d7ed59ccc7b55e932797f}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!P\+F\+A\+P\+R@{P\+F\+A\+P\+R}}
\index{P\+F\+A\+P\+R@{P\+F\+A\+P\+R}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+F\+A\+P\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+P\+F\+A\+P\+R}\label{struct_f_m_c___mem_map_a5b2a2d13262d7ed59ccc7b55e932797f}
Flash Access Protection Register, offset\+: 0x0 \hypertarget{struct_f_m_c___mem_map_acb79f316e430fb975751858e445bb38d}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!P\+F\+B01\+C\+R@{P\+F\+B01\+C\+R}}
\index{P\+F\+B01\+C\+R@{P\+F\+B01\+C\+R}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+F\+B01\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+P\+F\+B01\+C\+R}\label{struct_f_m_c___mem_map_acb79f316e430fb975751858e445bb38d}
Flash Bank 0-\/1 Control Register, offset\+: 0x4 \hypertarget{struct_f_m_c___mem_map_a014fa5ea0f1cc6c7bcf8ee762185fbe1}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!P\+F\+B23\+C\+R@{P\+F\+B23\+C\+R}}
\index{P\+F\+B23\+C\+R@{P\+F\+B23\+C\+R}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{P\+F\+B23\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+P\+F\+B23\+C\+R}\label{struct_f_m_c___mem_map_a014fa5ea0f1cc6c7bcf8ee762185fbe1}
Flash Bank 2-\/3 Control Register, offset\+: 0x8 \hypertarget{struct_f_m_c___mem_map_aceee42cbeff95639e3a10a33f88ecb02}{}\index{F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}!T\+A\+G\+V\+D@{T\+A\+G\+V\+D}}
\index{T\+A\+G\+V\+D@{T\+A\+G\+V\+D}!F\+M\+C\+\_\+\+Mem\+Map@{F\+M\+C\+\_\+\+Mem\+Map}}
\subsubsection[{T\+A\+G\+V\+D}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t F\+M\+C\+\_\+\+Mem\+Map\+::\+T\+A\+G\+V\+D\mbox{[}4\mbox{]}\mbox{[}4\mbox{]}}\label{struct_f_m_c___mem_map_aceee42cbeff95639e3a10a33f88ecb02}
Cache Tag Storage, array offset\+: 0x100, array step\+: index$\ast$0x10, index2$\ast$0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
