
segment.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  000002fe  00000392  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002fe  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000003  0080010e  0080010e  000003a0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000003a0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000003d0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000a8  00000000  00000000  00000410  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000e17  00000000  00000000  000004b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000874  00000000  00000000  000012cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005f5  00000000  00000000  00001b43  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000164  00000000  00000000  00002138  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000004e2  00000000  00000000  0000229c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000438  00000000  00000000  0000277e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  00002bb6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
   c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  34:	0c 94 d6 00 	jmp	0x1ac	; 0x1ac <__vector_13>
  38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  40:	0c 94 a0 00 	jmp	0x140	; 0x140 <__vector_16>
  44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
  64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	ee ef       	ldi	r30, 0xFE	; 254
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 30       	cpi	r26, 0x0E	; 14
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
  8a:	21 e0       	ldi	r18, 0x01	; 1
  8c:	ae e0       	ldi	r26, 0x0E	; 14
  8e:	b1 e0       	ldi	r27, 0x01	; 1
  90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
  92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
  94:	a1 31       	cpi	r26, 0x11	; 17
  96:	b2 07       	cpc	r27, r18
  98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
  9a:	0e 94 78 00 	call	0xf0	; 0xf0 <main>
  9e:	0c 94 7d 01 	jmp	0x2fa	; 0x2fa <_exit>

000000a2 <__bad_interrupt>:
  a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <GPIO_config_output>:
/*--------------------------------------------------------------------*/
void GPIO_config_input_pullup(volatile uint8_t *reg_name, uint8_t pin_num)
{
    *reg_name = *reg_name & ~(1<<pin_num);  // Data Direction Register
    *reg_name++;                    // Change pointer to Data Register
    *reg_name = *reg_name | (1<<pin_num);   // Data Register
  a6:	fc 01       	movw	r30, r24
  a8:	40 81       	ld	r20, Z
  aa:	21 e0       	ldi	r18, 0x01	; 1
  ac:	30 e0       	ldi	r19, 0x00	; 0
  ae:	02 c0       	rjmp	.+4      	; 0xb4 <GPIO_config_output+0xe>
  b0:	22 0f       	add	r18, r18
  b2:	33 1f       	adc	r19, r19
  b4:	6a 95       	dec	r22
  b6:	e2 f7       	brpl	.-8      	; 0xb0 <GPIO_config_output+0xa>
  b8:	24 2b       	or	r18, r20
  ba:	20 83       	st	Z, r18
  bc:	08 95       	ret

000000be <GPIO_write_low>:
}

/*--------------------------------------------------------------------*/
void GPIO_write_low(volatile uint8_t *reg_name, uint8_t pin_num)
{
  be:	fc 01       	movw	r30, r24
    *reg_name = *reg_name & ~(1<<pin_num); // Clear bit (and not)
  c0:	90 81       	ld	r25, Z
  c2:	21 e0       	ldi	r18, 0x01	; 1
  c4:	30 e0       	ldi	r19, 0x00	; 0
  c6:	02 c0       	rjmp	.+4      	; 0xcc <GPIO_write_low+0xe>
  c8:	22 0f       	add	r18, r18
  ca:	33 1f       	adc	r19, r19
  cc:	6a 95       	dec	r22
  ce:	e2 f7       	brpl	.-8      	; 0xc8 <GPIO_write_low+0xa>
  d0:	20 95       	com	r18
  d2:	29 23       	and	r18, r25
  d4:	20 83       	st	Z, r18
  d6:	08 95       	ret

000000d8 <GPIO_write_high>:
}

/*--------------------------------------------------------------------*/
void GPIO_write_high(volatile uint8_t *reg_name, uint8_t pin_num)
{
	*reg_name = *reg_name | (1<<pin_num); // Set bit (or)
  d8:	fc 01       	movw	r30, r24
  da:	40 81       	ld	r20, Z
  dc:	21 e0       	ldi	r18, 0x01	; 1
  de:	30 e0       	ldi	r19, 0x00	; 0
  e0:	02 c0       	rjmp	.+4      	; 0xe6 <GPIO_write_high+0xe>
  e2:	22 0f       	add	r18, r18
  e4:	33 1f       	adc	r19, r19
  e6:	6a 95       	dec	r22
  e8:	e2 f7       	brpl	.-8      	; 0xe2 <GPIO_write_high+0xa>
  ea:	24 2b       	or	r18, r20
  ec:	20 83       	st	Z, r18
  ee:	08 95       	ret

000000f0 <main>:
 * Timer/Counter1 overflows.
 */
int main(void)
{
    // Configure SSD signals
    SEG_init();
  f0:	0e 94 f6 00 	call	0x1ec	; 0x1ec <SEG_init>

    // Test of SSD: display number '3' at position 0
    SEG_update_shift_regs(cnt0, 0, 1);
  f4:	41 e0       	ldi	r20, 0x01	; 1
  f6:	60 e0       	ldi	r22, 0x00	; 0
  f8:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <cnt0>
  fc:	0e 94 06 01 	call	0x20c	; 0x20c <SEG_update_shift_regs>
	SEG_update_shift_regs(cnt0, 2, 1);
 100:	41 e0       	ldi	r20, 0x01	; 1
 102:	62 e0       	ldi	r22, 0x02	; 2
 104:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <cnt0>
 108:	0e 94 06 01 	call	0x20c	; 0x20c <SEG_update_shift_regs>

    /* Configure 16-bit Timer/Counter1
     * Set prescaler and enable overflow interrupt */
	TIM1_overflow_1s(); 
 10c:	e1 e8       	ldi	r30, 0x81	; 129
 10e:	f0 e0       	ldi	r31, 0x00	; 0
 110:	80 81       	ld	r24, Z
 112:	8c 7f       	andi	r24, 0xFC	; 252
 114:	80 83       	st	Z, r24
 116:	80 81       	ld	r24, Z
 118:	84 60       	ori	r24, 0x04	; 4
 11a:	80 83       	st	Z, r24
	TIM1_overflow_interrupt_enable();
 11c:	ef e6       	ldi	r30, 0x6F	; 111
 11e:	f0 e0       	ldi	r31, 0x00	; 0
 120:	80 81       	ld	r24, Z
 122:	81 60       	ori	r24, 0x01	; 1
 124:	80 83       	st	Z, r24
	
	/* Configure 8-bit Timer/Counter0
     * Set prescaler and enable overflow interrupt */
	TIM0_overflow_4ms();
 126:	85 b5       	in	r24, 0x25	; 37
 128:	8d 7f       	andi	r24, 0xFD	; 253
 12a:	85 bd       	out	0x25, r24	; 37
 12c:	85 b5       	in	r24, 0x25	; 37
 12e:	84 60       	ori	r24, 0x04	; 4
 130:	85 bd       	out	0x25, r24	; 37
	TIM0_overflow_interrupt_enable();
 132:	ee e6       	ldi	r30, 0x6E	; 110
 134:	f0 e0       	ldi	r31, 0x00	; 0
 136:	80 81       	ld	r24, Z
 138:	81 60       	ori	r24, 0x01	; 1
 13a:	80 83       	st	Z, r24
	
    // Enables interrupts by setting the global interrupt mask
	sei();
 13c:	78 94       	sei
 13e:	ff cf       	rjmp	.-2      	; 0x13e <main+0x4e>

00000140 <__vector_16>:
    return 0;
}

/* Interrupt service routines ----------------------------------------*/
ISR(TIMER0_OVF_vect)
{
 140:	1f 92       	push	r1
 142:	0f 92       	push	r0
 144:	0f b6       	in	r0, 0x3f	; 63
 146:	0f 92       	push	r0
 148:	11 24       	eor	r1, r1
 14a:	2f 93       	push	r18
 14c:	3f 93       	push	r19
 14e:	4f 93       	push	r20
 150:	5f 93       	push	r21
 152:	6f 93       	push	r22
 154:	7f 93       	push	r23
 156:	8f 93       	push	r24
 158:	9f 93       	push	r25
 15a:	af 93       	push	r26
 15c:	bf 93       	push	r27
 15e:	ef 93       	push	r30
 160:	ff 93       	push	r31
	static uint8_t pos = 0;
	
	if(pos == 0) {
 162:	60 91 0e 01 	lds	r22, 0x010E	; 0x80010e <__data_end>
 166:	61 11       	cpse	r22, r1
 168:	09 c0       	rjmp	.+18     	; 0x17c <__vector_16+0x3c>
		SEG_update_shift_regs(cnt0, pos, 1);
 16a:	41 e0       	ldi	r20, 0x01	; 1
 16c:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <cnt0>
 170:	0e 94 06 01 	call	0x20c	; 0x20c <SEG_update_shift_regs>
		pos = 1;
 174:	81 e0       	ldi	r24, 0x01	; 1
 176:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <__data_end>
 17a:	07 c0       	rjmp	.+14     	; 0x18a <__vector_16+0x4a>
	}else {
		SEG_update_shift_regs(cnt1, pos, 1);
 17c:	41 e0       	ldi	r20, 0x01	; 1
 17e:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <cnt1>
 182:	0e 94 06 01 	call	0x20c	; 0x20c <SEG_update_shift_regs>
		pos = 0;
 186:	10 92 0e 01 	sts	0x010E, r1	; 0x80010e <__data_end>
	}
	
}
 18a:	ff 91       	pop	r31
 18c:	ef 91       	pop	r30
 18e:	bf 91       	pop	r27
 190:	af 91       	pop	r26
 192:	9f 91       	pop	r25
 194:	8f 91       	pop	r24
 196:	7f 91       	pop	r23
 198:	6f 91       	pop	r22
 19a:	5f 91       	pop	r21
 19c:	4f 91       	pop	r20
 19e:	3f 91       	pop	r19
 1a0:	2f 91       	pop	r18
 1a2:	0f 90       	pop	r0
 1a4:	0f be       	out	0x3f, r0	; 63
 1a6:	0f 90       	pop	r0
 1a8:	1f 90       	pop	r1
 1aa:	18 95       	reti

000001ac <__vector_13>:
/**
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 * value and display it on SSD.
 */
ISR(TIMER1_OVF_vect)
{
 1ac:	1f 92       	push	r1
 1ae:	0f 92       	push	r0
 1b0:	0f b6       	in	r0, 0x3f	; 63
 1b2:	0f 92       	push	r0
 1b4:	11 24       	eor	r1, r1
 1b6:	8f 93       	push	r24
    cnt0++;
 1b8:	80 91 10 01 	lds	r24, 0x0110	; 0x800110 <cnt0>
 1bc:	8f 5f       	subi	r24, 0xFF	; 255
	if(cnt0 >= 10) {
 1be:	8a 30       	cpi	r24, 0x0A	; 10
 1c0:	18 f4       	brcc	.+6      	; 0x1c8 <__vector_13+0x1c>
 * ISR starts when Timer/Counter1 overflows. Increment decimal counter
 * value and display it on SSD.
 */
ISR(TIMER1_OVF_vect)
{
    cnt0++;
 1c2:	80 93 10 01 	sts	0x0110, r24	; 0x800110 <cnt0>
 1c6:	0c c0       	rjmp	.+24     	; 0x1e0 <__vector_13+0x34>
	if(cnt0 >= 10) {
		cnt0 = 0;
 1c8:	10 92 10 01 	sts	0x0110, r1	; 0x800110 <cnt0>
		
		cnt1++;
 1cc:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <cnt1>
 1d0:	8f 5f       	subi	r24, 0xFF	; 255
		if(cnt1 >= 6)
 1d2:	86 30       	cpi	r24, 0x06	; 6
 1d4:	18 f4       	brcc	.+6      	; 0x1dc <__vector_13+0x30>
{
    cnt0++;
	if(cnt0 >= 10) {
		cnt0 = 0;
		
		cnt1++;
 1d6:	80 93 0f 01 	sts	0x010F, r24	; 0x80010f <cnt1>
 1da:	02 c0       	rjmp	.+4      	; 0x1e0 <__vector_13+0x34>
		if(cnt1 >= 6)
			cnt1 = 0;
 1dc:	10 92 0f 01 	sts	0x010F, r1	; 0x80010f <cnt1>
	}
}
 1e0:	8f 91       	pop	r24
 1e2:	0f 90       	pop	r0
 1e4:	0f be       	out	0x3f, r0	; 63
 1e6:	0f 90       	pop	r0
 1e8:	1f 90       	pop	r1
 1ea:	18 95       	reti

000001ec <SEG_init>:

/* Function definitions ----------------------------------------------*/
void SEG_init(void)
{
    /* Configuration of SSD signals */
    GPIO_config_output(&DDRD, SEGMENT_LATCH);
 1ec:	64 e0       	ldi	r22, 0x04	; 4
 1ee:	8a e2       	ldi	r24, 0x2A	; 42
 1f0:	90 e0       	ldi	r25, 0x00	; 0
 1f2:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRD, SEGMENT_CLK);
 1f6:	67 e0       	ldi	r22, 0x07	; 7
 1f8:	8a e2       	ldi	r24, 0x2A	; 42
 1fa:	90 e0       	ldi	r25, 0x00	; 0
 1fc:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
    GPIO_config_output(&DDRB, SEGMENT_DATA);
 200:	60 e0       	ldi	r22, 0x00	; 0
 202:	84 e2       	ldi	r24, 0x24	; 36
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	0e 94 53 00 	call	0xa6	; 0xa6 <GPIO_config_output>
 20a:	08 95       	ret

0000020c <SEG_update_shift_regs>:
}

/*--------------------------------------------------------------------*/
void SEG_update_shift_regs(uint8_t segments, uint8_t position, uint8_t input_type)
{
 20c:	1f 93       	push	r17
 20e:	cf 93       	push	r28
 210:	df 93       	push	r29
 212:	d8 2f       	mov	r29, r24
 214:	c6 2f       	mov	r28, r22
    uint8_t bit_number;
	
	if(input_type == 1) {
 216:	41 30       	cpi	r20, 0x01	; 1
 218:	51 f4       	brne	.+20     	; 0x22e <SEG_update_shift_regs+0x22>
		// Getting segment and position values from the arrays
		segments = segment_value[segments];     // 0, 1, ..., 9
 21a:	e8 2f       	mov	r30, r24
 21c:	f0 e0       	ldi	r31, 0x00	; 0
 21e:	ec 5f       	subi	r30, 0xFC	; 252
 220:	fe 4f       	sbci	r31, 0xFE	; 254
 222:	d0 81       	ld	r29, Z
		position = segment_position[position];  // 0, 1, 2, 3
 224:	e6 2f       	mov	r30, r22
 226:	f0 e0       	ldi	r31, 0x00	; 0
 228:	e0 50       	subi	r30, 0x00	; 0
 22a:	ff 4f       	sbci	r31, 0xFF	; 255
 22c:	c0 81       	ld	r28, Z
	}
	
    // Pull LATCH, CLK, and DATA low
	GPIO_write_low(&PORTD, SEGMENT_LATCH);  // LATCH
 22e:	64 e0       	ldi	r22, 0x04	; 4
 230:	8b e2       	ldi	r24, 0x2B	; 43
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTD, SEGMENT_CLK);    // CLK
 238:	67 e0       	ldi	r22, 0x07	; 7
 23a:	8b e2       	ldi	r24, 0x2B	; 43
 23c:	90 e0       	ldi	r25, 0x00	; 0
 23e:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	GPIO_write_low(&PORTB, SEGMENT_DATA);	// DATA
 242:	60 e0       	ldi	r22, 0x00	; 0
 244:	85 e2       	ldi	r24, 0x25	; 37
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 24c:	85 e0       	ldi	r24, 0x05	; 5
 24e:	8a 95       	dec	r24
 250:	f1 f7       	brne	.-4      	; 0x24e <SEG_update_shift_regs+0x42>
 252:	00 00       	nop
 254:	18 e0       	ldi	r17, 0x08	; 8
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "segments")
		if((segments % 2) == 0) // LSB is 0
 256:	d0 fd       	sbrc	r29, 0
 258:	06 c0       	rjmp	.+12     	; 0x266 <SEG_update_shift_regs+0x5a>
			GPIO_write_low(&PORTB, SEGMENT_DATA);
 25a:	60 e0       	ldi	r22, 0x00	; 0
 25c:	85 e2       	ldi	r24, 0x25	; 37
 25e:	90 e0       	ldi	r25, 0x00	; 0
 260:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 264:	05 c0       	rjmp	.+10     	; 0x270 <SEG_update_shift_regs+0x64>
		else
			GPIO_write_high(&PORTB, SEGMENT_DATA);
 266:	60 e0       	ldi	r22, 0x00	; 0
 268:	85 e2       	ldi	r24, 0x25	; 37
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 270:	85 e0       	ldi	r24, 0x05	; 5
 272:	8a 95       	dec	r24
 274:	f1 f7       	brne	.-4      	; 0x272 <SEG_update_shift_regs+0x66>
 276:	00 00       	nop

        // Wait 1 us
		_delay_us(1);
        // Pull CLK high
		GPIO_write_high(&PORTD, SEGMENT_CLK);
 278:	67 e0       	ldi	r22, 0x07	; 7
 27a:	8b e2       	ldi	r24, 0x2B	; 43
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 282:	85 e0       	ldi	r24, 0x05	; 5
 284:	8a 95       	dec	r24
 286:	f1 f7       	brne	.-4      	; 0x284 <SEG_update_shift_regs+0x78>
 288:	00 00       	nop
        // Wait 1 us
		_delay_us(1);
        // Pull CLK low
		GPIO_write_low(&PORTD, SEGMENT_CLK);
 28a:	67 e0       	ldi	r22, 0x07	; 7
 28c:	8b e2       	ldi	r24, 0x2B	; 43
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
		
        // Shift "segments"
        segments = segments >> 1;
 294:	d6 95       	lsr	r29
 296:	11 50       	subi	r17, 0x01	; 1
    // Wait 1 us
	_delay_us(1);
	
    // Loop through the 1st byte (segments)
    // a b c d e f g DP (active low values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 298:	f1 f6       	brne	.-68     	; 0x256 <SEG_update_shift_regs+0x4a>
 29a:	d8 e0       	ldi	r29, 0x08	; 8
    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
    {
        // Output DATA value (bit 0 of "position")
		if((position % 2) == 0) // LSB is 0
 29c:	c0 fd       	sbrc	r28, 0
 29e:	06 c0       	rjmp	.+12     	; 0x2ac <SEG_update_shift_regs+0xa0>
			GPIO_write_low(&PORTB, SEGMENT_DATA);
 2a0:	60 e0       	ldi	r22, 0x00	; 0
 2a2:	85 e2       	ldi	r24, 0x25	; 37
 2a4:	90 e0       	ldi	r25, 0x00	; 0
 2a6:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>
 2aa:	05 c0       	rjmp	.+10     	; 0x2b6 <SEG_update_shift_regs+0xaa>
		else
			GPIO_write_high(&PORTB, SEGMENT_DATA);
 2ac:	60 e0       	ldi	r22, 0x00	; 0
 2ae:	85 e2       	ldi	r24, 0x25	; 37
 2b0:	90 e0       	ldi	r25, 0x00	; 0
 2b2:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2b6:	85 e0       	ldi	r24, 0x05	; 5
 2b8:	8a 95       	dec	r24
 2ba:	f1 f7       	brne	.-4      	; 0x2b8 <SEG_update_shift_regs+0xac>
 2bc:	00 00       	nop

		// Wait 1 us
		_delay_us(1);
		// Pull CLK high
		GPIO_write_high(&PORTD, SEGMENT_CLK);
 2be:	67 e0       	ldi	r22, 0x07	; 7
 2c0:	8b e2       	ldi	r24, 0x2B	; 43
 2c2:	90 e0       	ldi	r25, 0x00	; 0
 2c4:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2c8:	85 e0       	ldi	r24, 0x05	; 5
 2ca:	8a 95       	dec	r24
 2cc:	f1 f7       	brne	.-4      	; 0x2ca <SEG_update_shift_regs+0xbe>
 2ce:	00 00       	nop
		// Wait 1 us
		_delay_us(1);
		// Pull CLK low
		GPIO_write_low(&PORTD, SEGMENT_CLK);
 2d0:	67 e0       	ldi	r22, 0x07	; 7
 2d2:	8b e2       	ldi	r24, 0x2B	; 43
 2d4:	90 e0       	ldi	r25, 0x00	; 0
 2d6:	0e 94 5f 00 	call	0xbe	; 0xbe <GPIO_write_low>

        // Shift "position"
        position = position >> 1;
 2da:	c6 95       	lsr	r28
 2dc:	d1 50       	subi	r29, 0x01	; 1
        segments = segments >> 1;
    }

    // Loop through the 2nd byte (position)
    // p3 p2 p1 p0 . . . . (active high values)
    for (bit_number = 0; bit_number < 8; bit_number++)
 2de:	f1 f6       	brne	.-68     	; 0x29c <SEG_update_shift_regs+0x90>
        // Shift "position"
        position = position >> 1;
    }

    // Pull LATCH high
	GPIO_write_high(&PORTD, SEGMENT_LATCH);
 2e0:	64 e0       	ldi	r22, 0x04	; 4
 2e2:	8b e2       	ldi	r24, 0x2B	; 43
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	0e 94 6c 00 	call	0xd8	; 0xd8 <GPIO_write_high>
 2ea:	85 e0       	ldi	r24, 0x05	; 5
 2ec:	8a 95       	dec	r24
 2ee:	f1 f7       	brne	.-4      	; 0x2ec <SEG_update_shift_regs+0xe0>
 2f0:	00 00       	nop
	
    // Wait 1 us
	_delay_us(1);

}
 2f2:	df 91       	pop	r29
 2f4:	cf 91       	pop	r28
 2f6:	1f 91       	pop	r17
 2f8:	08 95       	ret

000002fa <_exit>:
 2fa:	f8 94       	cli

000002fc <__stop_program>:
 2fc:	ff cf       	rjmp	.-2      	; 0x2fc <__stop_program>
