<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p995" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_995{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_995{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_995{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_995{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_995{left:96px;bottom:1031px;letter-spacing:0.2px;}
#t6_995{left:192px;bottom:1031px;letter-spacing:0.21px;word-spacing:-0.46px;}
#t7_995{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t8_995{left:96px;bottom:974px;letter-spacing:0.11px;word-spacing:-0.43px;}
#t9_995{left:96px;bottom:953px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ta_995{left:96px;bottom:931px;letter-spacing:0.12px;word-spacing:-0.47px;}
#tb_995{left:96px;bottom:910px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tc_995{left:96px;bottom:889px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_995{left:96px;bottom:849px;letter-spacing:0.14px;}
#te_995{left:168px;bottom:849px;letter-spacing:0.17px;word-spacing:-0.01px;}
#tf_995{left:96px;bottom:814px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tg_995{left:96px;bottom:792px;letter-spacing:0.12px;word-spacing:-0.46px;}
#th_995{left:96px;bottom:771px;letter-spacing:0.12px;word-spacing:-0.44px;}
#ti_995{left:96px;bottom:749px;letter-spacing:0.13px;word-spacing:-0.46px;}
#tj_995{left:96px;bottom:710px;letter-spacing:0.14px;}
#tk_995{left:168px;bottom:710px;letter-spacing:0.12px;word-spacing:0.05px;}
#tl_995{left:96px;bottom:675px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tm_995{left:96px;bottom:653px;letter-spacing:0.11px;word-spacing:-0.42px;}
#tn_995{left:96px;bottom:618px;letter-spacing:0.13px;word-spacing:-0.46px;}
#to_995{left:96px;bottom:597px;letter-spacing:0.13px;word-spacing:-0.44px;}
#tp_995{left:96px;bottom:575px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_995{left:96px;bottom:554px;letter-spacing:0.12px;word-spacing:-0.72px;}
#tr_995{left:96px;bottom:532px;letter-spacing:0.1px;word-spacing:-0.42px;}
#ts_995{left:96px;bottom:497px;letter-spacing:0.13px;word-spacing:-1.03px;}
#tt_995{left:96px;bottom:476px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tu_995{left:96px;bottom:455px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tv_995{left:96px;bottom:418px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tw_995{left:437px;bottom:418px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tx_995{left:96px;bottom:396px;letter-spacing:0.11px;word-spacing:-1.11px;}
#ty_995{left:96px;bottom:375px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tz_995{left:96px;bottom:353px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t10_995{left:96px;bottom:332px;letter-spacing:0.12px;word-spacing:-0.57px;}
#t11_995{left:96px;bottom:311px;letter-spacing:0.1px;word-spacing:-0.44px;}
#t12_995{left:96px;bottom:275px;letter-spacing:0.12px;word-spacing:-0.53px;}
#t13_995{left:96px;bottom:254px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t14_995{left:96px;bottom:233px;letter-spacing:0.13px;word-spacing:-0.42px;}
#t15_995{left:96px;bottom:211px;letter-spacing:0.12px;word-spacing:-0.46px;}
#t16_995{left:96px;bottom:190px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t17_995{left:96px;bottom:168px;letter-spacing:0.12px;word-spacing:-0.51px;}
#t18_995{left:96px;bottom:147px;letter-spacing:0.12px;word-spacing:-0.72px;}
#t19_995{left:96px;bottom:126px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1a_995{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_995{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_995{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_995{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_995{font-size:24px;font-family:Arial-Bold_61q;color:#000;}
.s5_995{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_995{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s7_995{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s8_995{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts995" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg995Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg995" style="-webkit-user-select: none;"><object width="935" height="1210" data="995/995.svg" type="image/svg+xml" id="pdf995" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_995" class="t s1_995">Secure Virtual Machine </span><span id="t2_995" class="t s2_995">540 </span>
<span id="t3_995" class="t s3_995">24593—Rev. 3.41—June 2023 </span><span id="t4_995" class="t s3_995">AMD64 Technology </span>
<span id="t5_995" class="t s4_995">15.24 </span><span id="t6_995" class="t s4_995">External Access Protection </span>
<span id="t7_995" class="t s5_995">By securing the virtual address translation mechanism, the VMM can restrict guest CPU accesses to </span>
<span id="t8_995" class="t s5_995">memory. However, should the guest have direct access to DMA-capable devices, an additional </span>
<span id="t9_995" class="t s5_995">protection mechanism is required. SVM provides multiple protection domains which can restrict </span>
<span id="ta_995" class="t s5_995">device access to physical memory on a per-page basis. This is accomplished via control logic in the </span>
<span id="tb_995" class="t s5_995">Northbridge’s host bridge which governs any external access port (e.g., PCI or HyperTransport™ </span>
<span id="tc_995" class="t s5_995">technology interfaces). </span>
<span id="td_995" class="t s6_995">15.24.1 </span><span id="te_995" class="t s6_995">Device IDs and Protection Domains </span>
<span id="tf_995" class="t s5_995">The Northbridge’s host bridge provides a number of protection domains. Each protection domain has </span>
<span id="tg_995" class="t s5_995">associated with it a device exclusion vector (DEV) that specifies the per-page access rights of devices </span>
<span id="th_995" class="t s5_995">in that domain. Devices are identified by a HyperTransport™ bus/unitID (device ID) and the host </span>
<span id="ti_995" class="t s5_995">bridge contains a lookup table of fixed size that maps device IDs to a protection domain. </span>
<span id="tj_995" class="t s6_995">15.24.2 </span><span id="tk_995" class="t s6_995">Device Exclusion Vector (DEV) </span>
<span id="tl_995" class="t s5_995">A DEV is a contiguous array of bits in physical memory; each bit in the DEV (in little-endian order) </span>
<span id="tm_995" class="t s5_995">corresponds to one 4-Kbyte page in physical memory. </span>
<span id="tn_995" class="t s5_995">The physical address of the base of a DEV must be 4-Kbyte-aligned and stored in one of the </span>
<span id="to_995" class="t s5_995">DEVBASE registers, which are accessed through an indirection mechanism in the DEVCTL PCI </span>
<span id="tp_995" class="t s5_995">Configuration Space function block in the host bridge (see “DEV Control and Status Registers” on </span>
<span id="tq_995" class="t s5_995">page 544). The DEV protection hardware is not operational until enabled by setting a control bit in the </span>
<span id="tr_995" class="t s5_995">DEV Control Register, also in the DEVCTL function block. </span>
<span id="ts_995" class="t s5_995">The DEV may have to cover part of MMIO space beyond the DRAM. Especially in 64-bit systems, the </span>
<span id="tt_995" class="t s5_995">operating system should map MMIO space starting immediately after the DRAM area and building </span>
<span id="tu_995" class="t s5_995">up, as opposed to starting down from the maximum physical address. </span>
<span id="tv_995" class="t s7_995">Host Bridge and Processor DEV Caching. </span><span id="tw_995" class="t s5_995">For improved performance, the host bridge may cache </span>
<span id="tx_995" class="t s5_995">portions of the DEV. Any such cached information can be invalidated by setting the DEV_FLUSH flag </span>
<span id="ty_995" class="t s5_995">in the DEV control register to 1. Software must set this flag after modifying DEV contents to ensure </span>
<span id="tz_995" class="t s5_995">that the protection logic uses the updated values. The host bridge automatically clears this flag when </span>
<span id="t10_995" class="t s5_995">the flush operation completes. After setting this flag, software should monitor it until it has cleared, in </span>
<span id="t11_995" class="t s5_995">order to synchronize DEV updates with subsequent activity. </span>
<span id="t12_995" class="t s5_995">By default, the host bridge probes the processor caches for the latest data when it accesses the DEV in </span>
<span id="t13_995" class="t s5_995">DRAM. However, it is possible to disable probing by means of the DEV_CR register (“DEV_CR </span>
<span id="t14_995" class="t s5_995">Register” on page 544); this is recommended in the case of unified memory architecture (UMA) </span>
<span id="t15_995" class="t s5_995">graphics systems. If cache probing is disabled, host bridge reads of the DEV will not check processor </span>
<span id="t16_995" class="t s5_995">caches for more recent copies. This requires software on the CPU to map the memory containing the </span>
<span id="t17_995" class="t s5_995">DEV as uncacheable (UC) or write-through (WT). Alternatively, software must perform a CLFLUSH </span>
<span id="t18_995" class="t s5_995">before it can expect a change to the DEV to be visible by the Northbridge (and before software flushes </span>
<span id="t19_995" class="t s5_995">the DEV cache in the host controller). </span>
<span id="t1a_995" class="t s8_995">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
