
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity krypton is
port(   inp:in std_logic_vector(4 downto 0);
        reset,clock:in std_logic;
        outp: out std_logic;
        out_ascii: out std_logic_vector(55 downto 0));
end krypton;

architecture rch of krypton is

---------------Define state type here-----------------------------
type state is (init,s1,s2,s3,s4,s5,s6);
---------------Define signals of state type-----------------------
signal y_present,y_next: state:=init;
signal out_sig: std_logic;

begin
clock_proc:process(clock,reset)
begin
    if(clock='1' and clock' event) then
        if(reset='1') then
            y_present<=init;
        else
            y_present<=y_next;
        end if;
    end if;
    
end process;

/// To display "abcdefg", the value of out_ascii = x"61_62_63_64_65_66_67"
/// To display "ab", the value of out_ascii    = x"61_62_20_20_20_20_20"
/// ASCII representation for blank space in Hex = x"20"

state_transition_proc:process(inp,y_present)
begin
    case y_present is
        when init=>
            if(unsigned(inp)=11) then   --k
                /////assign next state//////
					 y_next<= s1;
					 outp<=0;
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_20_20_20_20_20_20";
            else
				    y_next<=init;
                if (out_sig = '1') then
                    /////assign out_ascii value ///////
					     out_ascii<=x"71_78_85_76_80_75_74"; 
                else            
                    /////assign out_ascii value ///////
						  out_ascii<=x"20_20_20_20_20_20_20";
                end if; 
                /////assign next state//////
            end if;
            out_sig<='0';
        when s1=>
				if(unsigned(inp)=18) then   --k
                /////assign next state//////
					 y_next<= s2;
					 outp<=0;
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_20_20_20_20_20";
				 else 
					 out_ascii<=x"71_20_20_20_20_20_20";
					 outp<='0';
					 y_next<=s1;
				 end if;
		  when s2=>
				if(unsigned(inp)=25) then   --k
                /////assign next state//////
					 y_next<= s3;
					 outp<=0;
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_85_20_20_20_20";
				 else 
					 out_ascii<=x"71_78_20_20_20_20_20";
					 outp<='0';
					 y_next<=s2;
				 end if;
			when s3=>
				if(unsigned(inp)=16) then   --k
                /////assign next state//////
					 y_next<= s4;
					 outp<=0;
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_85_76_20_20_20";
				 else 
					 out_ascii<=x"71_20_85_20_20_20_20";
					 outp<='0';
					 y_next<=s3;
				 end if;
			when s4=>
				if(unsigned(inp)=20) then   --k
                /////assign next state//////
					 y_next<= s5;
					 outp<='0';
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_85_76_80_20_20";
				 else 
					 out_ascii<=x"71_20_85_76_20_20_20";
					 outp<='0';
					 y_next<=s4;
				 end if;
		  when s5=>
				if(unsigned(inp)=15) then   --k
                /////assign next state//////
					 y_next<= s6;
					 outp<='0';
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_85_76_80_75_20";
				 else 
					 out_ascii<=x"71_20_85_76_80_20_20";
					 outp<='0';
					 y_next<=s5;
				 end if;
			when s6=>
				if(unsigned(inp)=14) then   --k
                /////assign next state//////
					 y_next<=init;
					 outp<='1';
                /////assign out_ascii value /////// 
				    out_ascii<=x"71_78_85_76_80_75_74";
				 else 
					 out_ascii<=x"71_20_85_76_80_75_20";
					 outp<='0';
					 y_next<=s6;
				 end if;
        end case;
end process;

outp <= out_sig;

end rch;
