/**************************************************************************************************\
 *** 
 *** Simulink model       : RCD_TL_et_SL
 *** TargetLink subsystem : RCD_TL_et_SL/RCD
 *** Codefile             : rcd_002_tev_fct.c
 ***
 *** Generated by TargetLink, the dSPACE production quality code generator
 *** Generation date: 2010-12-20 15:56:25
 ***
 *** CODE GENERATOR OPTIONS:
 *** Compiler                            : <unknown>
 *** Target                              : Generic
 *** ANSI-C compatible code              : yes
 *** Optimization level                  : 2
 *** Constant style                      : decimal
 *** Clean code option                   : enabled
 *** Logging mode                        : Do not log anything
 *** Linker sections                     : enabled
 *** Assembler statements                : disabled
 *** Variable name length                : 31 chars
 *** Use global bitfields                : disabled
 *** Stateflow: use of bitfields         : enabled
 *** State activity encoding limit       : 5
 *** Omit zero inits in restart function : disabled
 *** Share fcns between TL subsystems    : enabled
 *** Generate 64bit functions            : enabled
 *** Inlining Threshold                  : 6
 *** Line break limit                    : 100
 *** Target optimized boolean data type  : enabled
 *** Keep saturation elements            : disabled
 *** Extended variable sharing           : disabled
 *** Style definition file               : C:\dSPACE301\Matlab\Tl\config\codegen\cconfig.xml
 *** Root style sheet                    : C:\dSPACE301\Matlab\Tl\XML\CodeGen\Stylesheets\TL_CSource
 ***                                       CodeSS.xsl
 *** Enable Multirate codegeneration     : disabled
 *** Add model checksum                  : disabled
 ***
 *** SUBSYS                   CORRESPONDING SIMULINK SUBSYSTEM
 *** SRCD1                    RCD_TL_et_SL/RCD
 *** SRCD2                    RCD/F01_Gerer_PdV_RCD
 *** SRCD3                    RCD/F02_Gerer_PdV_APC
 *** SRCD4                    RCD/F03_Determiner_type_UCE
 *** SRCD5                    RCD/F04_Synthetiser_infos_PdV
 *** SRCD6                    RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal
 *** SRCD7                    RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels
 *** SRCD8                    RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire
 *** SRCD9                    RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne
 *** SRCD10                   RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD
 *** SRCD11                   RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1
 *** SRCD12                   RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM
 *** SRCD13                   RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille
 *** SRCD14                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal
 *** SRCD15                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade
 *** SRCD16                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal
 *** SRCD17                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal
 *** SRCD18                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade
 *** SRCD19                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 ***                          Anomalie_Reveil_principal
 *** SRCD20                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 ***                          Incoherence_Reveil_principal
 *** SRCD21                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1
 *** SRCD22                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2
 *** SRCD23                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1/BasculeRSspecifique
 *** SRCD24                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1/DetectSat
 *** SRCD25                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1/Turnondelay_Part
 *** SRCD26                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1/rising_edge
 *** SRCD27                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay1/rising_edge2
 *** SRCD28                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2/BasculeRSspecifique
 *** SRCD29                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2/DetectSat
 *** SRCD30                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2/Turnondelay_Part
 *** SRCD31                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2/rising_edge
 *** SRCD32                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
 ***                          Reveil_principal_nominal/TurnOnDelay2/rising_edge2
 *** SRCD33                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay
 *** SRCD34                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1
 *** SRCD35                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2
 *** SRCD36                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay/DetectSat
 *** SRCD37                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 *** eveil_principal_degrade/TurnOnDelay/F01_01_02_Entrer_Reveil_principal_
 ***                          degrade
 *** SRCD38                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay/Turnondelay_Part
 *** SRCD39                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay/rising_edge
 *** SRCD40                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay/rising_edge2
 *** SRCD41                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1/BasculeRSspecifique
 *** SRCD42                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1/DetectSat
 *** SRCD43                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1/Turnondelay_Part
 *** SRCD44                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1/rising_edge
 *** SRCD45                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay1/rising_edge2
 *** SRCD46                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2/BasculeRSspecifique
 *** SRCD47                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2/DetectSat
 *** SRCD48                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2/Turnondelay_Part
 *** SRCD49                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2/rising_edge
 *** SRCD50                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
 ***                          eveil_principal_degrade/TurnOnDelay2/rising_edge2
 *** SRCD51                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay
 *** SRCD52                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay/BasculeRSspecifique
 *** SRCD53                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay/DetectSat
 *** SRCD54                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay/Turnondelay_Part
 *** SRCD55                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay/rising_edge
 *** SRCD56                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
 ***                          ter_Reveil_principal_nominal/TurnOnDelay/rising_edge2
 *** SRCD57                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay
 *** SRCD58                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay/BasculeRSspecifique
 *** SRCD59                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay/DetectSat
 *** SRCD60                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay/Turnondelay_Part
 *** SRCD61                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay/rising_edge
 *** SRCD62                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
 ***                          er_Reveil_principal_nominal/TurnOnDelay/rising_edge2
 *** SRCD63                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay
 *** SRCD64                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay/BasculeRSspecifique
 *** SRCD65                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay/DetectSat
 *** SRCD66                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay/Turnondelay_Part
 *** SRCD67                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay/rising_edge
 *** SRCD68                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
 ***                          er_Reveil_principal_degrade/TurnOnDelay/rising_edge2
 *** SRCD69                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal
 *** SRCD70                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_prin
 ***                          cipal_pour_GD
 *** SRCD71                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_03_Determiner_fenetre_diag_Anomali
 ***                          e_Reveil_principal
 *** SRCD72                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay
 *** SRCD73                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay
 *** SRCD74                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/rising_edge
 *** SRCD75                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay/BasculeRSspecifique
 *** SRCD76                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay/DetectSat
 *** SRCD77                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay/Turnoffdelay_Part
 *** SRCD78                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay/falling_edge
 *** SRCD79                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOffDelay/rising_edge2
 *** SRCD80                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay/BasculeRSspecifique
 *** SRCD81                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay/DetectSat
 *** SRCD82                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay/Turnondelay_Part
 *** SRCD83                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay/rising_edge
 *** SRCD84                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
 *** Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_princi
 ***                          pal/TurnOnDelay/rising_edge2
 *** SRCD85                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal
 *** SRCD86                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Revei
 ***                          l_principal_pour_GD
 *** SRCD87                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_03_Determiner_fenetre_diag_Inco
 ***                          herence_Reveil_principal
 *** SRCD88                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1
 *** SRCD89                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2
 *** SRCD90                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3
 *** SRCD91                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/rising_edge
 *** SRCD92                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1/BasculeRSspecifique
 *** SRCD93                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1/DetectSat
 *** SRCD94                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1/Turnondelay_Part
 *** SRCD95                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1/rising_edge
 *** SRCD96                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay1/rising_edge2
 *** SRCD97                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2/BasculeRSspecifique
 *** SRCD98                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2/DetectSat
 *** SRCD99                   RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2/Turnondelay_Part
 *** SRCD100                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2/rising_edge
 *** SRCD101                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay2/rising_edge2
 *** SRCD102                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3/BasculeRSspecifique
 *** SRCD103                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3/DetectSat
 *** SRCD104                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3/Turnondelay_Part
 *** SRCD105                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3/rising_edge
 *** SRCD106                  RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
 *** Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_
 ***                          principal/TurnOnDelay3/rising_edge2
 *** SRCD107                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 ***                          veils_partiels_maitres
 *** SRCD108                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 ***                          veils_partiels_esclaves
 *** SRCD109                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_03_Syntethi
 ***                          ser_demandes_Reveils_partiels
 *** SRCD110                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 ***                          veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres
 *** SRCD111                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_02_Syntethiser_p_demandes_Reveils_par
 ***                          tiels_maitres
 *** SRCD112                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8
 ***                          Bits_Encoder1
 *** SRCD113                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8
 ***                          Bits_Encoder2
 *** SRCD114                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8
 ***                          Bits_Extractor1
 *** SRCD115                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8
 ***                          Bits_Extractor2
 *** SRCD116                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_00_Determiner_inhibition_reveils_partiels_maitres
 *** SRCD117                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1
 *** SRCD118                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2
 *** SRCD119                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3
 *** SRCD120                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4
 *** SRCD121                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 ***                          01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5
 *** SRCD122                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1
 *** SRCD123                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1
 *** SRCD124                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2
 *** SRCD125                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/rising_edge
 *** SRCD126                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1/DetectSat
 *** SRCD127                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1/DetectSat1
 *** SRCD128                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1/TmrRst_Part
 *** SRCD129                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1/UnitDly_ExtIni
 *** SRCD130                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst1/rising_edge
 *** SRCD131                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2/DetectSat
 *** SRCD132                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2/DetectSat1
 *** SRCD133                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2/TmrRst_Part
 *** SRCD134                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2/UnitDly_ExtIni
 *** SRCD135                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y1/TmrRst2/rising_edge
 *** SRCD136                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2
 *** SRCD137                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1
 *** SRCD138                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2
 *** SRCD139                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/rising_edge
 *** SRCD140                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1/DetectSat
 *** SRCD141                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1/DetectSat1
 *** SRCD142                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1/TmrRst_Part
 *** SRCD143                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1/UnitDly_ExtIni
 *** SRCD144                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst1/rising_edge
 *** SRCD145                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2/DetectSat
 *** SRCD146                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2/DetectSat1
 *** SRCD147                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2/TmrRst_Part
 *** SRCD148                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2/UnitDly_ExtIni
 *** SRCD149                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Y2/TmrRst2/rising_edge
 *** SRCD150                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj
 *** SRCD151                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1
 *** SRCD152                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2
 *** SRCD153                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/rising_edge
 *** SRCD154                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat
 *** SRCD155                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat1
 *** SRCD156                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/TmrRst_Part
 *** SRCD157                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/UnitDly_ExtIni
 *** SRCD158                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/rising_edge
 *** SRCD159                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat
 *** SRCD160                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat1
 *** SRCD161                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/TmrRst_Part
 *** SRCD162                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/UnitDly_ExtIni
 *** SRCD163                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/rising_edge
 *** SRCD164                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj
 *** SRCD165                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1
 *** SRCD166                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2
 *** SRCD167                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/rising_edge
 *** SRCD168                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat
 *** SRCD169                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat1
 *** SRCD170                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/TmrRst_Part
 *** SRCD171                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/UnitDly_ExtIni
 *** SRCD172                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/rising_edge
 *** SRCD173                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat
 *** SRCD174                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat1
 *** SRCD175                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/TmrRst_Part
 *** SRCD176                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/UnitDly_ExtIni
 *** SRCD177                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/rising_edge
 *** SRCD178                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj
 *** SRCD179                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1
 *** SRCD180                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2
 *** SRCD181                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/rising_edge
 *** SRCD182                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat
 *** SRCD183                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/DetectSat1
 *** SRCD184                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/TmrRst_Part
 *** SRCD185                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/UnitDly_ExtIni
 *** SRCD186                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst1/rising_edge
 *** SRCD187                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat
 *** SRCD188                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/DetectSat1
 *** SRCD189                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/TmrRst_Part
 *** SRCD190                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/UnitDly_ExtIni
 *** SRCD191                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
 *** 01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_p
 ***                          artiel_maitre_Yj/TmrRst2/rising_edge
 *** SRCD192                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_02_Syntethiser_p_demandes_Reveils_par
 ***                          tiels_maitres/8Bits_Extractor1
 *** SRCD193                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Re
 *** veils_partiels_maitres/F01_02_01_02_Syntethiser_p_demandes_Reveils_par
 ***                          tiels_maitres/8Bits_Extractor2
 *** SRCD194                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 ***                          veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** SRCD195                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_02_Syntethiser_n_demandes_Reveils_pa
 ***                          rtiels_esclaves
 *** SRCD196                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /8Bits_Encoder1
 *** SRCD197                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /8Bits_Encoder2
 *** SRCD198                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /8Bits_Extractor
 *** SRCD199                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_00_Determiner_inhibition_reveils_partiels_esclaves
 *** SRCD200                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1
 *** SRCD201                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2
 *** SRCD202                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3
 *** SRCD203                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4
 *** SRCD204                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5
 *** SRCD205                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6
 *** SRCD206                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7
 *** SRCD207                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 ***                          /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8
 *** SRCD208                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD209                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD210                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD211                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD212                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD213                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD214                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD215                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD216                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD217                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD218                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD219                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD220                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD221                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD222                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD223                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD224                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD225                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD226                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD227                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD228                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD229                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD230                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD231                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD232                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD233                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD234                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD235                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD236                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD237                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD238                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD239                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD240                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD241                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD242                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD243                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD244                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD245                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD246                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD247                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD248                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD249                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD250                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD251                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD252                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD253                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD254                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD255                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD256                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD257                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD258                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD259                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD260                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD261                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD262                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD263                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD264                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD265                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD266                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD267                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD268                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD269                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD270                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD271                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD272                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD273                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD274                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD275                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD276                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD277                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD278                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD279                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD280                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD281                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD282                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD283                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD284                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD285                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD286                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD287                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD288                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD289                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD290                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD291                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD292                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD293                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD294                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD295                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD296                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD297                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD298                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD299                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD300                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD301                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD302                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD303                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD304                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD305                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD306                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD307                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD308                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD309                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD310                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD311                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD312                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD313                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD314                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD315                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD316                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD317                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD318                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD319                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD320                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD321                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD322                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD323                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD324                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD325                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD326                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD327                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD328                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD329                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD330                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD331                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD332                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD333                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD334                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD335                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD336                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD337                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD338                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD339                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD340                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD341                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD342                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD343                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD344                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD345                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD346                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD347                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD348                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD349                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD350                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD351                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD352                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD353                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD354                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD355                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD356                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD357                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD358                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD359                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD360                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD361                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD362                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi
 *** SRCD363                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
 *** SRCD364                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi
 *** SRCD365                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi
 *** SRCD366                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD367                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Bas
 ***                          culeRSspecifique
 *** SRCD368                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Det
 ***                          ectSat
 *** SRCD369                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/Tur
 ***                          nondelay_Part
 *** SRCD370                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge
 *** SRCD371                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi/TurnOnDelay/ris
 ***                          ing_edge2
 *** SRCD372                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst
 *** SRCD373                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat
 *** SRCD374                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/De
 ***                          tectSat1
 *** SRCD375                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Tm
 ***                          rRst_Part
 *** SRCD376                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Un
 ***                          itDly_ExtIni
 *** SRCD377                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/ri
 ***                          sing_edge
 *** SRCD378                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 ***                          l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay
 *** SRCD379                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD380                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          DetectSat
 *** SRCD381                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD382                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge
 *** SRCD383                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves
 *** /F01_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Revei
 *** l_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave_Xi/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD384                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_02_Syntethiser_n_demandes_Reveils_pa
 ***                          rtiels_esclaves/8Bits_Extractor1
 *** SRCD385                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
 *** veils_partiels_esclaves/F01_02_02_02_Syntethiser_n_demandes_Reveils_pa
 ***                          rtiels_esclaves/8Bits_Extractor2
 *** SRCD386                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay
 *** SRCD387                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/BasculeRSsp
 ***                          ecifique
 *** SRCD388                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/DetectSat
 *** SRCD389                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Turnondelay
 ***                          _Part
 *** SRCD390                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/rising_edge
 *** SRCD391                  RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/rising_edge
 ***                          2
 *** SRCD392                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay
 *** SRCD393                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD394                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          DetectSat
 *** SRCD395                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD396                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          rising_edge
 *** SRCD397                  RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD398                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1
 *** SRCD399                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 ***                          raiter_LIGNE_RCD_CC_masse
 *** SRCD400                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst
 *** SRCD401                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst/DetectSat
 *** SRCD402                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst/DetectSat1
 *** SRCD403                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst/TmrRst_Part
 *** SRCD404                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni
 *** SRCD405                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_P
 ***                          iloter_LIGNE_RCD_par_type1/TmrRst/rising_edge
 *** SRCD406                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 ***                          raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse
 *** SRCD407                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_p
 ***                          our_GD
 *** SRCD408                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_03_Determiner_fenetre_diag_LIGNE_R
 ***                          CD_CC_masse
 *** SRCD409                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1
 *** SRCD410                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2
 *** SRCD411                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1/BasculeRSspecifique
 *** SRCD412                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1/DetectSat
 *** SRCD413                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1/Turnondelay_Part
 *** SRCD414                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1/rising_edge
 *** SRCD415                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay1/rising_edge2
 *** SRCD416                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2/BasculeRSspecifique
 *** SRCD417                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2/DetectSat
 *** SRCD418                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2/Turnondelay_Part
 *** SRCD419                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2/rising_edge
 *** SRCD420                  RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
 *** raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/Tur
 ***                          nOnDelay2/rising_edge2
 *** SRCD421                  RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_01_Gerer_COM_C
 ***                          AN1
 *** SRCD422                  RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_02_Gerer_COM_C
 ***                          AN2
 *** SRCD423                  RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_03_Gerer_COM_C
 ***                          AN3
 *** SRCD424                  RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_04_Gerer_COM_L
 ***                          IN
 *** SRCD425                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay
 *** SRCD426                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1
 *** SRCD427                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Ba
 ***                          sculeRSspecifique
 *** SRCD428                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/De
 ***                          tectSat
 *** SRCD429                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Tu
 ***                          rnondelay_Part
 *** SRCD430                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/ri
 ***                          sing_edge
 *** SRCD431                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/ri
 ***                          sing_edge2
 *** SRCD432                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/B
 ***                          asculeRSspecifique
 *** SRCD433                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/D
 ***                          etectSat
 *** SRCD434                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/T
 ***                          urnondelay_Part
 *** SRCD435                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/r
 ***                          ising_edge
 *** SRCD436                  RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/r
 ***                          ising_edge2
 *** SRCD437                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC
 *** SRCD438                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch
 *** SRCD439                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne
 *** SRCD440                  RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC
 *** SRCD441                  RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM
 *** SRCD442                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille
 *** SRCD443                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal
 *** SRCD444                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal
 *** SRCD445                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal
 *** SRCD446                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay
 *** SRCD447                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2
 *** SRCD448                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay/BasculeRSspecifique
 *** SRCD449                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay/DetectSat
 *** SRCD450                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay/Turnondelay_Part
 *** SRCD451                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay/rising_edge
 *** SRCD452                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay/rising_edge2
 *** SRCD453                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2/BasculeRSspecifique
 *** SRCD454                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2/DetectSat
 *** SRCD455                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2/Turnondelay_Part
 *** SRCD456                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2/rising_edge
 *** SRCD457                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
 ***                          ver_Reveil_principal/TurnOnDelay2/rising_edge2
 *** SRCD458                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay
 *** SRCD459                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay/BasculeRSspecifique
 *** SRCD460                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay/DetectSat
 *** SRCD461                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay/Turnondelay_Part
 *** SRCD462                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay/rising_edge
 *** SRCD463                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
 ***                          ctiver_Reveil_principal/TurnOnDelay/rising_edge2
 *** SRCD464                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay
 *** SRCD465                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay/BasculeRSspecifique
 *** SRCD466                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay/DetectSat
 *** SRCD467                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay/Turnondelay_Part
 *** SRCD468                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay/rising_edge
 *** SRCD469                  RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
 ***                          er_Desactivation_Reveil_principal/TurnOnDelay/rising_edge2
 *** SRCD470                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1
 *** SRCD471                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2
 *** SRCD472                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/BasculeRSspe
 ***                          cifique
 *** SRCD473                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/DetectSat
 *** SRCD474                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Turnondelay_
 ***                          Part
 *** SRCD475                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/rising_edge
 *** SRCD476                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/rising_edge2
 *** SRCD477                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/BasculeRSspe
 ***                          cifique
 *** SRCD478                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/DetectSat
 *** SRCD479                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Turnondelay_
 ***                          Part
 *** SRCD480                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/rising_edge
 *** SRCD481                  RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/rising_edge2
 *** SRCD482                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay
 *** SRCD483                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          BasculeRSspecifique
 *** SRCD484                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          DetectSat
 *** SRCD485                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          Turnondelay_Part
 *** SRCD486                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          rising_edge
 *** SRCD487                  RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
 ***                          rising_edge2
 *** SRCD488                  RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_01_Gerer_COM_C
 ***                          AN1
 *** SRCD489                  RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_02_Gerer_COM_C
 ***                          AN2
 *** SRCD490                  RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_03_Gerer_COM_C
 ***                          AN3
 *** SRCD491                  RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_04_LIN_COM_Sta
 ***                          te_Mgt
 *** SRCD492                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1
 *** SRCD493                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2
 *** SRCD494                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/B
 ***                          asculeRSspecifique
 *** SRCD495                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/D
 ***                          etectSat
 *** SRCD496                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/T
 ***                          urnondelay_Part
 *** SRCD497                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/r
 ***                          ising_edge
 *** SRCD498                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/r
 ***                          ising_edge2
 *** SRCD499                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/B
 ***                          asculeRSspecifique
 *** SRCD500                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/D
 ***                          etectSat
 *** SRCD501                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/T
 ***                          urnondelay_Part
 *** SRCD502                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/r
 ***                          ising_edge
 *** SRCD503                  RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/r
 ***                          ising_edge2
 *** SRCD504                  RCD/F04_Synthetiser_infos_PdV/BasculeRS
 *** SRCD505                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay
 *** SRCD506                  RCD/F04_Synthetiser_infos_PdV/falling_edge
 *** SRCD507                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/DetectSat
 *** SRCD508                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/F04_Synthetiser_infos_PdV
 *** SRCD509                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Turnoffdelay_Part
 *** SRCD510                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/falling_edge
 *** SRCD511                  RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/rising_edge2
 *** 
 *** SF-NODE   CORRESPONDING STATEFLOW NODE                           DESCRIPTION
 *** CRCD0     RCD_TL_et_SL                                           
 *** CRCD1     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_06_Traiter_Anomalie_Reveil_principal/F01_01_06_02
 *** _Renseigner_Anomalie_Reveil_principal_pour_GD/F01_01_0
 ***           6_02_01_Automate_Anomalie_Reveil_principal_pour_GD     
 *** CRCD2     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_06_Traiter_Anomalie_Reveil_principal/F01_01_06_02
 *** _Renseigner_Anomalie_Reveil_principal_pour_GD/F01_01_0
 *** 6_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Def
 ***           aut_inactif                                            
 *** CRCD3     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_06_Traiter_Anomalie_Reveil_principal/F01_01_06_02
 *** _Renseigner_Anomalie_Reveil_principal_pour_GD/F01_01_0
 *** 6_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Def
 ***           aut_actif                                              
 *** CRCD4     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_07_Traiter_Incoherence_Reveil_principal/F01_01_07
 *** _02_Renseigner_Incoherence_Reveil_principal_pour_GD/F0
 *** 1_01_07_02_01_Automate_Incoherence_Reveil_principal_po
 ***           ur_GD                                                  
 *** CRCD5     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_07_Traiter_Incoherence_Reveil_principal/F01_01_07
 *** _02_Renseigner_Incoherence_Reveil_principal_pour_GD/F0
 *** 1_01_07_02_01_Automate_Incoherence_Reveil_principal_po
 ***           ur_GD.Defaut_inactif                                   
 *** CRCD6     RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F0
 *** 1_01_07_Traiter_Incoherence_Reveil_principal/F01_01_07
 *** _02_Renseigner_Incoherence_Reveil_principal_pour_GD/F0
 *** 1_01_07_02_01_Automate_Incoherence_Reveil_principal_po
 ***           ur_GD.Defaut_actif                                     
 *** CRCD7     RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 ***           UCE_RCD/F01_05_01_Machine_etats_RCD                    
 *** CRCD8     RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 *** UCE_RCD/F01_05_01_Machine_etats_RCD.Preparation_Mise_e
 ***           n_veille                                               
 *** CRCD9     RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 *** UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_Partiel_int
 ***           erne                                                   
 *** CRCD10    RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 ***           UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire        
 *** CRCD11    RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 ***           UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_partiel     
 *** CRCD12    RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 *** UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_principal_n
 ***           ominal                                                 
 *** CRCD13    RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
 *** UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_principal_d
 ***           egrade                                                 
 *** CRCD14    RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_t
 *** ype1/F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02
 *** _Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05_02_01_Au
 ***           tomate_LIGNE_RCD_CC_masse_pour_GD                      
 *** CRCD15    RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_t
 *** ype1/F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02
 *** _Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05_02_01_Au
 ***           tomate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif       
 *** CRCD16    RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_t
 *** ype1/F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02
 *** _Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05_02_01_Au
 ***           tomate_LIGNE_RCD_CC_masse_pour_GD.Defaut_actif         
 *** CRCD17    RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
 ***           UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine    
 *** CRCD18    RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
 *** UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Re
 ***           veil_principal_nominal                                 
 *** CRCD19    RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
 *** UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Pr
 ***           eparation_Mise_en_veille                               
 *** CRCD20    RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
 *** UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Co
 ***           m_Latch                                                
 *** CRCD21    RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
 *** UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Re
 ***           veil_Partiel_interne                                   
 *** 
 *** TargetLink version      : 3.0.1_RC3 from 13-May-2009
 *** Code generator version  : Build Id 3.0.1.7 from 2009-May-06 15:28:18
 *** Copyright (c) 2006 dSPACE GmbH
\**************************************************************************************************/

#ifndef _RCD_002_TEV_FCT_C_
#define _RCD_002_TEV_FCT_C_

/*----------------------------------------------------------------------------*\
  DEFINES (OPT)
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INCLUDES
\*----------------------------------------------------------------------------*/
#include "RCD_calibrations.h"
#include "RCD_002_TEV_fct.h"
/*----------------------------------------------------------------------------*\
  DEFINES
\*----------------------------------------------------------------------------*/

/******************************************************************************\
   TL_CG_MACROCL_GLOBALSrToLocal_RCD: TL CG ScopeReducedClass : derived from TL_CG_MACROCL_GLOBAL
\******************************************************************************/
#define CRCD10_Transitoire_id (UInt8) 2 
#define CRCD11_Reveil_partiel_id (UInt8) 4 
#define CRCD12_Reveil___ipal_nominal_id (UInt8) 5 
#define CRCD13_Reveil___ipal_degrade_id (UInt8) 6 
#define CRCD8_Preparat__se_en_veille_id (UInt8) 1 
#define CRCD9_Reveil_Partiel_interne_id (UInt8) 3 

/*----------------------------------------------------------------------------*\
  TYPEDEFS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  ENUMS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  VARIABLES
\*----------------------------------------------------------------------------*/
#define RCD_START_SEC_GLOBAL_8BIT
#include "RCD_MemMap.h"
/******************************************************************************\
   AR_IF_GLOBAL_8BIT: Global 8 bits for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_8BIT UInt8 RCD_Ext_bfMstPtlWkuHldReq_in /* 
   Description: Vecteur compos des p demandes de maintien des rveils partiels maitres (spcifique 
   RCD type 1)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 RCD_Ext_bfMstPtlWkuNd_in /* 
   Description: Vecteur compos des p besoins d'activation des rveils partiels maitres (spcifique 
   RCD type 1)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 RCD_Ext_bfSlavePtlWkuReq_in /* 
   Description: Vecteur compos des n demandes d'activation des rveils partiels esclaves
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 RCD_Ext_spdVeh_in /* 
   Unit       : km/h
   Description: vitesse vhicule
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 RCD_Ext_stMainWkuReq_in /* 
   Description: Demande d'activation du rveil principal
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_bfMstPtlWkuReq_out /* 
   Description: Vecteur compos des p demandes d'activation des rveils partiels maitres (spcifique
    RCD type 1)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_bfSlavePtlWkuSt_out /* 
   Description: Vecteur compos des n tats des rveils partiels esclaves
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 255 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_stCAN1ComReq_out /* 
   Description: Demande de communication sur le CAN1
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_stCAN2ComReq_out /* 
   Description: Demande de communication sur le CAN2
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_stCAN3ComReq_out /* 
   Description: Demande de communication sur le CAN3
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 2 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_stSt_out /* 
   Description: Etat applicatif du calculateur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 15 */;
AR_IF_GLOBAL_8BIT UInt8 UCE_stWkuMainRelSt_out /* 
   Description: Etat de rveil UCE relatif au Rveil principal
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 3 */;

#define RCD_STOP_SEC_GLOBAL_8BIT
#include "RCD_MemMap.h"

#define RCD_START_SEC_GLOBAL_BOOLEAN
#include "RCD_MemMap.h"

/******************************************************************************\
   AR_IF_GLOBAL_BOOLEAN: Global boolean for AUTOSAR modules | Width: 8
\******************************************************************************/
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Afts_bDiagToolReq_in /* 
   Description: Requte d'un outil Diagnostic : rception d'une requte StartCom (si le calculateur 
   est prvu pour tre diagnostiqu via une ligne K), rception d'une requte StartDiagnosticSession
    (si le calculateur est prvu pour tre diagnostiqu via le CAN par le protocole Keyword 2000), r
   ception de toute requte UDS (si le calculateur est prvu pour tre diagnostiqu via le CAN par 
   le protocole UDS).
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Ext_bAPCLine_in /* 
   Description: Signal +APC filtr
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Ext_bElecItgrReq_in /* 
   Description: Requte d'intgration lectronique (cf CSEO_APPT09_0251 Intgration lectronique au 
   montage, en retouche et en maintenance Prconisations PSA)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Ext_bFctHldReq_in /* 
   Description: Synthse de demandes internes de maintien de l'alimentation
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Ext_bPostRunReq_in /* 
   Description: Requte de PostRun (cf spcifications AUTOSAR)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_Ext_bRCDLine_in /* 
   Description: Signal RCD filtr
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_UCE_bCAN1ComNd_in /* 
   Description: Besoin de communication sur le CAN1 de l'applicatif
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_UCE_bCAN2ComNd_in /* 
   Description: Besoin de communication sur le CAN2 de l'applicatif
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_UCE_bCAN3ComNd_in /* 
   Description: Besoin de communication sur le CAN3 de l'applicatif
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_UCE_bExtdWkuMain_in /* 
   Description: Rveil principal "tendu", permettant de filtrer, en cas de demande de rveil partie
   l en sortie de principal, le passage systmatique en Transitoire
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean RCD_UCE_bLINComNd_in /* 
   Description: Besoin de communication sur le LIN de l'applicatif
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bDgoMainWkuDisrd_out /* 
   Description: Diagnostic de l'anomalie rveil principal ( destination du GD pour U2000)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bDgoMainWkuIncst_out /* 
   Description: Diagnostic de l'incohrence rveil principal ( destination du GD pour U2003)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bDgoRCDLineScg_out /* 
   Description: Diagnostic d'un court-circuit  la masse sur la ligne RCD ( destination du GD pour 
   U2002)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bLINComReq_out /* 
   Description: Demande de communication sur le LIN
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bMonRunMainWkuDisrd_out /* 
   Description: Fentre de diagnostic de l'anomalie rveil principal ( destination du GD pour U2000
   )
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bMonRunMainWkuIncst_out /* 
   Description: Fentre de diagnostic de l'incohrence rveil principal ( destination du GD pour U2
   003)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bMonRunRCDLineScg_out /* 
   Description: Fentre de diagnostic du court-circuit  la masse sur la ligne RCD ( destination du
    GD pour U2002)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bPwrlAcv_out /* 
   Description: Flag indiquant que le calculateur est sortie du Rveil principal (nominal ou dgrad
   ), i.e phase de post-coupure contact
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bRCDLineCmd_out /* 
   Description: Commande de la ligne RCD (spcifique RCD type 1)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bShutDownAuth_out /* 
   Description: Autorisation de mise en veille du calculateur
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
AR_IF_GLOBAL_BOOLEAN Boolean UCE_bWkuMain_out /* 
   Description: Flag indiquant que le calculateur est en Rveil principal (nominal ou dgrad)
   LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define RCD_STOP_SEC_GLOBAL_BOOLEAN
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_16BIT
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 16
\******************************************************************************/
static SInt16 X_SRCD129_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD134_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD143_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD148_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD157_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD162_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD171_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD176_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD185_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD190_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD212_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD21_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD224_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD22_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD234_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD246_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD256_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD268_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD278_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD290_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD300_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD312_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD322_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD334_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD33_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD344_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD34_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD356_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD35_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD366_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD378_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD386_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD404_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD409_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD410_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD425_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD426_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD446_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD447_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD458_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD464_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD470_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD482_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD492_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD493_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD505_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD51_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD57_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD63_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD72_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD73_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD88_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD89_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
static SInt16 X_SRCD90_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

#define RCD_STOP_SEC_VAR_16BIT
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_32BIT
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 32
\******************************************************************************/
static SInt32 X_SRCD222_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD244_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD266_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD288_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD310_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD332_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD354_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD376_Unit_Delay /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD392_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
static SInt32 X_SRCD471_UnitDelay1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

#define RCD_STOP_SEC_VAR_32BIT
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_8BIT
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSFStaticGlobalInit: SFStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 CRCD17_UCE_stAPCSt /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 15 */;
static UInt8 CRCD7_UCE_stRCDSt /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 15 */;

#define RCD_STOP_SEC_VAR_8BIT
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_BOOLEAN
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSFStaticGlobalInit: SFStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean CRCD14_UCE_bDgoRCDLineScg /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
static Boolean CRCD1_UCE_bDgoMainWkuDisrd /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;
static Boolean CRCD4_UCE_bDgoMainWkuIncst /* LSB: 2^0 OFF:  0 MIN/MAX:  0 .. 1 */;

#define RCD_STOP_SEC_VAR_BOOLEAN
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_8BIT
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static UInt8 SRCD113_8Bit_Encoder_out;
static UInt8 SRCD197_8Bit_Encoder_out;
static UInt8 SRCD421_Switch1;
static UInt8 SRCD422_Switch1;
static UInt8 SRCD423_Switch1;
static UInt8 SRCD488_Switch1;
static UInt8 SRCD489_Switch1;
static UInt8 SRCD490_Switch1;
static UInt8 X_SRCD2_Unit_Delay1;
static UInt8 X_SRCD3_Unit_Delay8;

#define RCD_STOP_SEC_VAR_8BIT
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_BOOLEAN
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSLStaticGlobalInit: SLStaticGlobalInit = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8
   BIT AR_SEC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: 8
\******************************************************************************/
static Boolean SRCD107_RSWE;
static Boolean SRCD11_RSWE;
static Boolean SRCD13_Logical_Operator1;
static Boolean SRCD2_ROWD;
static Boolean SRCD2_RSWE;
static Boolean SRCD398_Logical_Operator6;
static Boolean SRCD3_ROWD;
static Boolean SRCD3_RSWE;
static Boolean SRCD408_Logical_Operator4;
static Boolean SRCD424_Switch;
static Boolean SRCD442_Logical_Operator1;
static Boolean SRCD491_Switch;
static Boolean SRCD71_Logical_Operator1;
static Boolean SRCD87_Logical_Operator1;
static Boolean X1_UnitDelay;
static Boolean X2_UnitDelay;
static Boolean X3_UnitDelay;
static Boolean X4_UnitDelay;
static Boolean X5_UnitDelay;
static Boolean X6_UnitDelay;
static Boolean X7_UnitDelay;
static Boolean X8_UnitDelay;
static Boolean X_SRCD100_UnitDelay;
static Boolean X_SRCD101_UnitDelay;
static Boolean X_SRCD102_Unit_Delay;
static Boolean X_SRCD105_UnitDelay;
static Boolean X_SRCD106_UnitDelay;
static Boolean X_SRCD11_Unit_Delay7;
static Boolean X_SRCD125_UnitDelay;
static Boolean X_SRCD129_Unit_Delay1;
static Boolean X_SRCD130_UnitDelay;
static Boolean X_SRCD134_Unit_Delay1;
static Boolean X_SRCD135_UnitDelay;
static Boolean X_SRCD139_UnitDelay;
static Boolean X_SRCD143_Unit_Delay1;
static Boolean X_SRCD144_UnitDelay;
static Boolean X_SRCD148_Unit_Delay1;
static Boolean X_SRCD149_UnitDelay;
static Boolean X_SRCD153_UnitDelay;
static Boolean X_SRCD157_Unit_Delay1;
static Boolean X_SRCD158_UnitDelay;
static Boolean X_SRCD162_Unit_Delay1;
static Boolean X_SRCD163_UnitDelay;
static Boolean X_SRCD167_UnitDelay;
static Boolean X_SRCD171_Unit_Delay1;
static Boolean X_SRCD172_UnitDelay;
static Boolean X_SRCD176_Unit_Delay1;
static Boolean X_SRCD177_UnitDelay;
static Boolean X_SRCD181_UnitDelay;
static Boolean X_SRCD185_Unit_Delay1;
static Boolean X_SRCD186_UnitDelay;
static Boolean X_SRCD190_Unit_Delay1;
static Boolean X_SRCD191_UnitDelay;
static Boolean X_SRCD212_Unit_Delay;
static Boolean X_SRCD213_Unit_Delay;
static Boolean X_SRCD216_UnitDelay;
static Boolean X_SRCD217_UnitDelay;
static Boolean X_SRCD21_Unit_Delay;
static Boolean X_SRCD222_Unit_Delay1;
static Boolean X_SRCD223_UnitDelay;
static Boolean X_SRCD224_Unit_Delay;
static Boolean X_SRCD225_Unit_Delay;
static Boolean X_SRCD228_UnitDelay;
static Boolean X_SRCD229_UnitDelay;
static Boolean X_SRCD22_Unit_Delay;
static Boolean X_SRCD234_Unit_Delay;
static Boolean X_SRCD235_Unit_Delay;
static Boolean X_SRCD238_UnitDelay;
static Boolean X_SRCD239_UnitDelay;
static Boolean X_SRCD23_Unit_Delay;
static Boolean X_SRCD244_Unit_Delay1;
static Boolean X_SRCD245_UnitDelay;
static Boolean X_SRCD246_Unit_Delay;
static Boolean X_SRCD247_Unit_Delay;
static Boolean X_SRCD250_UnitDelay;
static Boolean X_SRCD251_UnitDelay;
static Boolean X_SRCD256_Unit_Delay;
static Boolean X_SRCD257_Unit_Delay;
static Boolean X_SRCD260_UnitDelay;
static Boolean X_SRCD261_UnitDelay;
static Boolean X_SRCD266_Unit_Delay1;
static Boolean X_SRCD267_UnitDelay;
static Boolean X_SRCD268_Unit_Delay;
static Boolean X_SRCD269_Unit_Delay;
static Boolean X_SRCD26_UnitDelay;
static Boolean X_SRCD272_UnitDelay;
static Boolean X_SRCD273_UnitDelay;
static Boolean X_SRCD278_Unit_Delay;
static Boolean X_SRCD279_Unit_Delay;
static Boolean X_SRCD27_UnitDelay;
static Boolean X_SRCD282_UnitDelay;
static Boolean X_SRCD283_UnitDelay;
static Boolean X_SRCD288_Unit_Delay1;
static Boolean X_SRCD289_UnitDelay;
static Boolean X_SRCD28_Unit_Delay;
static Boolean X_SRCD290_Unit_Delay;
static Boolean X_SRCD291_Unit_Delay;
static Boolean X_SRCD294_UnitDelay;
static Boolean X_SRCD295_UnitDelay;
static Boolean X_SRCD300_Unit_Delay;
static Boolean X_SRCD301_Unit_Delay;
static Boolean X_SRCD304_UnitDelay;
static Boolean X_SRCD305_UnitDelay;
static Boolean X_SRCD310_Unit_Delay1;
static Boolean X_SRCD311_UnitDelay;
static Boolean X_SRCD312_Unit_Delay;
static Boolean X_SRCD313_Unit_Delay;
static Boolean X_SRCD316_UnitDelay;
static Boolean X_SRCD317_UnitDelay;
static Boolean X_SRCD31_UnitDelay;
static Boolean X_SRCD322_Unit_Delay;
static Boolean X_SRCD323_Unit_Delay;
static Boolean X_SRCD326_UnitDelay;
static Boolean X_SRCD327_UnitDelay;
static Boolean X_SRCD32_UnitDelay;
static Boolean X_SRCD332_Unit_Delay1;
static Boolean X_SRCD333_UnitDelay;
static Boolean X_SRCD334_Unit_Delay;
static Boolean X_SRCD335_Unit_Delay;
static Boolean X_SRCD338_UnitDelay;
static Boolean X_SRCD339_UnitDelay;
static Boolean X_SRCD33_Unit_Delay;
static Boolean X_SRCD344_Unit_Delay;
static Boolean X_SRCD345_Unit_Delay;
static Boolean X_SRCD348_UnitDelay;
static Boolean X_SRCD349_UnitDelay;
static Boolean X_SRCD34_Unit_Delay;
static Boolean X_SRCD354_Unit_Delay1;
static Boolean X_SRCD355_UnitDelay;
static Boolean X_SRCD356_Unit_Delay;
static Boolean X_SRCD357_Unit_Delay;
static Boolean X_SRCD35_Unit_Delay;
static Boolean X_SRCD360_UnitDelay;
static Boolean X_SRCD361_UnitDelay;
static Boolean X_SRCD366_Unit_Delay;
static Boolean X_SRCD367_Unit_Delay;
static Boolean X_SRCD370_UnitDelay;
static Boolean X_SRCD371_UnitDelay;
static Boolean X_SRCD376_Unit_Delay1;
static Boolean X_SRCD377_UnitDelay;
static Boolean X_SRCD378_Unit_Delay;
static Boolean X_SRCD379_Unit_Delay;
static Boolean X_SRCD37_Unit_Delay;
static Boolean X_SRCD382_UnitDelay;
static Boolean X_SRCD383_UnitDelay;
static Boolean X_SRCD386_Unit_Delay;
static Boolean X_SRCD387_Unit_Delay;
static Boolean X_SRCD390_UnitDelay;
static Boolean X_SRCD391_UnitDelay;
static Boolean X_SRCD392_Unit_Delay;
static Boolean X_SRCD393_Unit_Delay;
static Boolean X_SRCD396_UnitDelay;
static Boolean X_SRCD397_UnitDelay;
static Boolean X_SRCD398_Unit_Delay2;
static Boolean X_SRCD39_UnitDelay;
static Boolean X_SRCD404_Unit_Delay1;
static Boolean X_SRCD405_UnitDelay;
static Boolean X_SRCD409_Unit_Delay;
static Boolean X_SRCD40_UnitDelay;
static Boolean X_SRCD410_Unit_Delay;
static Boolean X_SRCD411_Unit_Delay;
static Boolean X_SRCD414_UnitDelay;
static Boolean X_SRCD415_UnitDelay;
static Boolean X_SRCD416_Unit_Delay;
static Boolean X_SRCD419_UnitDelay;
static Boolean X_SRCD41_Unit_Delay;
static Boolean X_SRCD420_UnitDelay;
static Boolean X_SRCD425_Unit_Delay;
static Boolean X_SRCD426_Unit_Delay;
static Boolean X_SRCD427_Unit_Delay;
static Boolean X_SRCD430_UnitDelay;
static Boolean X_SRCD431_UnitDelay;
static Boolean X_SRCD432_Unit_Delay;
static Boolean X_SRCD435_UnitDelay;
static Boolean X_SRCD436_UnitDelay;
static Boolean X_SRCD446_Unit_Delay;
static Boolean X_SRCD447_Unit_Delay;
static Boolean X_SRCD448_Unit_Delay;
static Boolean X_SRCD44_UnitDelay;
static Boolean X_SRCD451_UnitDelay;
static Boolean X_SRCD452_UnitDelay;
static Boolean X_SRCD453_Unit_Delay;
static Boolean X_SRCD456_UnitDelay;
static Boolean X_SRCD457_UnitDelay;
static Boolean X_SRCD458_Unit_Delay;
static Boolean X_SRCD459_Unit_Delay;
static Boolean X_SRCD45_UnitDelay;
static Boolean X_SRCD462_UnitDelay;
static Boolean X_SRCD463_UnitDelay;
static Boolean X_SRCD464_Unit_Delay;
static Boolean X_SRCD465_Unit_Delay;
static Boolean X_SRCD468_UnitDelay;
static Boolean X_SRCD469_UnitDelay;
static Boolean X_SRCD46_Unit_Delay;
static Boolean X_SRCD470_Unit_Delay;
static Boolean X_SRCD471_Unit_Delay;
static Boolean X_SRCD472_Unit_Delay;
static Boolean X_SRCD475_UnitDelay;
static Boolean X_SRCD476_UnitDelay;
static Boolean X_SRCD477_Unit_Delay;
static Boolean X_SRCD480_UnitDelay;
static Boolean X_SRCD481_UnitDelay;
static Boolean X_SRCD482_Unit_Delay;
static Boolean X_SRCD483_Unit_Delay;
static Boolean X_SRCD486_UnitDelay;
static Boolean X_SRCD487_UnitDelay;
static Boolean X_SRCD492_Unit_Delay;
static Boolean X_SRCD493_Unit_Delay;
static Boolean X_SRCD494_Unit_Delay;
static Boolean X_SRCD497_UnitDelay;
static Boolean X_SRCD498_UnitDelay;
static Boolean X_SRCD499_Unit_Delay;
static Boolean X_SRCD49_UnitDelay;
static Boolean X_SRCD502_UnitDelay;
static Boolean X_SRCD503_UnitDelay;
static Boolean X_SRCD504_Unit_Delay;
static Boolean X_SRCD504_Unit_Delay1;
static Boolean X_SRCD505_Unit_Delay;
static Boolean X_SRCD506_UnitDelay;
static Boolean X_SRCD508_Unit_Delay;
static Boolean X_SRCD50_UnitDelay;
static Boolean X_SRCD510_UnitDelay;
static Boolean X_SRCD511_UnitDelay;
static Boolean X_SRCD51_Unit_Delay;
static Boolean X_SRCD52_Unit_Delay;
static Boolean X_SRCD55_UnitDelay;
static Boolean X_SRCD56_UnitDelay;
static Boolean X_SRCD57_Unit_Delay;
static Boolean X_SRCD58_Unit_Delay;
static Boolean X_SRCD61_UnitDelay;
static Boolean X_SRCD62_UnitDelay;
static Boolean X_SRCD63_Unit_Delay;
static Boolean X_SRCD64_Unit_Delay;
static Boolean X_SRCD67_UnitDelay;
static Boolean X_SRCD68_UnitDelay;
static Boolean X_SRCD72_Unit_Delay;
static Boolean X_SRCD73_Unit_Delay;
static Boolean X_SRCD74_UnitDelay;
static Boolean X_SRCD75_Unit_Delay;
static Boolean X_SRCD78_UnitDelay;
static Boolean X_SRCD79_UnitDelay;
static Boolean X_SRCD80_Unit_Delay;
static Boolean X_SRCD83_UnitDelay;
static Boolean X_SRCD84_UnitDelay;
static Boolean X_SRCD88_Unit_Delay;
static Boolean X_SRCD89_Unit_Delay;
static Boolean X_SRCD90_Unit_Delay;
static Boolean X_SRCD91_UnitDelay;
static Boolean X_SRCD92_Unit_Delay;
static Boolean X_SRCD95_UnitDelay;
static Boolean X_SRCD96_UnitDelay;
static Boolean X_SRCD97_Unit_Delay;
static Boolean Y1Acv_UnitDelay;
static Boolean Y1Req_UnitDelay;
static Boolean Y2Acv_UnitDelay;
static Boolean Y3Av_UnitDelay;
static Boolean Y3Req_UnitDelay;
static Boolean Y4Acv_UnitDelay;
static Boolean Y4Req_UnitDelay;
static Boolean Y5Acv_UnitDelay;
static Boolean Y5Req_UnitDelay;
static Boolean y2Req_UnitDelay;

#define RCD_STOP_SEC_VAR_BOOLEAN
#include "RCD_MemMap.h"

#define RCD_START_SEC_VAR_UNSPECIFIED
#include "RCD_MemMap.h"

/******************************************************************************\
   UserSFStaticGlobal: SFStaticGlobal = { AR_SEC_VAR_BOOLEAN AR_SEC_UNSPECIFIED AR_SEC_VAR_8BIT AR_S
   EC_VAR_16BIT AR_SEC_VAR_32BIT AR_SEC_UNSPECIFIED } | Width: N.A.
\******************************************************************************/
static struct tag_SBFS_F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD_RCD_tp
    SBFS_F01_01_06__pal_pour_GD_RCD /* Description: Structure containing bitfields for Stateflow cha
   rt  */;

static struct tag_SBFS_F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD_RCD_tp
    SBFS_F01_01_07__pal_pour_GD_RCD /* Description: Structure containing bitfields for Stateflow cha
   rt  */;

static struct tag_SBFS_F01_05_01_Machine_etats_RCD_RCD_tp SBFS_F01_05_01__e_etats_RCD_RCD /* Descrip
   tion: Structure containing bitfields for Stateflow chart  */;

static struct tag_SBFS_F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD_RCD_tp
    SBFS_F01_05_02__sse_pour_GD_RCD /* Description: Structure containing bitfields for Stateflow cha
   rt  */;

static struct tag_SBFS_F02_04_01_ECU_APC_Applicative_state_machine_RCD_tp
    SBFS_F02_04_01__ate_machine_RCD /* Description: Structure containing bitfields for Stateflow cha
   rt  */;

#define RCD_STOP_SEC_VAR_UNSPECIFIED
#include "RCD_MemMap.h"

/*----------------------------------------------------------------------------*\
  PARAMETERIZED MACROS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION PROTOTYPES
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  INLINE FUNCTIONS
\*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*\
  FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

/**************************************************************************************************\
 ***  FUNCTION:
 ***      RCD_001_MSE_ini
 *** 
 ***  DESCRIPTION:
 ***      Main restart function
 ***      
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define RCD_START_SEC_CODE
#include "RCD_MemMap.h"
Void RCD_001_MSE_ini(Void)
{
   RCD_FctVarInit();
}

#define RCD_STOP_SEC_CODE
#include "RCD_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      RCD_002_TEV_fct
 *** 
 ***  DESCRIPTION:
 ***      RCD
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define RCD_START_SEC_CODE
#include "RCD_MemMap.h"
Void RCD_002_TEV_fct(Void)
{
   /* SLLocal: Default storage class for local variables | Width: 16 */
   SInt16 SRCD505_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
   SInt16 SRCD505_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
   SInt16 SRCD509_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   Boolean SRCD4_Logical_Operator1;
   Boolean SRCD4_Relational_Operator1;
   Boolean SRCD504_Switch;
   Boolean SRCD505_Relational_Operator1;
   Boolean SRCD505_Relational_Operator2;
   Boolean SRCD505_Switch2;
   Boolean SRCD508_Logical_Operator5;
   Boolean SRCD5_Logical_Operator12;

   /* SLLocal: Default storage class for local variables | Width: 32 */
   UInt32 Aux_U32;

   /* SLLocal: Default storage class for local variables | Width: 16 */
   UInt16 Aux_U16;

   /* SLLocal: Default storage class for local variables | Width: 8 */
   UInt8 Aux_U8;

   SRCD4_Relational_Operator1 = UCE_noUCETyp_C == 1 /* 1. */;
   SRCD4_Logical_Operator1 = SRCD4_Relational_Operator1 || (UCE_noUCETyp_C == 2 /* 2. */);

   /* RCD/F01_Gerer_PdV_RCD/Enable: Enable condition
      RCD/F01_Gerer_PdV_RCD/Enable: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 SRCD395_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 328.1144 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 SRCD104_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD21_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD21_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD22_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD22_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD25_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
      SInt16 SRCD30_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD33_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD33_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD34_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD34_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD35_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD35_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD386_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD386_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD389_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD38_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      UInt16 SRCD392_MinMax1 /* LSB: 0.1 OFF:  0 MIN/MAX:  0 .. 6553.5 */;
      SInt16 SRCD425_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD425_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD426_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD426_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD429_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD434_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD43_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD48_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD51_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD51_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD54_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD57_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD57_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD60_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
      SInt16 SRCD63_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD63_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD66_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD72_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD72_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD73_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD73_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD77_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD82_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD88_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD88_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD89_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD89_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD90_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD90_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD94_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD99_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean SRCD102_Logical_Operator5;
      Boolean SRCD109_Switch2;
      Boolean SRCD13_Relational_Operator5;
      Boolean SRCD14_Logical_Operator1;
      Boolean SRCD14_Logical_Operator12;
      Boolean SRCD14_Logical_Operator2;
      Boolean SRCD15_Logical_Operator12;
      Boolean SRCD15_Logical_Operator2;
      Boolean SRCD15_Logical_Operator4;
      Boolean SRCD15_Relational_Operator2;
      Boolean SRCD16_Logical_Operator12;
      Boolean SRCD17_Logical_Operator2;
      Boolean SRCD18_Logical_Operator2;
      Boolean SRCD198_8Bit_Decoder_bit0;
      Boolean SRCD198_8Bit_Decoder_bit1;
      Boolean SRCD198_8Bit_Decoder_bit2;
      Boolean SRCD198_8Bit_Decoder_bit3;
      Boolean SRCD198_8Bit_Decoder_bit4;
      Boolean SRCD198_8Bit_Decoder_bit5;
      Boolean SRCD198_8Bit_Decoder_bit6;
      Boolean SRCD198_8Bit_Decoder_bit7;
      Boolean SRCD21_Relational_Operator1;
      Boolean SRCD21_Relational_Operator2;
      Boolean SRCD21_Switch2;
      Boolean SRCD22_Relational_Operator1;
      Boolean SRCD22_Relational_Operator2;
      Boolean SRCD22_Switch2;
      Boolean SRCD23_Logical_Operator5;
      Boolean SRCD28_Logical_Operator5;
      Boolean SRCD33_Relational_Operator1;
      Boolean SRCD33_Relational_Operator2;
      Boolean SRCD33_Switch2;
      Boolean SRCD34_Relational_Operator1;
      Boolean SRCD34_Relational_Operator2;
      Boolean SRCD34_Switch2;
      Boolean SRCD35_Relational_Operator1;
      Boolean SRCD35_Relational_Operator2;
      Boolean SRCD35_Switch2;
      Boolean SRCD37_Logical_Operator5;
      Boolean SRCD384_8Bit_Decoder_bit0;
      Boolean SRCD384_8Bit_Decoder_bit1;
      Boolean SRCD384_8Bit_Decoder_bit2;
      Boolean SRCD384_8Bit_Decoder_bit3;
      Boolean SRCD384_8Bit_Decoder_bit4;
      Boolean SRCD384_8Bit_Decoder_bit5;
      Boolean SRCD384_8Bit_Decoder_bit6;
      Boolean SRCD384_8Bit_Decoder_bit7;
      Boolean SRCD385_8Bit_Decoder_bit0;
      Boolean SRCD385_8Bit_Decoder_bit1;
      Boolean SRCD385_8Bit_Decoder_bit2;
      Boolean SRCD385_8Bit_Decoder_bit3;
      Boolean SRCD385_8Bit_Decoder_bit4;
      Boolean SRCD385_8Bit_Decoder_bit5;
      Boolean SRCD385_8Bit_Decoder_bit6;
      Boolean SRCD385_8Bit_Decoder_bit7;
      Boolean SRCD386_Relational_Operator1;
      Boolean SRCD386_Relational_Operator2;
      Boolean SRCD386_Switch2;
      Boolean SRCD387_Logical_Operator5;
      Boolean SRCD392_Relational_Operator1;
      Boolean SRCD392_Relational_Operator2;
      Boolean SRCD392_Switch2;
      Boolean SRCD393_Logical_Operator5;
      Boolean SRCD41_Logical_Operator5;
      Boolean SRCD421_Logical_Operator1;
      Boolean SRCD421_Logical_Operator12;
      Boolean SRCD422_Logical_Operator1;
      Boolean SRCD422_Logical_Operator12;
      Boolean SRCD423_Logical_Operator1;
      Boolean SRCD423_Logical_Operator12;
      Boolean SRCD425_Relational_Operator1;
      Boolean SRCD425_Relational_Operator2;
      Boolean SRCD425_Switch2;
      Boolean SRCD426_Relational_Operator1;
      Boolean SRCD426_Relational_Operator2;
      Boolean SRCD426_Switch2;
      Boolean SRCD427_Logical_Operator5;
      Boolean SRCD432_Logical_Operator5;
      Boolean SRCD46_Logical_Operator5;
      Boolean SRCD51_Relational_Operator1;
      Boolean SRCD51_Relational_Operator2;
      Boolean SRCD51_Switch2;
      Boolean SRCD52_Logical_Operator5;
      Boolean SRCD57_Relational_Operator1;
      Boolean SRCD57_Relational_Operator2;
      Boolean SRCD57_Switch2;
      Boolean SRCD58_Logical_Operator5;
      Boolean SRCD63_Relational_Operator1;
      Boolean SRCD63_Relational_Operator2;
      Boolean SRCD63_Switch2;
      Boolean SRCD64_Logical_Operator5;
      Boolean SRCD69_Relational_Operator1;
      Boolean SRCD69_Relational_Operator4;
      Boolean SRCD72_Relational_Operator1;
      Boolean SRCD72_Relational_Operator2;
      Boolean SRCD72_Switch2;
      Boolean SRCD73_Relational_Operator1;
      Boolean SRCD73_Relational_Operator2;
      Boolean SRCD73_Switch2;
      Boolean SRCD75_Logical_Operator5;
      Boolean SRCD80_Logical_Operator5;
      Boolean SRCD85_Logical_Operator12;
      Boolean SRCD85_Logical_Operator2;
      Boolean SRCD85_Relational_Operator2;
      Boolean SRCD88_Relational_Operator1;
      Boolean SRCD88_Relational_Operator2;
      Boolean SRCD88_Switch2;
      Boolean SRCD89_Relational_Operator1;
      Boolean SRCD89_Relational_Operator2;
      Boolean SRCD89_Switch2;
      Boolean SRCD8_Logical_Operator12;
      Boolean SRCD90_Relational_Operator1;
      Boolean SRCD90_Relational_Operator2;
      Boolean SRCD90_Switch2;
      Boolean SRCD92_Logical_Operator5;
      Boolean SRCD97_Logical_Operator5;
      Boolean SRCD9_Relational_Operator7;

      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 Aux_I32;

      if (!(SRCD2_RSWE)) {
         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay2/rising_edge/UnitDelay */
         X_SRCD100_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay2/rising_edge2/UnitDelay */
         X_SRCD101_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay3/BasculeRSspecifique/Unit Delay */
         X_SRCD102_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay3/rising_edge/UnitDelay */
         X_SRCD105_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay3/rising_edge2/UnitDelay */
         X_SRCD106_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay1/UnitDelay1 */
         X_SRCD21_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay1/Unit Delay */
         X_SRCD21_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay2/UnitDelay1 */
         X_SRCD22_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay2/Unit Delay */
         X_SRCD22_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay1/BasculeRSspecifique/Unit Delay */
         X_SRCD23_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay1/rising_edge/UnitDelay */
         X_SRCD26_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay1/rising_edge2/UnitDelay */
         X_SRCD27_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
         X_SRCD28_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/Unit Delay1 */
         X_SRCD2_Unit_Delay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay2/rising_edge/UnitDelay */
         X_SRCD31_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_
            Activer_Reveil_principal_nominal/TurnOnDelay2/rising_edge2/UnitDelay */
         X_SRCD32_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay/UnitDelay1 */
         X_SRCD33_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay/Unit Delay */
         X_SRCD33_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay1/UnitDelay1 */
         X_SRCD34_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay1/Unit Delay */
         X_SRCD34_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay2/UnitDelay1 */
         X_SRCD35_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay2/Unit Delay */
         X_SRCD35_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay/F01_01_02_Entrer_Reveil_principal_degrade/Un
            it Delay */
         X_SRCD37_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Uni
            tDelay1 */
         X_SRCD386_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Uni
            t Delay */
         X_SRCD386_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Bas
            culeRSspecifique/Unit Delay */
         X_SRCD387_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/ris
            ing_edge/UnitDelay */
         X_SRCD390_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/ris
            ing_edge2/UnitDelay */
         X_SRCD391_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/Turn
            OnDelay/UnitDelay1 */
         X_SRCD392_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/Turn
            OnDelay/Unit Delay */
         X_SRCD392_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/Turn
            OnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD393_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/Turn
            OnDelay/rising_edge/UnitDelay */
         X_SRCD396_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/Turn
            OnDelay/rising_edge2/UnitDelay */
         X_SRCD397_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD39_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD40_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay1/BasculeRSspecifique/Unit Delay */
         X_SRCD41_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay/UnitDelay1 */
         X_SRCD425_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay/Unit Delay */
         X_SRCD425_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/UnitDelay1 */
         X_SRCD426_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/Unit Delay */
         X_SRCD426_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay/BasculeRSspecifique/Unit Delay */
         X_SRCD427_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay/rising_edge/UnitDelay */
         X_SRCD430_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay/rising_edge2/UnitDelay */
         X_SRCD431_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/BasculeRSspecifique/Unit Delay */
         X_SRCD432_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/rising_edge/UnitDelay */
         X_SRCD435_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/rising_edge2/UnitDelay */
         X_SRCD436_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay1/rising_edge/UnitDelay */
         X_SRCD44_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay1/rising_edge2/UnitDelay */
         X_SRCD45_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
         X_SRCD46_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay2/rising_edge/UnitDelay */
         X_SRCD49_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_
            Entrer_Reveil_principal_degrade/TurnOnDelay2/rising_edge2/UnitDelay */
         X_SRCD50_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_
            Rehabiliter_Reveil_principal_nominal/TurnOnDelay/UnitDelay1 */
         X_SRCD51_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_
            Rehabiliter_Reveil_principal_nominal/TurnOnDelay/Unit Delay */
         X_SRCD51_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_
            Rehabiliter_Reveil_principal_nominal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD52_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_
            Rehabiliter_Reveil_principal_nominal/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD55_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_
            Rehabiliter_Reveil_principal_nominal/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD56_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_
            Desactiver_Reveil_principal_nominal/TurnOnDelay/UnitDelay1 */
         X_SRCD57_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_
            Desactiver_Reveil_principal_nominal/TurnOnDelay/Unit Delay */
         X_SRCD57_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_
            Desactiver_Reveil_principal_nominal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD58_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_
            Desactiver_Reveil_principal_nominal/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD61_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_
            Desactiver_Reveil_principal_nominal/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD62_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_
            Desactiver_Reveil_principal_degrade/TurnOnDelay/UnitDelay1 */
         X_SRCD63_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_
            Desactiver_Reveil_principal_degrade/TurnOnDelay/Unit Delay */
         X_SRCD63_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_
            Desactiver_Reveil_principal_degrade/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD64_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_
            Desactiver_Reveil_principal_degrade/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD67_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_
            Desactiver_Reveil_principal_degrade/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD68_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOf
            fDelay/UnitDelay1 */
         X_SRCD72_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOf
            fDelay/Unit Delay */
         X_SRCD72_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOn
            Delay/UnitDelay1 */
         X_SRCD73_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOn
            Delay/Unit Delay */
         X_SRCD73_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/rising
            _edge/UnitDelay */
         X_SRCD74_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOf
            fDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD75_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOf
            fDelay/falling_edge/UnitDelay */
         X_SRCD78_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOf
            fDelay/rising_edge2/UnitDelay */
         X_SRCD79_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOn
            Delay/BasculeRSspecifique/Unit Delay */
         X_SRCD80_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOn
            Delay/rising_edge/UnitDelay */
         X_SRCD83_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
            Traiter_Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOn
            Delay/rising_edge2/UnitDelay */
         X_SRCD84_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay1/UnitDelay1 */
         X_SRCD88_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay1/Unit Delay */
         X_SRCD88_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay2/UnitDelay1 */
         X_SRCD89_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay2/Unit Delay */
         X_SRCD89_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay3/UnitDelay1 */
         X_SRCD90_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay3/Unit Delay */
         X_SRCD90_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            rising_edge/UnitDelay */
         X_SRCD91_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay1/BasculeRSspecifique/Unit Delay */
         X_SRCD92_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay1/rising_edge/UnitDelay */
         X_SRCD95_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay1/rising_edge2/UnitDelay */
         X_SRCD96_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
            Traiter_Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/
            TurnOnDelay2/BasculeRSspecifique/Unit Delay */
         X_SRCD97_Unit_Delay = 0 /* 0. */;
         CRCD1_UCE_bDgoMainWkuDisrd = 0;
         SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif = 0;
         SBFS_F01_01_06__pal_pour_GD_RCD.CRCD3_Defaut_actif = 0;
         CRCD4_UCE_bDgoMainWkuIncst = 0;
         SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif = 0;
         SBFS_F01_01_07__pal_pour_GD_RCD.CRCD6_Defaut_actif = 0;
         CRCD7_UCE_stRCDSt = 0 /* 0. */;
         SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = 0;

         /* set system state to 'enabled' */
         SRCD2_RSWE = 1;

         /* outport reset necessary if system will be disabled */
         SRCD2_ROWD = 1;
      }
      SRCD14_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3 /*
       3. */);
      SRCD14_Logical_Operator2 = (RCD_Ext_stMainWkuReq_in == 2 /* 2. */) &&
       SRCD14_Logical_Operator1;
      Aux_U8 = UCE_tiMainWkuAcv_C;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay1/MinMax1 */
      if (Aux_U8) {
         SRCD21_MinMax1 = (SInt16) Aux_U8;
      }
      else {
         SRCD21_MinMax1 = 0 /* 0. */;
      }
      SRCD21_Relational_Operator1 = SRCD21_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal
         _nominal/TurnOnDelay1/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer
         _Reveil_principal_nominal/TurnOnDelay1/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay1/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD21_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD21_MinMax1) + ((SInt8) 40 /* 0.4 */));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay1/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay1/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD21_Unit_Delay || (SRCD14_Logical_Operator2 && (!(X_SRCD26_UnitDelay)))) {
         SRCD25_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD24_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD24_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pri
            ncipal_nominal/TurnOnDelay1/DetectSat/MinMax1 */
         if (X_SRCD21_UnitDelay1 > 0) {
            SRCD24_MinMax1 = X_SRCD21_UnitDelay1;
         }
         else {
            SRCD24_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pri
            ncipal_nominal/TurnOnDelay1/DetectSat/MinMax2 */
         if (SRCD21_Sum2 < SRCD24_MinMax1) {
            SRCD24_MinMax2 = SRCD21_Sum2;
         }
         else {
            SRCD24_MinMax2 = SRCD24_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
            Reveil_principal_nominal/TurnOnDelay1/Sum1 */
         SRCD25_Switch1 = (SInt16) (((UInt16) SRCD24_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Rev
         eil_principal_nominal/TurnOnDelay1/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer
         _Reveil_principal_nominal/TurnOnDelay1/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay1/Divide1: folded operation division to constant value 0.004 */
      SRCD21_Relational_Operator2 = (SRCD25_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16) (((SInt16)
       (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD21_MinMax1) * 10)) + 4 /* 0.004 */)) -
       40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay1/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay1/Switch2: Omitted comparison with constant. */
      if (!(SRCD21_Relational_Operator1)) {
         SRCD21_Switch2 = SRCD21_Relational_Operator2 && (!(X_SRCD27_UnitDelay));
      }
      else {
         SRCD21_Switch2 = 1 /* 1. */;
      }
      SRCD23_Logical_Operator5 = (!(SRCD14_Logical_Operator2)) || ((!(SRCD21_Switch2)) &&
       X_SRCD23_Unit_Delay);
      SRCD14_Logical_Operator12 = (RCD_Ext_stMainWkuReq_in == 0 /* 0. */) && RCD_Ext_bRCDLine_in &&
       SRCD14_Logical_Operator1;
      Aux_U16 = UCE_tiMainTransForc_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay2/MinMax1 */
      if (Aux_U16) {
         SRCD22_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD22_MinMax1 = 0 /* 0. */;
      }
      SRCD22_Relational_Operator1 = SRCD22_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal
         _nominal/TurnOnDelay2/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer
         _Reveil_principal_nominal/TurnOnDelay2/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay2/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD22_Sum2 = (SInt16) (SRCD22_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay2/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay2/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD22_Unit_Delay || (SRCD14_Logical_Operator12 && (!(X_SRCD31_UnitDelay)))) {
         SRCD30_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD29_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD29_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pri
            ncipal_nominal/TurnOnDelay2/DetectSat/MinMax1 */
         if (X_SRCD22_UnitDelay1 > 0) {
            SRCD29_MinMax1 = X_SRCD22_UnitDelay1;
         }
         else {
            SRCD29_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pri
            ncipal_nominal/TurnOnDelay2/DetectSat/MinMax2 */
         if (SRCD22_Sum2 < SRCD29_MinMax1) {
            SRCD29_MinMax2 = SRCD22_Sum2;
         }
         else {
            SRCD29_MinMax2 = SRCD29_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_
            Reveil_principal_nominal/TurnOnDelay2/Sum1 */
         SRCD30_Switch1 = (SInt16) (((UInt16) SRCD29_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Rev
         eil_principal_nominal/TurnOnDelay2/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer
         _Reveil_principal_nominal/TurnOnDelay2/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay2/Divide1: folded operation division to constant value 0.004 */
      SRCD22_Relational_Operator2 = (((SInt32) SRCD30_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD22_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_princi
         pal_nominal/TurnOnDelay2/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_principal_nomi
         nal/TurnOnDelay2/Switch2: Omitted comparison with constant. */
      if (!(SRCD22_Relational_Operator1)) {
         SRCD22_Switch2 = SRCD22_Relational_Operator2 && (!(X_SRCD32_UnitDelay));
      }
      else {
         SRCD22_Switch2 = 1 /* 1. */;
      }
      SRCD28_Logical_Operator5 = (!(SRCD14_Logical_Operator12)) || ((!(SRCD22_Switch2)) &&
       X_SRCD28_Unit_Delay);
      UCE_bNomMainWkuAcv = (!(SRCD23_Logical_Operator5)) || (!(SRCD28_Logical_Operator5)) ||
       (SRCD14_Logical_Operator12 && RCD_Afts_bDiagToolReq_in);

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_maitre
         s/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_maitre
         s/Enable: Omitted comparison with constant. */
      if (SRCD4_Relational_Operator1) {
         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD114_8Bit_Decoder_bit0;
         Boolean SRCD114_8Bit_Decoder_bit1;
         Boolean SRCD114_8Bit_Decoder_bit2;
         Boolean SRCD114_8Bit_Decoder_bit3;
         Boolean SRCD114_8Bit_Decoder_bit4;
         Boolean SRCD114_8Bit_Decoder_bit5;
         Boolean SRCD114_8Bit_Decoder_bit6;
         Boolean SRCD114_8Bit_Decoder_bit7;
         Boolean SRCD115_8Bit_Decoder_bit0;
         Boolean SRCD115_8Bit_Decoder_bit1;
         Boolean SRCD115_8Bit_Decoder_bit2;
         Boolean SRCD115_8Bit_Decoder_bit3;
         Boolean SRCD115_8Bit_Decoder_bit4;
         Boolean SRCD115_8Bit_Decoder_bit5;
         Boolean SRCD115_8Bit_Decoder_bit6;
         Boolean SRCD115_8Bit_Decoder_bit7;
         Boolean SRCD192_8Bit_Decoder_bit0;
         Boolean SRCD192_8Bit_Decoder_bit1;
         Boolean SRCD192_8Bit_Decoder_bit2;
         Boolean SRCD192_8Bit_Decoder_bit3;
         Boolean SRCD192_8Bit_Decoder_bit4;
         Boolean SRCD192_8Bit_Decoder_bit5;
         Boolean SRCD192_8Bit_Decoder_bit6;
         Boolean SRCD192_8Bit_Decoder_bit7;
         Boolean SRCD193_8Bit_Decoder_bit0;
         Boolean SRCD193_8Bit_Decoder_bit1;
         Boolean SRCD193_8Bit_Decoder_bit2;
         Boolean SRCD193_8Bit_Decoder_bit3;
         Boolean SRCD193_8Bit_Decoder_bit4;
         Boolean SRCD193_8Bit_Decoder_bit5;
         Boolean SRCD193_8Bit_Decoder_bit6;
         Boolean SRCD193_8Bit_Decoder_bit7;

         if (!(SRCD107_RSWE)) {
            /* set system state to 'enabled' */
            SRCD107_RSWE = 1;
         }
         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8Bits_Extractor2/8Bit De
            coder << output code >> */
         {
                  SRCD115_8Bit_Decoder_bit7  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x80) >>  7;
                  SRCD115_8Bit_Decoder_bit6  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x40) >>  6;
                  SRCD115_8Bit_Decoder_bit5  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x20) >>  5;
                  SRCD115_8Bit_Decoder_bit4  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x10) >>  4;
                  SRCD115_8Bit_Decoder_bit3  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x08) >>  3;
                  SRCD115_8Bit_Decoder_bit2  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x04) >>  2;
                  SRCD115_8Bit_Decoder_bit1  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x02) >>  1;
                  SRCD115_8Bit_Decoder_bit0  = (RCD_Ext_bfMstPtlWkuHldReq_in & 0x01);
         }

         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8Bits_Extractor1/8Bit De
            coder << output code >> */
         {
                  SRCD114_8Bit_Decoder_bit7  = (RCD_Ext_bfMstPtlWkuNd_in & 0x80) >>  7;
                  SRCD114_8Bit_Decoder_bit6  = (RCD_Ext_bfMstPtlWkuNd_in & 0x40) >>  6;
                  SRCD114_8Bit_Decoder_bit5  = (RCD_Ext_bfMstPtlWkuNd_in & 0x20) >>  5;
                  SRCD114_8Bit_Decoder_bit4  = (RCD_Ext_bfMstPtlWkuNd_in & 0x10) >>  4;
                  SRCD114_8Bit_Decoder_bit3  = (RCD_Ext_bfMstPtlWkuNd_in & 0x08) >>  3;
                  SRCD114_8Bit_Decoder_bit2  = (RCD_Ext_bfMstPtlWkuNd_in & 0x04) >>  2;
                  SRCD114_8Bit_Decoder_bit1  = (RCD_Ext_bfMstPtlWkuNd_in & 0x02) >>  1;
                  SRCD114_8Bit_Decoder_bit0  = (RCD_Ext_bfMstPtlWkuNd_in & 0x01);
         }

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reveil_par
            tiel_maitre_Y5/Enable: Enable condition
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reveil_par
            tiel_maitre_Y5/Enable: Omitted comparison with constant. */
         if (!(UCE_bInhPtlWkuY5_C)) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD179_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD179_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD180_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD180_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD182_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD183_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD187_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD188_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean SRCD178_Logical_Operator1;
            Boolean SRCD178_Logical_Operator4;
            Boolean SRCD178_Logical_Operator6;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler5 */
            UCE_bMstPtlWkuY5HldReq = SRCD115_8Bit_Decoder_bit4;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler */
            UCE_bMstPtlWkuY5Nd = SRCD114_8Bit_Decoder_bit4;
            Aux_U8 = UCE_tiMaxTiMstPtlWkuY5_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD182_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD182_MinMax1 = 0 /* 0. */;
            }
            SRCD178_Logical_Operator6 = UCE_bMstPtlWkuY5Nd && (!(UCE_bNomMainWkuAcv));
            UCE_bMstPtlWkuY5Acv = SRCD178_Logical_Operator6 && (!(X_SRCD181_UnitDelay));
            SRCD178_Logical_Operator4 = Y5Acv_UnitDelay && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
            Aux_U8 = UCE_tiMinTiMstPtlWkuY5_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD187_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD187_MinMax1 = 0 /* 0. */;
            }

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/
               Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reve
               il_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/Switch: 
               Omitted comparison with constant. */
            if (SRCD178_Logical_Operator4 && (!(X_SRCD191_UnitDelay))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
                  rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_
                  01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/T
                  mrRst2/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_eta
                  t_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               SRCD180_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD187_MinMax1) + 4);
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_G
                  erer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Uni
                  tDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_eta
                  t_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_Ext
                  Ini/Switch: Omitted comparison with constant. */
               if (X_SRCD190_Unit_Delay1) {
                  SRCD180_Switch2 = X_SRCD190_Unit_Delay;
               }
               else {
                  SRCD180_Switch2 = 0 /* 0. */;
               }
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat
               _Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Sum3 */
            SRCD180_Sum3 = (SInt16) (((UInt16) SRCD180_Switch2) - 4);
            SRCD178_Logical_Operator1 = UCE_bNomMainWkuAcv || (Y5Req_UnitDelay && (!(SRCD180_Sum3 >
             0 /* 0. */)) && (!(UCE_bMstPtlWkuY5HldReq)));

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reve
               il_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2: Omitted com
               parison with constant. */
            if (!(SRCD178_Logical_Operator1)) {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_G
                  erer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Tmr
                  Rst_Part/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_eta
                  t_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/TmrRst_Part
                  /Switch: Omitted comparison with constant. */
               if (SRCD178_Logical_Operator4 && (!(X_SRCD186_UnitDelay)) &&
                (!(SRCD178_Logical_Operator1))) {
                  /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                     _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
                     01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_ma
                     itre_Yj/TmrRst1/Sum1
                     
                     # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02
                     _01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitre
                     s/F01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel
                     _maitre_Yj/TmrRst1/DetectSat/MinMax2
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
                     er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/De
                     tectSat/MinMax2: Signal of the second input is always smaller than the first in
                     put signal. Only using the second input signal. */
                  SRCD179_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD182_MinMax1) + 4);
               }
               else {
                  /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Rev
                     eils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_0
                     1_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/Tm
                     rRst1/UnitDly_ExtIni/Switch
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
                     er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Un
                     itDly_ExtIni/Switch: Omitted comparison with constant. */
                  if (X_SRCD185_Unit_Delay1) {
                     SRCD179_Switch2 = X_SRCD185_Unit_Delay;
                  }
                  else {
                     SRCD179_Switch2 = 0 /* 0. */;
                  }
               }
            }
            else {
               SRCD179_Switch2 = 0 /* 0. */;
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat
               _Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Sum3 */
            SRCD179_Sum3 = (SInt16) (((UInt16) SRCD179_Switch2) - 4);
            UCE_bMstPtlWkuY5Req = SRCD179_Sum3 > 0 /* 0. */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax1 */
            if (SRCD180_Sum3 > 0) {
               SRCD188_MinMax1 = SRCD180_Sum3;
            }
            else {
               SRCD188_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reve
               il_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD187_MinMax1 < SRCD188_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_eta
                  t_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD190_Unit_Delay = SRCD187_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay */
               X_SRCD190_Unit_Delay = SRCD188_MinMax1;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax1 */
            if (SRCD179_Sum3 > 0) {
               SRCD183_MinMax1 = SRCD179_Sum3;
            }
            else {
               SRCD183_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_e
               tat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_etat_Reve
               il_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD182_MinMax1 < SRCD183_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst1/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Gerer_eta
                  t_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD185_Unit_Delay = SRCD182_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_05_Gerer_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay */
               X_SRCD185_Unit_Delay = SRCD183_MinMax1;
            }

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/rising_edge/Unit
               Delay */
            X_SRCD181_UnitDelay = SRCD178_Logical_Operator6;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay1 */
            Y5Acv_UnitDelay = UCE_bMstPtlWkuY5Acv;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay2 */
            Y5Req_UnitDelay = UCE_bMstPtlWkuY5Req;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/rising_e
               dge/UnitDelay */
            X_SRCD191_UnitDelay = SRCD178_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD190_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/rising_e
               dge/UnitDelay */
            X_SRCD186_UnitDelay = SRCD178_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_05_Ger
               er_etat_Reveil_partiel_maitre_Y5/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD185_Unit_Delay1 = 1 /* 1. */;
         }

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reveil_par
            tiel_maitre_Y4/Enable: Enable condition
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reveil_par
            tiel_maitre_Y4/Enable: Omitted comparison with constant. */
         if (!(UCE_bInhPtlWkuY4_C)) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD165_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD165_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD166_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD166_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD168_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD169_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD173_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD174_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean SRCD164_Logical_Operator1;
            Boolean SRCD164_Logical_Operator4;
            Boolean SRCD164_Logical_Operator6;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler6 */
            UCE_bMstPtlWkuY4HldReq = SRCD115_8Bit_Decoder_bit3;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler1 */
            UCE_bMstPtlWkuY4Nd = SRCD114_8Bit_Decoder_bit3;
            Aux_U8 = UCE_tiMaxTiMstPtlWkuY4_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD168_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD168_MinMax1 = 0 /* 0. */;
            }
            SRCD164_Logical_Operator6 = UCE_bMstPtlWkuY4Nd && (!(UCE_bNomMainWkuAcv));
            UCE_bMstPtlWkuY4Acv = SRCD164_Logical_Operator6 && (!(X_SRCD167_UnitDelay));
            SRCD164_Logical_Operator4 = Y4Acv_UnitDelay && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
            Aux_U8 = UCE_tiMinTiMstPtlWkuY4_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD173_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD173_MinMax1 = 0 /* 0. */;
            }

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/
               Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reve
               il_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/Switch: 
               Omitted comparison with constant. */
            if (SRCD164_Logical_Operator4 && (!(X_SRCD177_UnitDelay))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
                  rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_
                  01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/T
                  mrRst2/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_eta
                  t_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               SRCD166_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD173_MinMax1) + 4);
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_G
                  erer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Uni
                  tDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_eta
                  t_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_Ext
                  Ini/Switch: Omitted comparison with constant. */
               if (X_SRCD176_Unit_Delay1) {
                  SRCD166_Switch2 = X_SRCD176_Unit_Delay;
               }
               else {
                  SRCD166_Switch2 = 0 /* 0. */;
               }
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat
               _Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Sum3 */
            SRCD166_Sum3 = (SInt16) (((UInt16) SRCD166_Switch2) - 4);
            SRCD164_Logical_Operator1 = UCE_bNomMainWkuAcv || (Y4Req_UnitDelay && (!(SRCD166_Sum3 >
             0 /* 0. */)) && (!(UCE_bMstPtlWkuY4HldReq)));

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reve
               il_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2: Omitted com
               parison with constant. */
            if (!(SRCD164_Logical_Operator1)) {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_G
                  erer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Tmr
                  Rst_Part/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_eta
                  t_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/TmrRst_Part
                  /Switch: Omitted comparison with constant. */
               if (SRCD164_Logical_Operator4 && (!(X_SRCD172_UnitDelay)) &&
                (!(SRCD164_Logical_Operator1))) {
                  /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                     _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
                     01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_ma
                     itre_Yj/TmrRst1/Sum1
                     
                     # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02
                     _01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitre
                     s/F01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel
                     _maitre_Yj/TmrRst1/DetectSat/MinMax2
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
                     er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/De
                     tectSat/MinMax2: Signal of the second input is always smaller than the first in
                     put signal. Only using the second input signal. */
                  SRCD165_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD168_MinMax1) + 4);
               }
               else {
                  /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Rev
                     eils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_0
                     1_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/Tm
                     rRst1/UnitDly_ExtIni/Switch
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
                     er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Un
                     itDly_ExtIni/Switch: Omitted comparison with constant. */
                  if (X_SRCD171_Unit_Delay1) {
                     SRCD165_Switch2 = X_SRCD171_Unit_Delay;
                  }
                  else {
                     SRCD165_Switch2 = 0 /* 0. */;
                  }
               }
            }
            else {
               SRCD165_Switch2 = 0 /* 0. */;
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat
               _Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Sum3 */
            SRCD165_Sum3 = (SInt16) (((UInt16) SRCD165_Switch2) - 4);
            UCE_bMstPtlWkuY4Req = SRCD165_Sum3 > 0 /* 0. */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax1 */
            if (SRCD166_Sum3 > 0) {
               SRCD174_MinMax1 = SRCD166_Sum3;
            }
            else {
               SRCD174_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reve
               il_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD173_MinMax1 < SRCD174_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_eta
                  t_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD176_Unit_Delay = SRCD173_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay */
               X_SRCD176_Unit_Delay = SRCD174_MinMax1;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax1 */
            if (SRCD165_Sum3 > 0) {
               SRCD169_MinMax1 = SRCD165_Sum3;
            }
            else {
               SRCD169_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_e
               tat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_etat_Reve
               il_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD168_MinMax1 < SRCD169_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst1/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Gerer_eta
                  t_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD171_Unit_Delay = SRCD168_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_04_Gerer_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay */
               X_SRCD171_Unit_Delay = SRCD169_MinMax1;
            }

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/rising_edge/Unit
               Delay */
            X_SRCD167_UnitDelay = SRCD164_Logical_Operator6;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay1 */
            Y4Acv_UnitDelay = UCE_bMstPtlWkuY4Acv;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay2 */
            Y4Req_UnitDelay = UCE_bMstPtlWkuY4Req;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/rising_e
               dge/UnitDelay */
            X_SRCD177_UnitDelay = SRCD164_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD176_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/rising_e
               dge/UnitDelay */
            X_SRCD172_UnitDelay = SRCD164_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_04_Ger
               er_etat_Reveil_partiel_maitre_Y4/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD171_Unit_Delay1 = 1 /* 1. */;
         }

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reveil_par
            tiel_maitre_Y3/Enable: Enable condition
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reveil_par
            tiel_maitre_Y3/Enable: Omitted comparison with constant. */
         if (!(UCE_bInhPtlWkuY3_C)) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD151_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD151_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD152_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD152_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD154_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD155_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD159_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD160_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean SRCD150_Logical_Operator1;
            Boolean SRCD150_Logical_Operator4;
            Boolean SRCD150_Logical_Operator6;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler7 */
            UCE_bMstPtlWkuY3HldReq = SRCD115_8Bit_Decoder_bit2;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler2 */
            UCE_bMstPtlWkuY3Nd = SRCD114_8Bit_Decoder_bit2;
            Aux_U8 = UCE_tiMaxTiMstPtlWkuY3_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD154_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD154_MinMax1 = 0 /* 0. */;
            }
            SRCD150_Logical_Operator6 = UCE_bMstPtlWkuY3Nd && (!(UCE_bNomMainWkuAcv));
            UCE_bMstPtlWkuY3Acv = SRCD150_Logical_Operator6 && (!(X_SRCD153_UnitDelay));
            SRCD150_Logical_Operator4 = Y3Av_UnitDelay && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
            Aux_U8 = UCE_tiMinTiMstPtlWkuY3_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD159_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD159_MinMax1 = 0 /* 0. */;
            }

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/
               Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reve
               il_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/TmrRst_Part/Switch: 
               Omitted comparison with constant. */
            if (SRCD150_Logical_Operator4 && (!(X_SRCD163_UnitDelay))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
                  rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_
                  01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/T
                  mrRst2/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_eta
                  t_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               SRCD152_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD159_MinMax1) + 4);
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_G
                  erer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Uni
                  tDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_eta
                  t_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_Ext
                  Ini/Switch: Omitted comparison with constant. */
               if (X_SRCD162_Unit_Delay1) {
                  SRCD152_Switch2 = X_SRCD162_Unit_Delay;
               }
               else {
                  SRCD152_Switch2 = 0 /* 0. */;
               }
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat
               _Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/Sum3 */
            SRCD152_Sum3 = (SInt16) (((UInt16) SRCD152_Switch2) - 4);
            SRCD150_Logical_Operator1 = UCE_bNomMainWkuAcv || (Y3Req_UnitDelay && (!(SRCD152_Sum3 >
             0 /* 0. */)) && (!(UCE_bMstPtlWkuY3HldReq)));

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reve
               il_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Switch2: Omitted com
               parison with constant. */
            if (!(SRCD150_Logical_Operator1)) {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_G
                  erer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Tmr
                  Rst_Part/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_eta
                  t_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/TmrRst_Part
                  /Switch: Omitted comparison with constant. */
               if (SRCD150_Logical_Operator4 && (!(X_SRCD158_UnitDelay)) &&
                (!(SRCD150_Logical_Operator1))) {
                  /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                     _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
                     01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_ma
                     itre_Yj/TmrRst1/Sum1
                     
                     # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02
                     _01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitre
                     s/F01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel
                     _maitre_Yj/TmrRst1/DetectSat/MinMax2
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
                     er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/De
                     tectSat/MinMax2: Signal of the second input is always smaller than the first in
                     put signal. Only using the second input signal. */
                  SRCD151_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD154_MinMax1) + 4);
               }
               else {
                  /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Rev
                     eils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_0
                     1_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/Tm
                     rRst1/UnitDly_ExtIni/Switch
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
                     er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Un
                     itDly_ExtIni/Switch: Omitted comparison with constant. */
                  if (X_SRCD157_Unit_Delay1) {
                     SRCD151_Switch2 = X_SRCD157_Unit_Delay;
                  }
                  else {
                     SRCD151_Switch2 = 0 /* 0. */;
                  }
               }
            }
            else {
               SRCD151_Switch2 = 0 /* 0. */;
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat
               _Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/Sum3 */
            SRCD151_Sum3 = (SInt16) (((UInt16) SRCD151_Switch2) - 4);
            UCE_bMstPtlWkuY3Req = SRCD151_Sum3 > 0 /* 0. */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax1 */
            if (SRCD152_Sum3 > 0) {
               SRCD160_MinMax1 = SRCD152_Sum3;
            }
            else {
               SRCD160_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reve
               il_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD159_MinMax1 < SRCD160_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_eta
                  t_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD162_Unit_Delay = SRCD159_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst2/UnitDly_ExtIni/Unit Delay */
               X_SRCD162_Unit_Delay = SRCD160_MinMax1;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax1 */
            if (SRCD151_Sum3 > 0) {
               SRCD155_MinMax1 = SRCD151_Sum3;
            }
            else {
               SRCD155_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_e
               tat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_etat_Reve
               il_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD154_MinMax1 < SRCD155_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Y
                  j/TmrRst1/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Gerer_eta
                  t_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD157_Unit_Delay = SRCD154_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_03_Gerer_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_mait
                  re_Yj/TmrRst1/UnitDly_ExtIni/Unit Delay */
               X_SRCD157_Unit_Delay = SRCD155_MinMax1;
            }

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/rising_edge/Unit
               Delay */
            X_SRCD153_UnitDelay = SRCD150_Logical_Operator6;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay1 */
            Y3Av_UnitDelay = UCE_bMstPtlWkuY3Acv;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/UnitDelay2 */
            Y3Req_UnitDelay = UCE_bMstPtlWkuY3Req;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/rising_e
               dge/UnitDelay */
            X_SRCD163_UnitDelay = SRCD150_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst2/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD162_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/rising_e
               dge/UnitDelay */
            X_SRCD158_UnitDelay = SRCD150_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_03_Ger
               er_etat_Reveil_partiel_maitre_Y3/Gerer_etat_Reveil_partiel_maitre_Yj/TmrRst1/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD157_Unit_Delay1 = 1 /* 1. */;
         }

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reveil_par
            tiel_maitre_Y2/Enable: Enable condition
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reveil_par
            tiel_maitre_Y2/Enable: Omitted comparison with constant. */
         if (!(UCE_bInhPtlWkuY2_C)) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD137_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD137_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD138_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD138_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD140_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD141_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD145_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD146_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean SRCD136_Logical_Operator1;
            Boolean SRCD136_Logical_Operator4;
            Boolean SRCD136_Logical_Operator6;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler8 */
            UCE_bMstPtlWkuY2HldReq = SRCD115_8Bit_Decoder_bit1;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler3 */
            UCE_bMstPtlWkuY2Nd = SRCD114_8Bit_Decoder_bit1;
            Aux_U8 = UCE_tiMaxTiMstPtlWkuY2_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD140_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD140_MinMax1 = 0 /* 0. */;
            }
            SRCD136_Logical_Operator6 = UCE_bMstPtlWkuY2Nd && (!(UCE_bNomMainWkuAcv));
            UCE_bMstPtlWkuY2Acv = SRCD136_Logical_Operator6 && (!(X_SRCD139_UnitDelay));
            SRCD136_Logical_Operator4 = Y2Acv_UnitDelay && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
            Aux_U8 = UCE_tiMinTiMstPtlWkuY2_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD145_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD145_MinMax1 = 0 /* 0. */;
            }

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/TmrRst_Part/
               Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reve
               il_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/TmrRst_Part/Switch: 
               Omitted comparison with constant. */
            if (SRCD136_Logical_Operator4 && (!(X_SRCD149_UnitDelay))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
                  rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_
                  01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/T
                  mrRst2/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y
                  2/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_eta
                  t_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               SRCD138_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD145_MinMax1) + 4);
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_G
                  erer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/Uni
                  tDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_eta
                  t_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/UnitDly_Ext
                  Ini/Switch: Omitted comparison with constant. */
               if (X_SRCD148_Unit_Delay1) {
                  SRCD138_Switch2 = X_SRCD148_Unit_Delay;
               }
               else {
                  SRCD138_Switch2 = 0 /* 0. */;
               }
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat
               _Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/Sum3 */
            SRCD138_Sum3 = (SInt16) (((UInt16) SRCD138_Switch2) - 4);
            SRCD136_Logical_Operator1 = UCE_bNomMainWkuAcv || (y2Req_UnitDelay && (!(SRCD138_Sum3 >
             0 /* 0. */)) && (!(UCE_bMstPtlWkuY2HldReq)));

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/Switch2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reve
               il_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/Switch2: Omitted com
               parison with constant. */
            if (!(SRCD136_Logical_Operator1)) {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_G
                  erer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/Tmr
                  Rst_Part/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_eta
                  t_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/TmrRst_Part
                  /Switch: Omitted comparison with constant. */
               if (SRCD136_Logical_Operator4 && (!(X_SRCD144_UnitDelay)) &&
                (!(SRCD136_Logical_Operator1))) {
                  /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                     _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
                     01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_ma
                     itre_Y2/TmrRst1/Sum1
                     
                     # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02
                     _01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitre
                     s/F01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel
                     _maitre_Y2/TmrRst1/DetectSat/MinMax2
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
                     er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/De
                     tectSat/MinMax2: Signal of the second input is always smaller than the first in
                     put signal. Only using the second input signal. */
                  SRCD137_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD140_MinMax1) + 4);
               }
               else {
                  /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Rev
                     eils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_0
                     1_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/Tm
                     rRst1/UnitDly_ExtIni/Switch
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
                     er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/Un
                     itDly_ExtIni/Switch: Omitted comparison with constant. */
                  if (X_SRCD143_Unit_Delay1) {
                     SRCD137_Switch2 = X_SRCD143_Unit_Delay;
                  }
                  else {
                     SRCD137_Switch2 = 0 /* 0. */;
                  }
               }
            }
            else {
               SRCD137_Switch2 = 0 /* 0. */;
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat
               _Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/Sum3 */
            SRCD137_Sum3 = (SInt16) (((UInt16) SRCD137_Switch2) - 4);
            UCE_bMstPtlWkuY2Req = SRCD137_Sum3 > 0 /* 0. */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat1/M
               inMax1 */
            if (SRCD138_Sum3 > 0) {
               SRCD146_MinMax1 = SRCD138_Sum3;
            }
            else {
               SRCD146_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reve
               il_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD145_MinMax1 < SRCD146_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_mait
                  re_Y2/TmrRst2/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y
                  2/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_eta
                  t_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD148_Unit_Delay = SRCD145_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_mait
                  re_Y2/TmrRst2/UnitDly_ExtIni/Unit Delay */
               X_SRCD148_Unit_Delay = SRCD146_MinMax1;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/DetectSat1/M
               inMax1 */
            if (SRCD137_Sum3 > 0) {
               SRCD141_MinMax1 = SRCD137_Sum3;
            }
            else {
               SRCD141_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_e
               tat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_etat_Reve
               il_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD140_MinMax1 < SRCD141_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_mait
                  re_Y2/TmrRst1/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y
                  2/TmrRst1/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Gerer_eta
                  t_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD143_Unit_Delay = SRCD140_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_02_Gerer_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_mait
                  re_Y2/TmrRst1/UnitDly_ExtIni/Unit Delay */
               X_SRCD143_Unit_Delay = SRCD141_MinMax1;
            }

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/rising_edge/Unit
               Delay */
            X_SRCD139_UnitDelay = SRCD136_Logical_Operator6;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/UnitDelay1 */
            Y2Acv_UnitDelay = UCE_bMstPtlWkuY2Acv;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/UnitDelay2 */
            y2Req_UnitDelay = UCE_bMstPtlWkuY2Req;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/rising_e
               dge/UnitDelay */
            X_SRCD149_UnitDelay = SRCD136_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst2/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD148_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/rising_e
               dge/UnitDelay */
            X_SRCD144_UnitDelay = SRCD136_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_02_Ger
               er_etat_Reveil_partiel_maitre_Y2/Gerer_etat_Reveil_partiel_maitre_Y2/TmrRst1/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD143_Unit_Delay1 = 1 /* 1. */;
         }

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reveil_par
            tiel_maitre_Y1/Enable: Enable condition
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_mai
            tres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reveil_par
            tiel_maitre_Y1/Enable: Omitted comparison with constant. */
         if (!(UCE_bInhPtlWkuY1_C)) {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD123_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD123_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD124_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD124_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD126_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD127_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD131_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD132_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* SLLocal: Default storage class for local variables | Width: 8 */
            Boolean SRCD122_Logical_Operator1;
            Boolean SRCD122_Logical_Operator4;
            Boolean SRCD122_Logical_Operator6;

            /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler9 */
            UCE_bMstPtlWkuY1HldReq = SRCD115_8Bit_Decoder_bit0;
            Aux_U8 = UCE_tiMaxTiMstPtlWkuY1_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD126_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD126_MinMax1 = 0 /* 0. */;
            }

            /* # combined # RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reve
               ils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/Rescaler4 */
            SRCD122_Logical_Operator6 = SRCD114_8Bit_Decoder_bit0 && (!(UCE_bNomMainWkuAcv));
            UCE_bMstPtlWkuY1Acv = SRCD122_Logical_Operator6 && (!(X_SRCD125_UnitDelay));
            SRCD122_Logical_Operator4 = Y1Acv_UnitDelay && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
            Aux_U8 = UCE_tiMinTiMstPtlWkuY1_C;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat/Mi
               nMax1 */
            if (Aux_U8) {
               SRCD131_MinMax1 = (SInt16) Aux_U8;
            }
            else {
               SRCD131_MinMax1 = 0 /* 0. */;
            }

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/TmrRst_Part/
               Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reve
               il_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/TmrRst_Part/Switch: 
               Omitted comparison with constant. */
            if (SRCD122_Logical_Operator4 && (!(X_SRCD135_UnitDelay))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
                  rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_
                  01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/T
                  mrRst2/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y
                  1/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_eta
                  t_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               SRCD124_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD131_MinMax1) + 4);
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_G
                  erer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/Uni
                  tDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_eta
                  t_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/UnitDly_Ext
                  Ini/Switch: Omitted comparison with constant. */
               if (X_SRCD134_Unit_Delay1) {
                  SRCD124_Switch2 = X_SRCD134_Unit_Delay;
               }
               else {
                  SRCD124_Switch2 = 0 /* 0. */;
               }
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat
               _Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/Sum3 */
            SRCD124_Sum3 = (SInt16) (((UInt16) SRCD124_Switch2) - 4);
            SRCD122_Logical_Operator1 = UCE_bNomMainWkuAcv || (Y1Req_UnitDelay && (!(SRCD124_Sum3 >
             0 /* 0. */)) && (!(UCE_bMstPtlWkuY1HldReq)));

            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/Switch2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reve
               il_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/Switch2: Omitted com
               parison with constant. */
            if (!(SRCD122_Logical_Operator1)) {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveil
                  s_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_G
                  erer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/Tmr
                  Rst_Part/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_eta
                  t_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/TmrRst_Part
                  /Switch: Omitted comparison with constant. */
               if (SRCD122_Logical_Operator4 && (!(X_SRCD130_UnitDelay)) &&
                (!(SRCD122_Logical_Operator1))) {
                  /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                     _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F
                     01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_ma
                     itre_Y1/TmrRst1/Sum1
                     
                     # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02
                     _01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitre
                     s/F01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel
                     _maitre_Y1/TmrRst1/DetectSat/MinMax2
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
                     er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/De
                     tectSat/MinMax2: Signal of the second input is always smaller than the first in
                     put signal. Only using the second input signal. */
                  SRCD123_Switch2 = (SInt16) (UInt8) (((SInt8) SRCD126_MinMax1) + 4);
               }
               else {
                  /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Rev
                     eils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_0
                     1_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/Tm
                     rRst1/UnitDly_ExtIni/Switch
                     
                     RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_par
                     tiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
                     er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/Un
                     itDly_ExtIni/Switch: Omitted comparison with constant. */
                  if (X_SRCD129_Unit_Delay1) {
                     SRCD123_Switch2 = X_SRCD129_Unit_Delay;
                  }
                  else {
                     SRCD123_Switch2 = 0 /* 0. */;
                  }
               }
            }
            else {
               SRCD123_Switch2 = 0 /* 0. */;
            }

            /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_part
               iels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat
               _Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/Sum3 */
            SRCD123_Sum3 = (SInt16) (((UInt16) SRCD123_Switch2) - 4);
            UCE_bMstPtlWkuY1Req = SRCD123_Sum3 > 0 /* 0. */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat1/M
               inMax1 */
            if (SRCD124_Sum3 > 0) {
               SRCD132_MinMax1 = SRCD124_Sum3;
            }
            else {
               SRCD132_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reve
               il_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD131_MinMax1 < SRCD132_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_mait
                  re_Y1/TmrRst2/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y
                  1/TmrRst2/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_eta
                  t_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD134_Unit_Delay = SRCD131_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_mait
                  re_Y1/TmrRst2/UnitDly_ExtIni/Unit Delay */
               X_SRCD134_Unit_Delay = SRCD132_MinMax1;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/DetectSat1/M
               inMax1 */
            if (SRCD123_Sum3 > 0) {
               SRCD127_MinMax1 = SRCD123_Sum3;
            }
            else {
               SRCD127_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_p
               artiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_e
               tat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/DetectSat1/M
               inMax2
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Ge
               rer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_
               01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1
               /DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partiels_
               maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_etat_Reve
               il_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/DetectSat/MinMax2: S
               ignal of the second input is always smaller than the first input signal. Only using t
               he second input signal. */
            if (SRCD126_MinMax1 < SRCD127_MinMax1) {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_mait
                  re_Y1/TmrRst1/UnitDly_ExtIni/Unit Delay
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01
                  _Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_
                  02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y
                  1/TmrRst1/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils_partie
                  ls_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Gerer_eta
                  t_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/DetectSat/M
                  inMax2: Signal of the second input is always smaller than the first input signal. 
                  Only using the second input signal. */
               X_SRCD129_Unit_Delay = SRCD126_MinMax1;
            }
            else {
               /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_0
                  2_01_Gerer_Reveils_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/
                  F01_02_01_01_01_Gerer_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_mait
                  re_Y1/TmrRst1/UnitDly_ExtIni/Unit Delay */
               X_SRCD129_Unit_Delay = SRCD127_MinMax1;
            }

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/rising_edge/Unit
               Delay */
            X_SRCD125_UnitDelay = SRCD122_Logical_Operator6;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/UnitDelay1 */
            Y1Acv_UnitDelay = UCE_bMstPtlWkuY1Acv;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/UnitDelay2 */
            Y1Req_UnitDelay = UCE_bMstPtlWkuY1Req;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/rising_e
               dge/UnitDelay */
            X_SRCD135_UnitDelay = SRCD122_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst2/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD134_Unit_Delay1 = 1 /* 1. */;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/rising_e
               dge/UnitDelay */
            X_SRCD130_UnitDelay = SRCD122_Logical_Operator4;

            /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Revei
               ls_partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/F01_02_01_01_01_Ger
               er_etat_Reveil_partiel_maitre_Y1/Gerer_etat_Reveil_partiel_maitre_Y1/TmrRst1/UnitDly_
               ExtIni/Unit Delay1 */
            X_SRCD129_Unit_Delay1 = 1 /* 1. */;
         }
         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8Bits_Encoder2/8Bit Enco
            der << output code >> */
         {
                  SRCD113_8Bit_Encoder_out = ((((UInt8) 0 /* 0. */) << 7) |
                           (((UInt8) 0 /* 0. */) << 6) |
                           (((UInt8) 0 /* 0. */) << 5) |
                           (((UInt8) UCE_bMstPtlWkuY5Req) << 4) |
                           (((UInt8) UCE_bMstPtlWkuY4Req) << 3) |
                           (((UInt8) UCE_bMstPtlWkuY3Req) << 2) |
                           (((UInt8) UCE_bMstPtlWkuY2Req) << 1) |
                            ((UInt8) UCE_bMstPtlWkuY1Req));
         }

         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_02_Syntethiser_p_demandes_Reveils_partiels_maitres/8Bits_Ext
            ractor2/8Bit Decoder << output code >> */
         {
                  SRCD193_8Bit_Decoder_bit7  = (SRCD113_8Bit_Encoder_out & 0x80) >>  7;
                  SRCD193_8Bit_Decoder_bit6  = (SRCD113_8Bit_Encoder_out & 0x40) >>  6;
                  SRCD193_8Bit_Decoder_bit5  = (SRCD113_8Bit_Encoder_out & 0x20) >>  5;
                  SRCD193_8Bit_Decoder_bit4  = (SRCD113_8Bit_Encoder_out & 0x10) >>  4;
                  SRCD193_8Bit_Decoder_bit3  = (SRCD113_8Bit_Encoder_out & 0x08) >>  3;
                  SRCD193_8Bit_Decoder_bit2  = (SRCD113_8Bit_Encoder_out & 0x04) >>  2;
                  SRCD193_8Bit_Decoder_bit1  = (SRCD113_8Bit_Encoder_out & 0x02) >>  1;
                  SRCD193_8Bit_Decoder_bit0  = (SRCD113_8Bit_Encoder_out & 0x01);
         }

         UCE_bMstPtlWkuDeac = (!(SRCD193_8Bit_Decoder_bit4 || SRCD193_8Bit_Decoder_bit3 ||
          SRCD193_8Bit_Decoder_bit2 || SRCD193_8Bit_Decoder_bit1 || SRCD193_8Bit_Decoder_bit0)) &&
          (X_SRCD2_Unit_Delay1 == 1 /* 1. */);
         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_01_Gerer_p_Reveils_partiels_maitres/8Bits_Encoder1/8Bit Enco
            der << output code >> */
         {
                  UCE_bfMstPtlWkuAcv = ((((UInt8) 0 /* 0. */) << 7) |
                           (((UInt8) 0 /* 0. */) << 6) |
                           (((UInt8) 0 /* 0. */) << 5) |
                           (((UInt8) UCE_bMstPtlWkuY5Acv) << 4) |
                           (((UInt8) UCE_bMstPtlWkuY4Acv) << 3) |
                           (((UInt8) UCE_bMstPtlWkuY3Acv) << 2) |
                           (((UInt8) UCE_bMstPtlWkuY2Acv) << 1) |
                            ((UInt8) UCE_bMstPtlWkuY1Acv));
         }

         
         /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_01_Gerer_Reveils
            _partiels_maitres/F01_02_01_02_Syntethiser_p_demandes_Reveils_partiels_maitres/8Bits_Ext
            ractor1/8Bit Decoder << output code >> */
         {
                  SRCD192_8Bit_Decoder_bit7  = (UCE_bfMstPtlWkuAcv & 0x80) >>  7;
                  SRCD192_8Bit_Decoder_bit6  = (UCE_bfMstPtlWkuAcv & 0x40) >>  6;
                  SRCD192_8Bit_Decoder_bit5  = (UCE_bfMstPtlWkuAcv & 0x20) >>  5;
                  SRCD192_8Bit_Decoder_bit4  = (UCE_bfMstPtlWkuAcv & 0x10) >>  4;
                  SRCD192_8Bit_Decoder_bit3  = (UCE_bfMstPtlWkuAcv & 0x08) >>  3;
                  SRCD192_8Bit_Decoder_bit2  = (UCE_bfMstPtlWkuAcv & 0x04) >>  2;
                  SRCD192_8Bit_Decoder_bit1  = (UCE_bfMstPtlWkuAcv & 0x02) >>  1;
                  SRCD192_8Bit_Decoder_bit0  = (UCE_bfMstPtlWkuAcv & 0x01);
         }

         UCE_bMstPtlWkuAcv = SRCD192_8Bit_Decoder_bit4 || SRCD192_8Bit_Decoder_bit3 ||
          SRCD192_8Bit_Decoder_bit2 || SRCD192_8Bit_Decoder_bit1 || SRCD192_8Bit_Decoder_bit0;
      }
      else {
         /* set system state to 'disabled': RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_
            02_01_Gerer_Reveils_partiels_maitres */
         SRCD107_RSWE = 0;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/Enable: Enable condition
         RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/Enable: Omitted comparison with 
         constant. */
      if (SRCD4_Relational_Operator1) {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD400_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD400_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD401_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD402_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD409_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD409_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD410_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD410_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD413_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 10.4444 */;
         SInt16 SRCD418_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 10.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD398_Logical_Operator4;
         Boolean SRCD406_Logical_Operator4;
         Boolean SRCD409_Relational_Operator1;
         Boolean SRCD409_Relational_Operator2;
         Boolean SRCD409_Switch2;
         Boolean SRCD410_Relational_Operator1;
         Boolean SRCD410_Relational_Operator2;
         Boolean SRCD410_Switch2;
         Boolean SRCD411_Logical_Operator5;
         Boolean SRCD416_Logical_Operator5;

         if (!(SRCD11_RSWE)) {
            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               Unit Delay7 */
            X_SRCD11_Unit_Delay7 = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_01_Piloter_LIGNE_RCD_par_type1/Unit Delay2 */
            X_SRCD398_Unit_Delay2 = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_01_Piloter_LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD404_Unit_Delay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_01_Piloter_LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Unit Delay1 */
            X_SRCD404_Unit_Delay1 = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_01_Piloter_LIGNE_RCD_par_type1/TmrRst/rising_edge/UnitDelay */
            X_SRCD405_UnitDelay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay1/UnitDelay1 */
            X_SRCD409_UnitDelay1 = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay1/Unit Delay */
            X_SRCD409_Unit_Delay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay2/UnitDelay1 */
            X_SRCD410_UnitDelay1 = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay2/Unit Delay */
            X_SRCD410_Unit_Delay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay1/BasculeRSspecifique/Unit Delay */
            X_SRCD411_Unit_Delay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay1/rising_edge/UnitDelay */
            X_SRCD414_UnitDelay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay1/rising_edge2/UnitDelay */
            X_SRCD415_UnitDelay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay2/BasculeRSspecifique/Unit Delay */
            X_SRCD416_Unit_Delay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay2/rising_edge/UnitDelay */
            X_SRCD419_UnitDelay = 0 /* 0. */;

            /* initialization for block: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
               F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnD
               elay2/rising_edge2/UnitDelay */
            X_SRCD420_UnitDelay = 0 /* 0. */;
            CRCD14_UCE_bDgoRCDLineScg = 0;
            SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif = 0;
            SBFS_F01_05_02__sse_pour_GD_RCD.CRCD16_Defaut_actif = 0;

            /* set system state to 'enabled' */
            SRCD11_RSWE = 1;
         }
         SRCD408_Logical_Operator4 = (X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 ==
          2 /* 2. */) || (X_SRCD2_Unit_Delay1 == 3 /* 3. */) || (X_SRCD2_Unit_Delay1 == 4 /* 4. */)
          || (X_SRCD2_Unit_Delay1 == 5 /* 5. */);
         SRCD406_Logical_Operator4 = (!(RCD_Ext_bRCDLine_in)) && X_SRCD11_Unit_Delay7;
         Aux_U16 = UCE_tiRCDLineScgDet_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/MinMax1 */
         if (Aux_U16) {
            SRCD409_MinMax1 = (SInt16) Aux_U16;
         }
         else {
            SRCD409_MinMax1 = 0 /* 0. */;
         }
         SRCD409_Relational_Operator1 = SRCD409_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_
            RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_
            02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Divi
            de2
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Divide2: folded operation 
            multiplication to constant value 0.4 */
         SRCD409_Sum2 = (SInt16) (SRCD409_MinMax1 + 40 /* 0.4 */);

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Turnondelay_Part/S
            witch1
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Turnondelay_Part/Switch1: 
            Omitted comparison with constant. */
         if (X_SRCD409_Unit_Delay || (SRCD406_Logical_Operator4 && (!(X_SRCD414_UnitDelay)))) {
            SRCD413_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD412_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD412_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_
               LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/DetectSat/Mi
               nMax1 */
            if (X_SRCD409_UnitDelay1 > 0) {
               SRCD412_MinMax1 = X_SRCD409_UnitDelay1;
            }
            else {
               SRCD412_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_
               LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/DetectSat/Mi
               nMax2 */
            if (SRCD409_Sum2 < SRCD412_MinMax1) {
               SRCD412_MinMax2 = SRCD409_Sum2;
            }
            else {
               SRCD412_MinMax2 = SRCD412_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_0
               2_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Su
               m1 */
            SRCD413_Switch1 = (SInt16) (((UInt16) SRCD412_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
            raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_
            02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Divi
            de1
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Divide1: folded operation 
            division to constant value 0.004 */
         SRCD409_Relational_Operator2 = (SRCD413_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD409_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Switch2: Omitted compariso
            n with constant. */
         if (!(SRCD409_Relational_Operator1)) {
            SRCD409_Switch2 = SRCD409_Relational_Operator2 && (!(X_SRCD415_UnitDelay));
         }
         else {
            SRCD409_Switch2 = 1 /* 1. */;
         }
         SRCD411_Logical_Operator5 = (!(SRCD406_Logical_Operator4)) || ((!(SRCD409_Switch2)) &&
          X_SRCD411_Unit_Delay);
         Aux_U16 = UCE_tiRCDLineScgReh_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/MinMax1 */
         if (Aux_U16) {
            SRCD410_MinMax1 = (SInt16) Aux_U16;
         }
         else {
            SRCD410_MinMax1 = 0 /* 0. */;
         }
         SRCD410_Relational_Operator1 = SRCD410_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_
            RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_
            02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Divi
            de2
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Divide2: folded operation 
            multiplication to constant value 0.4 */
         SRCD410_Sum2 = (SInt16) (SRCD410_MinMax1 + 40 /* 0.4 */);

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Turnondelay_Part/S
            witch1
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Turnondelay_Part/Switch1: 
            Omitted comparison with constant. */
         if (X_SRCD410_Unit_Delay || (RCD_Ext_bRCDLine_in && (!(X_SRCD419_UnitDelay)))) {
            SRCD418_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD417_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD417_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_
               LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/DetectSat/Mi
               nMax1 */
            if (X_SRCD410_UnitDelay1 > 0) {
               SRCD417_MinMax1 = X_SRCD410_UnitDelay1;
            }
            else {
               SRCD417_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_
               LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/DetectSat/Mi
               nMax2 */
            if (SRCD410_Sum2 < SRCD417_MinMax1) {
               SRCD417_MinMax2 = SRCD410_Sum2;
            }
            else {
               SRCD417_MinMax2 = SRCD417_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_0
               2_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Su
               m1 */
            SRCD418_Switch1 = (SInt16) (((UInt16) SRCD417_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_T
            raiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_
            02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Divi
            de1
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Divide1: folded operation 
            division to constant value 0.004 */
         SRCD410_Relational_Operator2 = (SRCD418_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD410_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIG
            NE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_C
            C_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Switch2: Omitted compariso
            n with constant. */
         if (!(SRCD410_Relational_Operator1)) {
            SRCD410_Switch2 = SRCD410_Relational_Operator2 && (!(X_SRCD420_UnitDelay));
         }
         else {
            SRCD410_Switch2 = 1 /* 1. */;
         }
         SRCD416_Logical_Operator5 = (!(RCD_Ext_bRCDLine_in)) || ((!(SRCD410_Switch2)) &&
          X_SRCD416_Unit_Delay);

         /* Begin execution of chart RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_
            06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_
            05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD */
         if (SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif) {
            UCE_bRCDLineScgDet = !(SRCD411_Logical_Operator5);

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F
               01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_G
               D/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif */
            if (UCE_bRCDLineScgDet) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F
                  01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pou
                  r_GD/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif to RCD/F01_Ge
                  rer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE_RCD_CC_ma
                  sse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05_02_01_Automate_LIGNE
                  _RCD_CC_masse_pour_GD.Defaut_actif */
               SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif = 0;
               SBFS_F01_05_02__sse_pour_GD_RCD.CRCD16_Defaut_actif = 1;
               CRCD14_UCE_bDgoRCDLineScg = 1;
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01
               _06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_GD/
               F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif */
         }
         else {
            if (SBFS_F01_05_02__sse_pour_GD_RCD.CRCD16_Defaut_actif) {
               UCE_bRCDLineScgReh = !(SRCD416_Logical_Operator5);

               /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type
                  1/F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_
                  pour_GD/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_actif */
               if (UCE_bRCDLineScgReh) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type
                     1/F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_mas
                     se_pour_GD/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_actif to RCD
                     /F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter_LIGNE
                     _RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05_02_01_A
                     utomate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif */
                  SBFS_F01_05_02__sse_pour_GD_RCD.CRCD16_Defaut_actif = 0;
                  SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif = 1;
                  CRCD14_UCE_bDgoRCDLineScg = 0;
               }

               /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/
                  F01_06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_po
                  ur_GD/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_actif */
            }
            else {
               /* State transition to RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01
                  _06_02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_
                  GD/F01_05_02_01_Automate_LIGNE_RCD_CC_masse_pour_GD.Defaut_inactif */
               SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif = 1;
               CRCD14_UCE_bDgoRCDLineScg = 0;
            }
         }

         /* End execution of chart RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06
            _02_Traiter_LIGNE_RCD_CC_masse/F01_06_02_02_Renseigner_LIGNE_RCD_CC_masse_pour_GD/F01_05
            _02_01_Automate_LIGNE_RCD_CC_masse_pour_GD */
         Aux_U16 = UCE_tiRCDLineCmdAcv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIG
            NE_RCD_par_type1/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD401_MinMax1 = (SInt16) Aux_U16;
         }
         else {
            SRCD401_MinMax1 = 0 /* 0. */;
         }
         SRCD398_Logical_Operator4 = X_SRCD398_Unit_Delay2 && (X_SRCD2_Unit_Delay1 == 1 /* 1. */);

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIG
            NE_RCD_par_type1/TmrRst/TmrRst_Part/Switch
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_RCD_p
            ar_type1/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
         if (SRCD398_Logical_Operator4 && (!(X_SRCD405_UnitDelay))) {
            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_0
               1_Piloter_LIGNE_RCD_par_type1/TmrRst/Sum1
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_0
               6_01_Piloter_LIGNE_RCD_par_type1/TmrRst/DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_RC
               D_par_type1/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller th
               an the first input signal. Only using the second input signal. */
            SRCD400_Switch2 = (SInt16) (SRCD401_MinMax1 + 4);
         }
         else {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_
               LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_RC
               D_par_type1/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with constant. */
            if (X_SRCD404_Unit_Delay1) {
               SRCD400_Switch2 = X_SRCD404_Unit_Delay;
            }
            else {
               SRCD400_Switch2 = 0 /* 0. */;
            }
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_
            RCD_par_type1/TmrRst/Sum3 */
         SRCD400_Sum3 = (SInt16) (((UInt16) SRCD400_Switch2) - 4);
         SRCD398_Logical_Operator6 = (!(CRCD14_UCE_bDgoRCDLineScg)) && (SRCD400_Sum3 > 0 /* 0. */);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIG
            NE_RCD_par_type1/TmrRst/DetectSat1/MinMax1 */
         if (SRCD400_Sum3 > 0) {
            SRCD402_MinMax1 = SRCD400_Sum3;
         }
         else {
            SRCD402_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIG
            NE_RCD_par_type1/TmrRst/DetectSat1/MinMax2
            
            # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_0
            1_Piloter_LIGNE_RCD_par_type1/TmrRst/DetectSat/MinMax2
            
            RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_RCD_p
            ar_type1/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller than the
             first input signal. Only using the second input signal. */
         if (SRCD401_MinMax1 < SRCD402_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F
               01_06_01_Piloter_LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Unit Delay
               
               # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_0
               6_01_Piloter_LIGNE_RCD_par_type1/TmrRst/DetectSat/MinMax2
               
               RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter_LIGNE_RC
               D_par_type1/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller th
               an the first input signal. Only using the second input signal. */
            X_SRCD404_Unit_Delay = SRCD401_MinMax1;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F
               01_06_01_Piloter_LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD404_Unit_Delay = SRCD402_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/Unit Delay7 */
         X_SRCD11_Unit_Delay7 = SRCD398_Logical_Operator6;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/Unit Delay */
         X_SRCD409_Unit_Delay = SRCD409_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/rising_edge/Un
            itDelay */
         X_SRCD414_UnitDelay = SRCD406_Logical_Operator4;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/UnitDelay1 */
         X_SRCD409_UnitDelay1 = SRCD413_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/rising_edge2/U
            nitDelay */
         X_SRCD415_UnitDelay = SRCD409_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay1/BasculeRSspeci
            fique/Unit Delay */
         X_SRCD411_Unit_Delay = SRCD411_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/Unit Delay */
         X_SRCD410_Unit_Delay = SRCD410_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/rising_edge/Un
            itDelay */
         X_SRCD419_UnitDelay = RCD_Ext_bRCDLine_in;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/UnitDelay1 */
         X_SRCD410_UnitDelay1 = SRCD418_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/rising_edge2/U
            nitDelay */
         X_SRCD420_UnitDelay = SRCD410_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_02_Traiter
            _LIGNE_RCD_CC_masse/F01_06_02_01_Detecter_LIGNE_RCD_CC_masse/TurnOnDelay2/BasculeRSspeci
            fique/Unit Delay */
         X_SRCD416_Unit_Delay = SRCD416_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter
            _LIGNE_RCD_par_type1/Unit Delay2 */
         X_SRCD398_Unit_Delay2 = UCE_bMstPtlWkuAcv;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter
            _LIGNE_RCD_par_type1/TmrRst/rising_edge/UnitDelay */
         X_SRCD405_UnitDelay = SRCD398_Logical_Operator4;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_type1/F01_06_01_Piloter
            _LIGNE_RCD_par_type1/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD404_Unit_Delay1 = 1 /* 1. */;
      }
      else {
         /* set system state to 'disabled': RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_typ
            e1 */
         SRCD11_RSWE = 0;
      }
      SRCD87_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5 /*
       5. */);
      SRCD85_Logical_Operator12 = (RCD_Ext_stMainWkuReq_in == 2 /* 2. */) &&
       (!(RCD_Ext_bRCDLine_in));
      Aux_U16 = UCE_tiMainIncstDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/MinMax1 */
      if (Aux_U16) {
         SRCD88_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD88_MinMax1 = 0 /* 0. */;
      }
      SRCD88_Relational_Operator1 = SRCD88_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reve
         il_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y1/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Divide2: folded ope
         ration multiplication to constant value 0.4 */
      SRCD88_Sum2 = (SInt16) (SRCD88_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Turnondelay
         _Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Turnondelay_Part/Sw
         itch1: Omitted comparison with constant. */
      if (X_SRCD88_Unit_Delay || (SRCD85_Logical_Operator12 && (!(X_SRCD95_UnitDelay)))) {
         SRCD94_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD93_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD93_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Detec
            tSat/MinMax1 */
         if (X_SRCD88_UnitDelay1 > 0) {
            SRCD93_MinMax1 = X_SRCD88_UnitDelay1;
         }
         else {
            SRCD93_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Detec
            tSat/MinMax2 */
         if (SRCD88_Sum2 < SRCD93_MinMax1) {
            SRCD93_MinMax2 = SRCD88_Sum2;
         }
         else {
            SRCD93_MinMax2 = SRCD93_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
            Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDe
            lay1/Sum1 */
         SRCD94_Switch1 = (SInt16) (((UInt16) SRCD93_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Inc
         oherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/S
         um3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y1/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Divide1: folded ope
         ration division to constant value 0.004 */
      SRCD88_Relational_Operator2 = (((SInt32) SRCD94_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD88_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Switch2: Omitted co
         mparison with constant. */
      if (!(SRCD88_Relational_Operator1)) {
         SRCD88_Switch2 = SRCD88_Relational_Operator2 && (!(X_SRCD96_UnitDelay));
      }
      else {
         SRCD88_Switch2 = 1 /* 1. */;
      }
      SRCD92_Logical_Operator5 = (!(SRCD85_Logical_Operator12)) || ((!(SRCD88_Switch2)) &&
       X_SRCD92_Unit_Delay);
      SRCD85_Logical_Operator2 = (RCD_Ext_stMainWkuReq_in == 1 /* 1. */) && (RCD_Ext_spdVeh_in >=
       UCE_spdThdNomDeac_C);
      Aux_U16 = UCE_tiMainIncstDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/MinMax1 */
      if (Aux_U16) {
         SRCD89_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD89_MinMax1 = 0 /* 0. */;
      }
      SRCD89_Relational_Operator1 = SRCD89_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reve
         il_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y2/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Divide2: folded ope
         ration multiplication to constant value 0.4 */
      SRCD89_Sum2 = (SInt16) (SRCD89_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Turnondelay
         _Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Turnondelay_Part/Sw
         itch1: Omitted comparison with constant. */
      if (X_SRCD89_Unit_Delay || (SRCD85_Logical_Operator2 && (!(X_SRCD100_UnitDelay)))) {
         SRCD99_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD98_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD98_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Detec
            tSat/MinMax1 */
         if (X_SRCD89_UnitDelay1 > 0) {
            SRCD98_MinMax1 = X_SRCD89_UnitDelay1;
         }
         else {
            SRCD98_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Detec
            tSat/MinMax2 */
         if (SRCD89_Sum2 < SRCD98_MinMax1) {
            SRCD98_MinMax2 = SRCD89_Sum2;
         }
         else {
            SRCD98_MinMax2 = SRCD98_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
            Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDe
            lay2/Sum1 */
         SRCD99_Switch1 = (SInt16) (((UInt16) SRCD98_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Inc
         oherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/S
         um3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y2/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Divide1: folded ope
         ration division to constant value 0.004 */
      SRCD89_Relational_Operator2 = (((SInt32) SRCD99_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD89_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Switch2: Omitted co
         mparison with constant. */
      if (!(SRCD89_Relational_Operator1)) {
         SRCD89_Switch2 = SRCD89_Relational_Operator2 && (!(X_SRCD101_UnitDelay));
      }
      else {
         SRCD89_Switch2 = 1 /* 1. */;
      }
      SRCD97_Logical_Operator5 = (!(SRCD85_Logical_Operator2)) || ((!(SRCD89_Switch2)) &&
       X_SRCD97_Unit_Delay);
      Aux_U16 = UCE_tiMainWkuReh_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/MinMax1 */
      if (Aux_U16) {
         SRCD90_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD90_MinMax1 = 0 /* 0. */;
      }
      SRCD90_Relational_Operator1 = SRCD90_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reve
         il_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y3/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Divide2: folded ope
         ration multiplication to constant value 0.4 */
      SRCD90_Sum2 = (SInt16) (SRCD90_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Turnondelay
         _Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Turnondelay_Part/Sw
         itch1: Omitted comparison with constant. */
      if (X_SRCD90_Unit_Delay || (RCD_Ext_bRCDLine_in && (!(X_SRCD105_UnitDelay)))) {
         SRCD104_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD103_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD103_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Detec
            tSat/MinMax1 */
         if (X_SRCD90_UnitDelay1 > 0) {
            SRCD103_MinMax1 = X_SRCD90_UnitDelay1;
         }
         else {
            SRCD103_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherenc
            e_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Detec
            tSat/MinMax2 */
         if (SRCD90_Sum2 < SRCD103_MinMax1) {
            SRCD103_MinMax2 = SRCD90_Sum2;
         }
         else {
            SRCD103_MinMax2 = SRCD103_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_
            Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDe
            lay3/Sum1 */
         SRCD104_Switch1 = (SInt16) (((UInt16) SRCD103_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Inc
         oherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/S
         um3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter
         _Incoherence_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDela
         y3/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Divide1: folded ope
         ration division to constant value 0.004 */
      SRCD90_Relational_Operator2 = (((SInt32) SRCD104_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD90_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_R
         eveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoherence_Reveil_pr
         incipal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Switch2: Omitted co
         mparison with constant. */
      if (!(SRCD90_Relational_Operator1)) {
         SRCD90_Switch2 = SRCD90_Relational_Operator2 && (!(X_SRCD106_UnitDelay));
      }
      else {
         SRCD90_Switch2 = 1 /* 1. */;
      }
      SRCD102_Logical_Operator5 = (!(RCD_Ext_bRCDLine_in)) || ((!(SRCD90_Switch2)) &&
       X_SRCD102_Unit_Delay);
      SRCD85_Relational_Operator2 = X_SRCD2_Unit_Delay1 == 4 /* 4. */;

      /* Begin execution of chart RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Trai
         ter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principal_pour_
         GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD */
      if (SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif) {
         UCE_bMainWkuIncstDet = (!(SRCD92_Logical_Operator5)) || (!(SRCD97_Logical_Operator5));

         /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_T
            raiter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principal
            _pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_inactif */
         if (UCE_bMainWkuIncstDet) {
            /* State transition from RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_T
               raiter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_princi
               pal_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_inac
               tif to RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incohere
               nce_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principal_pour_GD/F01
               _01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_actif */
            SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif = 0;
            SBFS_F01_01_07__pal_pour_GD_RCD.CRCD6_Defaut_actif = 1;
            CRCD4_UCE_bDgoMainWkuIncst = 1;
         }

         /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Tra
            iter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principal_p
            our_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_inactif */
      }
      else {
         if (SBFS_F01_01_07__pal_pour_GD_RCD.CRCD6_Defaut_actif) {
            UCE_bMainWkuIncstReh = (!(SRCD102_Logical_Operator5)) || (SRCD85_Relational_Operator2 &&
              (!(X_SRCD91_UnitDelay)));

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_0
               7_Traiter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_pri
               ncipal_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_a
               ctif */
            if (UCE_bMainWkuIncstReh) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_0
                  7_Traiter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_
                  principal_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.De
                  faut_actif to RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traite
                  r_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principa
                  l_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_ina
                  ctif */
               SBFS_F01_01_07__pal_pour_GD_RCD.CRCD6_Defaut_actif = 0;
               SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif = 1;
               CRCD4_UCE_bDgoMainWkuIncst = 0;
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_
               Traiter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_princ
               ipal_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_act
               if */
         }
         else {
            /* State transition to RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Tra
               iter_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principa
               l_pour_GD/F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD.Defaut_inacti
               f */
            SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif = 1;
            CRCD4_UCE_bDgoMainWkuIncst = 0;
         }
      }

      /* End execution of chart RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traite
         r_Incoherence_Reveil_principal/F01_01_07_02_Renseigner_Incoherence_Reveil_principal_pour_GD
         /F01_01_07_02_01_Automate_Incoherence_Reveil_principal_pour_GD */
      SRCD71_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5 /*
       5. */);
      SRCD69_Relational_Operator4 = RCD_Ext_stMainWkuReq_in == 0 /* 0. */;
      Aux_U16 = UCE_tiMainDisrdDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD73_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD73_MinMax1 = 0 /* 0. */;
      }
      SRCD73_Relational_Operator1 = SRCD73_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_
         principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter
         _Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Divi
         de2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Divide2: folded operation 
         multiplication to constant value 0.4 */
      SRCD73_Sum2 = (SInt16) (SRCD73_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Turnondelay_Part/S
         witch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Turnondelay_Part/Switch1: 
         Omitted comparison with constant. */
      if (X_SRCD73_Unit_Delay || (SRCD69_Relational_Operator4 && (!(X_SRCD83_UnitDelay)))) {
         SRCD82_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD81_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD81_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_R
            eveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/DetectSat/Mi
            nMax1 */
         if (X_SRCD73_UnitDelay1 > 0) {
            SRCD81_MinMax1 = X_SRCD73_UnitDelay1;
         }
         else {
            SRCD81_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_R
            eveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/DetectSat/Mi
            nMax2 */
         if (SRCD73_Sum2 < SRCD81_MinMax1) {
            SRCD81_MinMax2 = SRCD73_Sum2;
         }
         else {
            SRCD81_MinMax2 = SRCD81_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
            Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Su
            m1 */
         SRCD82_Switch1 = (SInt16) (((UInt16) SRCD81_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Ano
         malie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter
         _Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Divi
         de1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Divide1: folded operation 
         division to constant value 0.004 */
      SRCD73_Relational_Operator2 = (((SInt32) SRCD82_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD73_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Switch2: Omitted compariso
         n with constant. */
      if (!(SRCD73_Relational_Operator1)) {
         SRCD73_Switch2 = SRCD73_Relational_Operator2 && (!(X_SRCD84_UnitDelay));
      }
      else {
         SRCD73_Switch2 = 1 /* 1. */;
      }
      SRCD80_Logical_Operator5 = (!(SRCD69_Relational_Operator4)) || ((!(SRCD73_Switch2)) &&
       X_SRCD80_Unit_Delay);
      Aux_U16 = UCE_tiMainWkuReh_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/MinMax1 */
      if (Aux_U16) {
         SRCD72_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD72_MinMax1 = 0 /* 0. */;
      }
      SRCD72_Relational_Operator1 = SRCD72_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_
         principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter
         _Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Div
         ide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Divide2: folded operation
          multiplication to constant value 0.4 */
      SRCD72_Sum2 = (SInt16) (SRCD72_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Turnoffdelay_Part
         /Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Turnoffdelay_Part/Switch1
         : Omitted comparison with constant. */
      if (X_SRCD72_Unit_Delay || (SRCD69_Relational_Operator4 && X_SRCD78_UnitDelay)) {
         SRCD77_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD76_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD76_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_R
            eveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/DetectSat/M
            inMax1 */
         if (X_SRCD72_UnitDelay1 > 0) {
            SRCD76_MinMax1 = X_SRCD72_UnitDelay1;
         }
         else {
            SRCD76_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_R
            eveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/DetectSat/M
            inMax2 */
         if (SRCD72_Sum2 < SRCD76_MinMax1) {
            SRCD76_MinMax2 = SRCD72_Sum2;
         }
         else {
            SRCD76_MinMax2 = SRCD76_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_
            Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/S
            um1 */
         SRCD77_Switch1 = (SInt16) (((UInt16) SRCD76_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Ano
         malie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter
         _Anomalie_Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Div
         ide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Divide1: folded operation
          division to constant value 0.004 */
      SRCD72_Relational_Operator2 = (((SInt32) SRCD77_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD72_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reve
         il_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_princ
         ipal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Switch2: Omitted comparis
         on with constant. */
      if (!(SRCD72_Relational_Operator1)) {
         SRCD72_Switch2 = SRCD72_Relational_Operator2 && (!(X_SRCD79_UnitDelay));
      }
      else {
         SRCD72_Switch2 = 1 /* 1. */;
      }
      SRCD75_Logical_Operator5 = (!(SRCD69_Relational_Operator4)) || ((!(SRCD72_Switch2)) &&
       X_SRCD75_Unit_Delay);
      SRCD69_Relational_Operator1 = X_SRCD2_Unit_Delay1 == 4 /* 4. */;

      /* Begin execution of chart RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Trai
         ter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_GD/F01
         _01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD */
      if (SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif) {
         UCE_bMainWkuDisrdDet = !(SRCD80_Logical_Operator5);

         /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_T
            raiter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_
            GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_inactif */
         if (UCE_bMainWkuDisrdDet) {
            /* State transition from RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_T
               raiter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_po
               ur_GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_inactif to RC
               D/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_Reveil_p
               rincipal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_GD/F01_01_06_02_01_Au
               tomate_Anomalie_Reveil_principal_pour_GD.Defaut_actif */
            SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif = 0;
            SBFS_F01_01_06__pal_pour_GD_RCD.CRCD3_Defaut_actif = 1;
            CRCD1_UCE_bDgoMainWkuDisrd = 1;
         }

         /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Tra
            iter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_GD
            /F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_inactif */
      }
      else {
         if (SBFS_F01_01_06__pal_pour_GD_RCD.CRCD3_Defaut_actif) {
            UCE_bMainWkuDisrdReh = SRCD75_Logical_Operator5 || (SRCD69_Relational_Operator1 &&
             (!(X_SRCD74_UnitDelay)));

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_0
               6_Traiter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal
               _pour_GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_actif */
            if (UCE_bMainWkuDisrdReh) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_0
                  6_Traiter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_princi
                  pal_pour_GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_acti
                  f to RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomali
                  e_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_GD/F01_0
                  1_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_inactif */
               SBFS_F01_01_06__pal_pour_GD_RCD.CRCD3_Defaut_actif = 0;
               SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif = 1;
               CRCD1_UCE_bDgoMainWkuDisrd = 0;
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_
               Traiter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_p
               our_GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_actif */
         }
         else {
            /* State transition to RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Tra
               iter_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour
               _GD/F01_01_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD.Defaut_inactif */
            SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif = 1;
            CRCD1_UCE_bDgoMainWkuDisrd = 0;
         }
      }

      /* End execution of chart RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traite
         r_Anomalie_Reveil_principal/F01_01_06_02_Renseigner_Anomalie_Reveil_principal_pour_GD/F01_0
         1_06_02_01_Automate_Anomalie_Reveil_principal_pour_GD */
      SRCD13_Relational_Operator5 = X_SRCD2_Unit_Delay1 == 7 /* 7. */;
      Aux_U16 = UCE_tiMinTiShutDownPrep_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/MinMax1 */
      if (Aux_U16) {
         SRCD426_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD426_MinMax1 = 0 /* 0. */;
      }
      SRCD426_Relational_Operator1 = SRCD426_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Sum2
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/
         Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Divide2: folded operat
         ion multiplication to constant value 0.4 */
      SRCD426_Sum2 = (SInt16) (SRCD426_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Turnondelay_Pa
         rt/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Turnondelay_Part/Switc
         h1: Omitted comparison with constant. */
      if (X_SRCD426_Unit_Delay || (SRCD13_Relational_Operator5 && (!(X_SRCD435_UnitDelay)))) {
         SRCD434_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD433_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD433_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/DetectSat/M
            inMax1 */
         if (X_SRCD426_UnitDelay1 > 0) {
            SRCD433_MinMax1 = X_SRCD426_UnitDelay1;
         }
         else {
            SRCD433_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/DetectSat/M
            inMax2 */
         if (SRCD426_Sum2 < SRCD433_MinMax1) {
            SRCD433_MinMax2 = SRCD426_Sum2;
         }
         else {
            SRCD433_MinMax2 = SRCD433_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/S
            um1 */
         SRCD434_Switch1 = (SInt16) (((UInt16) SRCD433_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Sum3
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/
         Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Divide1: folded operat
         ion division to constant value 0.004 */
      SRCD426_Relational_Operator2 = (((SInt32) SRCD434_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD426_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Switch2
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Switch2: Omitted compa
         rison with constant. */
      if (!(SRCD426_Relational_Operator1)) {
         SRCD426_Switch2 = SRCD426_Relational_Operator2 && (!(X_SRCD436_UnitDelay));
      }
      else {
         SRCD426_Switch2 = 1 /* 1. */;
      }
      SRCD432_Logical_Operator5 = (!(SRCD13_Relational_Operator5)) || ((!(SRCD426_Switch2)) &&
       X_SRCD432_Unit_Delay);
      Aux_U16 = UCE_tiMaxTiShutDownPrep_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD425_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD425_MinMax1 = 0 /* 0. */;
      }
      SRCD425_Relational_Operator1 = SRCD425_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Sum2
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/D
         ivide2
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Divide2: folded operati
         on multiplication to constant value 0.4 */
      SRCD425_Sum2 = (SInt16) (SRCD425_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Turnondelay_Par
         t/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Turnondelay_Part/Switch
         1: Omitted comparison with constant. */
      if (X_SRCD425_Unit_Delay || (SRCD13_Relational_Operator5 && (!(X_SRCD430_UnitDelay)))) {
         SRCD429_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD428_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD428_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/DetectSat/Mi
            nMax1 */
         if (X_SRCD425_UnitDelay1 > 0) {
            SRCD428_MinMax1 = X_SRCD425_UnitDelay1;
         }
         else {
            SRCD428_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/DetectSat/Mi
            nMax2 */
         if (SRCD425_Sum2 < SRCD428_MinMax1) {
            SRCD428_MinMax2 = SRCD425_Sum2;
         }
         else {
            SRCD428_MinMax2 = SRCD428_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Su
            m1 */
         SRCD429_Switch1 = (SInt16) (((UInt16) SRCD428_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Sum3
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/D
         ivide1
         
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Divide1: folded operati
         on division to constant value 0.004 */
      SRCD425_Relational_Operator2 = (((SInt32) SRCD429_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD425_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Switch2
         RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Switch2: Omitted compar
         ison with constant. */
      if (!(SRCD425_Relational_Operator1)) {
         SRCD425_Switch2 = SRCD425_Relational_Operator2 && (!(X_SRCD431_UnitDelay));
      }
      else {
         SRCD425_Switch2 = 1 /* 1. */;
      }
      SRCD427_Logical_Operator5 = (!(SRCD13_Relational_Operator5)) || ((!(SRCD425_Switch2)) &&
       X_SRCD427_Unit_Delay);
      SRCD13_Logical_Operator1 = ((!(SRCD432_Logical_Operator5)) && (!(RCD_Ext_bPostRunReq_in))) ||
       (!(SRCD427_Logical_Operator5));
      SRCD424_Switch = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5 /* 5. */) ||
        (RCD_UCE_bLINComNd_in && ((X_SRCD2_Unit_Delay1 == 3 /* 3. */) || (X_SRCD2_Unit_Delay1 == 1
       /* 1. */)));
      SRCD423_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5
       /* 5. */);
      SRCD423_Logical_Operator12 = RCD_Ext_bRCDLine_in && SRCD423_Logical_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_03_Gerer_COM_CAN3/Switch1
         RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_03_Gerer_COM_CAN3/Switch1: Omitted 
         comparison with constant. */
      if (SRCD423_Logical_Operator12) {
         SRCD423_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD423_Switch1 = (!(SRCD423_Logical_Operator12)) && (SRCD423_Logical_Operator1 ||
          (((X_SRCD2_Unit_Delay1 == 3 /* 3. */) || (X_SRCD2_Unit_Delay1 == 1 /* 1. */)) &&
          RCD_UCE_bCAN3ComNd_in));
      }
      SRCD422_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5
       /* 5. */);
      SRCD422_Logical_Operator12 = RCD_Ext_bRCDLine_in && SRCD422_Logical_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_02_Gerer_COM_CAN2/Switch1
         RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_02_Gerer_COM_CAN2/Switch1: Omitted 
         comparison with constant. */
      if (SRCD422_Logical_Operator12) {
         SRCD422_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD422_Switch1 = (!(SRCD422_Logical_Operator12)) && (SRCD422_Logical_Operator1 ||
          (((X_SRCD2_Unit_Delay1 == 3 /* 3. */) || (X_SRCD2_Unit_Delay1 == 1 /* 1. */)) &&
          RCD_UCE_bCAN2ComNd_in));
      }
      SRCD421_Logical_Operator1 = (X_SRCD2_Unit_Delay1 == 4 /* 4. */) || (X_SRCD2_Unit_Delay1 == 5
       /* 5. */);
      SRCD421_Logical_Operator12 = RCD_Ext_bRCDLine_in && SRCD421_Logical_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_01_Gerer_COM_CAN1/Switch1
         RCD/F01_Gerer_PdV_RCD/F01_07_Determiner_etat_COM/F01_07_01_Gerer_COM_CAN1/Switch1: Omitted 
         comparison with constant. */
      if (SRCD421_Logical_Operator12) {
         SRCD421_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD421_Switch1 = (!(SRCD421_Logical_Operator12)) && (SRCD421_Logical_Operator1 ||
          (X_SRCD2_Unit_Delay1 == 3 /* 3. */) || (X_SRCD2_Unit_Delay1 == 1 /* 1. */));
      }
      
      /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_pa
         rtiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/8Bits_Extractor/8Bit Decoder
          << output code >> */
      {
            SRCD198_8Bit_Decoder_bit7  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x80) >>  7;
            SRCD198_8Bit_Decoder_bit6  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x40) >>  6;
            SRCD198_8Bit_Decoder_bit5  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x20) >>  5;
            SRCD198_8Bit_Decoder_bit4  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x10) >>  4;
            SRCD198_8Bit_Decoder_bit3  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x08) >>  3;
            SRCD198_8Bit_Decoder_bit2  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x04) >>  2;
            SRCD198_8Bit_Decoder_bit1  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x02) >>  1;
            SRCD198_8Bit_Decoder_bit0  = (RCD_Ext_bfSlavePtlWkuReq_in & 0x01);
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_partiel
         _esclave_X8/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_partiel
         _esclave_X8/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX8_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD372_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD372_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD373_MinMax1;
         SInt32 SRCD374_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD366_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD366_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD369_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD378_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD378_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD381_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD363_Logical_Operator12;
         Boolean SRCD364_Logical_Operator1;
         Boolean SRCD364_Logical_Operator2;
         Boolean SRCD365_Logical_Operator5;
         Boolean SRCD366_Relational_Operator1;
         Boolean SRCD366_Relational_Operator2;
         Boolean SRCD366_Switch2;
         Boolean SRCD367_Logical_Operator5;
         Boolean SRCD378_Relational_Operator1;
         Boolean SRCD378_Relational_Operator2;
         Boolean SRCD378_Switch2;
         Boolean SRCD379_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler */
         UCE_bSlavePtlWkuX8Req = SRCD198_8Bit_Decoder_bit7;
         Aux_U16 = UCE_tiPtlWkuX8Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD373_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD373_MinMax1 = 0 /* 0. */;
         }
         SRCD363_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX8AcvMod_C) &&
          UCE_bSlavePtlWkuX8Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX8Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD366_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD366_MinMax1 = 0 /* 0. */;
         }
         SRCD366_Relational_Operator1 = SRCD366_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Rev
            eil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD366_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD366_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD366_Unit_Delay || (SRCD363_Logical_Operator12 && (!(X_SRCD370_UnitDelay)))) {
            SRCD369_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD368_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD368_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer
               _etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD366_UnitDelay1 > 0) {
               SRCD368_MinMax1 = X_SRCD366_UnitDelay1;
            }
            else {
               SRCD368_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer
               _etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD366_Sum2 < SRCD368_MinMax1) {
               SRCD368_MinMax2 = SRCD366_Sum2;
            }
            else {
               SRCD368_MinMax2 = SRCD368_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD369_Switch1 = (SInt16) (((UInt16) SRCD368_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_G
            erer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD366_Relational_Operator2 = (SRCD369_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD366_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD366_Relational_Operator1)) {
            SRCD366_Switch2 = SRCD366_Relational_Operator2 && (!(X_SRCD371_UnitDelay));
         }
         else {
            SRCD366_Switch2 = 1 /* 1. */;
         }
         SRCD367_Logical_Operator5 = (!(SRCD363_Logical_Operator12)) || ((!(SRCD366_Switch2)) &&
          X_SRCD367_Unit_Delay);
         UCE_bSlavePtlWkuX8Acv = !(SRCD367_Logical_Operator5);
         SRCD364_Logical_Operator2 = UCE_bSlavePtlWkuX8Acv && (!(X8_UnitDelay));
         SRCD365_Logical_Operator5 = (!(UCE_bSlavePtlWkuX8Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX8Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD378_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD378_MinMax1 = 0 /* 0. */;
         }
         SRCD378_Relational_Operator1 = SRCD378_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Rev
            eil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD378_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD378_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD378_Unit_Delay || (SRCD365_Logical_Operator5 && (!(X_SRCD382_UnitDelay)))) {
            SRCD381_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD380_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD380_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer
               _etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD378_UnitDelay1 > 0) {
               SRCD380_MinMax1 = X_SRCD378_UnitDelay1;
            }
            else {
               SRCD380_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer
               _etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD378_Sum2 < SRCD380_MinMax1) {
               SRCD380_MinMax2 = SRCD378_Sum2;
            }
            else {
               SRCD380_MinMax2 = SRCD380_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD381_Switch1 = (SInt16) (((UInt16) SRCD380_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_G
            erer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD378_Relational_Operator2 = (SRCD381_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD378_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD378_Relational_Operator1)) {
            SRCD378_Switch2 = SRCD378_Relational_Operator2 && (!(X_SRCD383_UnitDelay));
         }
         else {
            SRCD378_Switch2 = 1 /* 1. */;
         }
         SRCD379_Logical_Operator5 = (!(SRCD365_Logical_Operator5)) || ((!(SRCD378_Switch2)) &&
          X_SRCD379_Unit_Delay);
         SRCD364_Logical_Operator1 = (!(SRCD379_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD364_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer
               _etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Re
               veil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD364_Logical_Operator2 && (!(X_SRCD377_UnitDelay)) &&
             (!(SRCD364_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1
                  
                  # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02
                  _Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F0
                  1_02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_escla
                  ve_Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/DetectSat/MinMax2
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
                  tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/DetectSat/MinMax2: Signal of the second input is a
                  lways smaller than the first input signal. Only using the second input signal. */
               SRCD372_Switch2 = ((SInt32) (SRCD373_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08
                  _Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
                  tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD376_Unit_Delay1) {
                  SRCD372_Switch2 = X_SRCD376_Unit_Delay;
               }
               else {
                  SRCD372_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD372_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Rev
            eil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD372_Sum3 = (SInt32) (((UInt32) SRCD372_Switch2) - 4);
         UCE_bSlavePtlWkuX8St = SRCD372_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD372_Sum3 > 0) {
            SRCD374_MinMax1 = SRCD372_Sum3;
         }
         else {
            SRCD374_MinMax1 = 0 /* 0. */;
         }

         /* # combined # MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
            _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_0
            8_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_eta
            t_Reveil_partiel_esclave_Xi/TmrRst/DetectSat/MinMax2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_Reveil_p
            artiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/DetectSat/MinMax2: Signal of the second input is always smaller than the f
            irst input signal. Only using the second input signal. */
         Aux_I32 = (SInt32) (((UInt32) SRCD373_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_etat_
            Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD374_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD376_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_08_Gerer_etat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD376_Unit_Delay = SRCD374_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD366_Unit_Delay = SRCD366_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD370_UnitDelay = SRCD363_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD366_UnitDelay1 = SRCD369_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD371_UnitDelay = SRCD366_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD367_Unit_Delay = SRCD367_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X8_UnitDelay = UCE_bSlavePtlWkuX8St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD378_Unit_Delay = SRCD378_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD382_UnitDelay = SRCD365_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD378_UnitDelay1 = SRCD381_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD383_UnitDelay = SRCD378_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD379_Unit_Delay = SRCD379_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD377_UnitDelay = SRCD364_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_08_Gerer_e
            tat_Reveil_partiel_esclave_X8/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD376_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_partiel
         _esclave_X7/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_partiel
         _esclave_X7/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX7_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD350_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD350_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD351_MinMax1;
         SInt32 SRCD352_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD344_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD344_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD347_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD356_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD356_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD359_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD341_Logical_Operator12;
         Boolean SRCD342_Logical_Operator1;
         Boolean SRCD342_Logical_Operator2;
         Boolean SRCD343_Logical_Operator5;
         Boolean SRCD344_Relational_Operator1;
         Boolean SRCD344_Relational_Operator2;
         Boolean SRCD344_Switch2;
         Boolean SRCD345_Logical_Operator5;
         Boolean SRCD356_Relational_Operator1;
         Boolean SRCD356_Relational_Operator2;
         Boolean SRCD356_Switch2;
         Boolean SRCD357_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler1 */
         UCE_bSlavePtlWkuX7Req = SRCD198_8Bit_Decoder_bit6;
         Aux_U16 = UCE_tiPtlWkuX7Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD351_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD351_MinMax1 = 0 /* 0. */;
         }
         SRCD341_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX7AcvMod_C) &&
          UCE_bSlavePtlWkuX7Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX7Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD344_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD344_MinMax1 = 0 /* 0. */;
         }
         SRCD344_Relational_Operator1 = SRCD344_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Rev
            eil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD344_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD344_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD344_Unit_Delay || (SRCD341_Logical_Operator12 && (!(X_SRCD348_UnitDelay)))) {
            SRCD347_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD346_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD346_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer
               _etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD344_UnitDelay1 > 0) {
               SRCD346_MinMax1 = X_SRCD344_UnitDelay1;
            }
            else {
               SRCD346_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer
               _etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD344_Sum2 < SRCD346_MinMax1) {
               SRCD346_MinMax2 = SRCD344_Sum2;
            }
            else {
               SRCD346_MinMax2 = SRCD346_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD347_Switch1 = (SInt16) (((UInt16) SRCD346_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_G
            erer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3 */
         SRCD344_Relational_Operator2 = SRCD347_Switch1 >= ((SInt16) (SInt32) (SInt8) (((SInt8)
          (SInt32) (UInt8) (SInt8) SRCD344_MinMax1) - 4));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD344_Relational_Operator1)) {
            SRCD344_Switch2 = SRCD344_Relational_Operator2 && (!(X_SRCD349_UnitDelay));
         }
         else {
            SRCD344_Switch2 = 1 /* 1. */;
         }
         SRCD345_Logical_Operator5 = (!(SRCD341_Logical_Operator12)) || ((!(SRCD344_Switch2)) &&
          X_SRCD345_Unit_Delay);
         UCE_bSlavePtlWkuX7Acv = !(SRCD345_Logical_Operator5);
         SRCD342_Logical_Operator2 = UCE_bSlavePtlWkuX7Acv && (!(X7_UnitDelay));
         SRCD343_Logical_Operator5 = (!(UCE_bSlavePtlWkuX7Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX7Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD356_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD356_MinMax1 = 0 /* 0. */;
         }
         SRCD356_Relational_Operator1 = SRCD356_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Rev
            eil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD356_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD356_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD356_Unit_Delay || (SRCD343_Logical_Operator5 && (!(X_SRCD360_UnitDelay)))) {
            SRCD359_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD358_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD358_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer
               _etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD356_UnitDelay1 > 0) {
               SRCD358_MinMax1 = X_SRCD356_UnitDelay1;
            }
            else {
               SRCD358_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer
               _etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD356_Sum2 < SRCD358_MinMax1) {
               SRCD358_MinMax2 = SRCD356_Sum2;
            }
            else {
               SRCD358_MinMax2 = SRCD358_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD359_Switch1 = (SInt16) (((UInt16) SRCD358_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_G
            erer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3 */
         SRCD356_Relational_Operator2 = SRCD359_Switch1 >= ((SInt16) (SInt32) (SInt8) (((SInt8)
          (SInt32) (UInt8) (SInt8) SRCD356_MinMax1) - 4));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD356_Relational_Operator1)) {
            SRCD356_Switch2 = SRCD356_Relational_Operator2 && (!(X_SRCD361_UnitDelay));
         }
         else {
            SRCD356_Switch2 = 1 /* 1. */;
         }
         SRCD357_Logical_Operator5 = (!(SRCD343_Logical_Operator5)) || ((!(SRCD356_Switch2)) &&
          X_SRCD357_Unit_Delay);
         SRCD342_Logical_Operator1 = (!(SRCD357_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Reveil_p
            artiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD342_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer
               _etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Re
               veil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD342_Logical_Operator2 && (!(X_SRCD355_UnitDelay)) &&
             (!(SRCD342_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD350_Switch2 = ((SInt32) (SRCD351_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07
                  _Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
                  tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD354_Unit_Delay1) {
                  SRCD350_Switch2 = X_SRCD354_Unit_Delay;
               }
               else {
                  SRCD350_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD350_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_Rev
            eil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD350_Sum3 = (SInt32) (((UInt32) SRCD350_Switch2) - 4);
         UCE_bSlavePtlWkuX7St = SRCD350_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD350_Sum3 > 0) {
            SRCD352_MinMax1 = SRCD350_Sum3;
         }
         else {
            SRCD352_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD351_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_etat_
            Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD352_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD354_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_07_Gerer_etat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD354_Unit_Delay = SRCD352_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD344_Unit_Delay = SRCD344_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD348_UnitDelay = SRCD341_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD344_UnitDelay1 = SRCD347_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD349_UnitDelay = SRCD344_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD345_Unit_Delay = SRCD345_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X7_UnitDelay = UCE_bSlavePtlWkuX7St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD356_Unit_Delay = SRCD356_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD360_UnitDelay = SRCD343_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD356_UnitDelay1 = SRCD359_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD361_UnitDelay = SRCD356_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD357_Unit_Delay = SRCD357_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD355_UnitDelay = SRCD342_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_07_Gerer_e
            tat_Reveil_partiel_esclave_X7/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD354_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_partiel
         _esclave_X6/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_partiel
         _esclave_X6/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX6_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD328_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD328_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD329_MinMax1;
         SInt32 SRCD330_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD322_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD322_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD325_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD334_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD334_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD337_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD319_Logical_Operator12;
         Boolean SRCD320_Logical_Operator1;
         Boolean SRCD320_Logical_Operator2;
         Boolean SRCD321_Logical_Operator5;
         Boolean SRCD322_Relational_Operator1;
         Boolean SRCD322_Relational_Operator2;
         Boolean SRCD322_Switch2;
         Boolean SRCD323_Logical_Operator5;
         Boolean SRCD334_Relational_Operator1;
         Boolean SRCD334_Relational_Operator2;
         Boolean SRCD334_Switch2;
         Boolean SRCD335_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler2 */
         UCE_bSlavePtlWkuX6Req = SRCD198_8Bit_Decoder_bit5;
         Aux_U16 = UCE_tiPtlWkuX6Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD329_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD329_MinMax1 = 0 /* 0. */;
         }
         SRCD319_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX6AcvMod_C) &&
          UCE_bSlavePtlWkuX6Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX6Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD322_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD322_MinMax1 = 0 /* 0. */;
         }
         SRCD322_Relational_Operator1 = SRCD322_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Rev
            eil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD322_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD322_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD322_Unit_Delay || (SRCD319_Logical_Operator12 && (!(X_SRCD326_UnitDelay)))) {
            SRCD325_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD324_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD324_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer
               _etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD322_UnitDelay1 > 0) {
               SRCD324_MinMax1 = X_SRCD322_UnitDelay1;
            }
            else {
               SRCD324_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer
               _etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD322_Sum2 < SRCD324_MinMax1) {
               SRCD324_MinMax2 = SRCD322_Sum2;
            }
            else {
               SRCD324_MinMax2 = SRCD324_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD325_Switch1 = (SInt16) (((UInt16) SRCD324_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_G
            erer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD322_Relational_Operator2 = (SRCD325_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD322_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD322_Relational_Operator1)) {
            SRCD322_Switch2 = SRCD322_Relational_Operator2 && (!(X_SRCD327_UnitDelay));
         }
         else {
            SRCD322_Switch2 = 1 /* 1. */;
         }
         SRCD323_Logical_Operator5 = (!(SRCD319_Logical_Operator12)) || ((!(SRCD322_Switch2)) &&
          X_SRCD323_Unit_Delay);
         UCE_bSlavePtlWkuX6Acv = !(SRCD323_Logical_Operator5);
         SRCD320_Logical_Operator2 = UCE_bSlavePtlWkuX6Acv && (!(X6_UnitDelay));
         SRCD321_Logical_Operator5 = (!(UCE_bSlavePtlWkuX6Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX6Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD334_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD334_MinMax1 = 0 /* 0. */;
         }
         SRCD334_Relational_Operator1 = SRCD334_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Rev
            eil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD334_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD334_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD334_Unit_Delay || (SRCD321_Logical_Operator5 && (!(X_SRCD338_UnitDelay)))) {
            SRCD337_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD336_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD336_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer
               _etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD334_UnitDelay1 > 0) {
               SRCD336_MinMax1 = X_SRCD334_UnitDelay1;
            }
            else {
               SRCD336_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer
               _etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD334_Sum2 < SRCD336_MinMax1) {
               SRCD336_MinMax2 = SRCD334_Sum2;
            }
            else {
               SRCD336_MinMax2 = SRCD336_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD337_Switch1 = (SInt16) (((UInt16) SRCD336_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_G
            erer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD334_Relational_Operator2 = (SRCD337_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD334_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD334_Relational_Operator1)) {
            SRCD334_Switch2 = SRCD334_Relational_Operator2 && (!(X_SRCD339_UnitDelay));
         }
         else {
            SRCD334_Switch2 = 1 /* 1. */;
         }
         SRCD335_Logical_Operator5 = (!(SRCD321_Logical_Operator5)) || ((!(SRCD334_Switch2)) &&
          X_SRCD335_Unit_Delay);
         SRCD320_Logical_Operator1 = (!(SRCD335_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Reveil_p
            artiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD320_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer
               _etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Re
               veil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD320_Logical_Operator2 && (!(X_SRCD333_UnitDelay)) &&
             (!(SRCD320_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD328_Switch2 = ((SInt32) (SRCD329_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06
                  _Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
                  tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD332_Unit_Delay1) {
                  SRCD328_Switch2 = X_SRCD332_Unit_Delay;
               }
               else {
                  SRCD328_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD328_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_Rev
            eil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD328_Sum3 = (SInt32) (((UInt32) SRCD328_Switch2) - 4);
         UCE_bSlavePtlWkuX6St = SRCD328_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD328_Sum3 > 0) {
            SRCD330_MinMax1 = SRCD328_Sum3;
         }
         else {
            SRCD330_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD329_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_etat_
            Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD330_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD332_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_06_Gerer_etat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD332_Unit_Delay = SRCD330_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD322_Unit_Delay = SRCD322_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD326_UnitDelay = SRCD319_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD322_UnitDelay1 = SRCD325_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD327_UnitDelay = SRCD322_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD323_Unit_Delay = SRCD323_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X6_UnitDelay = UCE_bSlavePtlWkuX6St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD334_Unit_Delay = SRCD334_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD338_UnitDelay = SRCD321_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD334_UnitDelay1 = SRCD337_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD339_UnitDelay = SRCD334_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD335_Unit_Delay = SRCD335_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD333_UnitDelay = SRCD320_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_06_Gerer_e
            tat_Reveil_partiel_esclave_X6/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD332_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_partiel
         _esclave_X5/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_partiel
         _esclave_X5/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX5_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD306_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD306_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD307_MinMax1;
         SInt32 SRCD308_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD300_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD300_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD303_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD312_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD312_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD315_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD297_Logical_Operator12;
         Boolean SRCD298_Logical_Operator1;
         Boolean SRCD298_Logical_Operator2;
         Boolean SRCD299_Logical_Operator5;
         Boolean SRCD300_Relational_Operator1;
         Boolean SRCD300_Relational_Operator2;
         Boolean SRCD300_Switch2;
         Boolean SRCD301_Logical_Operator5;
         Boolean SRCD312_Relational_Operator1;
         Boolean SRCD312_Relational_Operator2;
         Boolean SRCD312_Switch2;
         Boolean SRCD313_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler3 */
         UCE_bSlavePtlWkuX5Req = SRCD198_8Bit_Decoder_bit4;
         Aux_U16 = UCE_tiPtlWkuX5Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD307_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD307_MinMax1 = 0 /* 0. */;
         }
         SRCD297_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX5AcvMod_C) &&
          UCE_bSlavePtlWkuX5Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX5Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD300_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD300_MinMax1 = 0 /* 0. */;
         }
         SRCD300_Relational_Operator1 = SRCD300_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Rev
            eil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD300_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD300_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD300_Unit_Delay || (SRCD297_Logical_Operator12 && (!(X_SRCD304_UnitDelay)))) {
            SRCD303_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD302_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD302_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer
               _etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD300_UnitDelay1 > 0) {
               SRCD302_MinMax1 = X_SRCD300_UnitDelay1;
            }
            else {
               SRCD302_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer
               _etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD300_Sum2 < SRCD302_MinMax1) {
               SRCD302_MinMax2 = SRCD300_Sum2;
            }
            else {
               SRCD302_MinMax2 = SRCD302_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD303_Switch1 = (SInt16) (((UInt16) SRCD302_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_G
            erer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD300_Relational_Operator2 = (SRCD303_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD300_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD300_Relational_Operator1)) {
            SRCD300_Switch2 = SRCD300_Relational_Operator2 && (!(X_SRCD305_UnitDelay));
         }
         else {
            SRCD300_Switch2 = 1 /* 1. */;
         }
         SRCD301_Logical_Operator5 = (!(SRCD297_Logical_Operator12)) || ((!(SRCD300_Switch2)) &&
          X_SRCD301_Unit_Delay);
         UCE_bSlavePtlWkuX5Acv = !(SRCD301_Logical_Operator5);
         SRCD298_Logical_Operator2 = UCE_bSlavePtlWkuX5Acv && (!(X5_UnitDelay));
         SRCD299_Logical_Operator5 = (!(UCE_bSlavePtlWkuX5Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX5Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD312_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD312_MinMax1 = 0 /* 0. */;
         }
         SRCD312_Relational_Operator1 = SRCD312_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Rev
            eil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD312_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD312_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD312_Unit_Delay || (SRCD299_Logical_Operator5 && (!(X_SRCD316_UnitDelay)))) {
            SRCD315_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD314_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD314_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer
               _etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD312_UnitDelay1 > 0) {
               SRCD314_MinMax1 = X_SRCD312_UnitDelay1;
            }
            else {
               SRCD314_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer
               _etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD312_Sum2 < SRCD314_MinMax1) {
               SRCD314_MinMax2 = SRCD312_Sum2;
            }
            else {
               SRCD314_MinMax2 = SRCD314_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD315_Switch1 = (SInt16) (((UInt16) SRCD314_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_G
            erer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD312_Relational_Operator2 = (SRCD315_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD312_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD312_Relational_Operator1)) {
            SRCD312_Switch2 = SRCD312_Relational_Operator2 && (!(X_SRCD317_UnitDelay));
         }
         else {
            SRCD312_Switch2 = 1 /* 1. */;
         }
         SRCD313_Logical_Operator5 = (!(SRCD299_Logical_Operator5)) || ((!(SRCD312_Switch2)) &&
          X_SRCD313_Unit_Delay);
         SRCD298_Logical_Operator1 = (!(SRCD313_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Reveil_p
            artiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD298_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer
               _etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Re
               veil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD298_Logical_Operator2 && (!(X_SRCD311_UnitDelay)) &&
             (!(SRCD298_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD306_Switch2 = ((SInt32) (SRCD307_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05
                  _Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
                  tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD310_Unit_Delay1) {
                  SRCD306_Switch2 = X_SRCD310_Unit_Delay;
               }
               else {
                  SRCD306_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD306_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_Rev
            eil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD306_Sum3 = (SInt32) (((UInt32) SRCD306_Switch2) - 4);
         UCE_bSlavePtlWkuX5St = SRCD306_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD306_Sum3 > 0) {
            SRCD308_MinMax1 = SRCD306_Sum3;
         }
         else {
            SRCD308_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD307_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_etat_
            Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD308_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD310_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_05_Gerer_etat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD310_Unit_Delay = SRCD308_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD300_Unit_Delay = SRCD300_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD304_UnitDelay = SRCD297_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD300_UnitDelay1 = SRCD303_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD305_UnitDelay = SRCD300_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD301_Unit_Delay = SRCD301_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X5_UnitDelay = UCE_bSlavePtlWkuX5St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD312_Unit_Delay = SRCD312_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD316_UnitDelay = SRCD299_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD312_UnitDelay1 = SRCD315_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD317_UnitDelay = SRCD312_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD313_Unit_Delay = SRCD313_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD311_UnitDelay = SRCD298_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_05_Gerer_e
            tat_Reveil_partiel_esclave_X5/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD310_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_partiel
         _esclave_X4/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_partiel
         _esclave_X4/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX4_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD284_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD284_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD285_MinMax1;
         SInt32 SRCD286_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD278_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD278_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD281_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD290_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD290_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD293_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD275_Logical_Operator12;
         Boolean SRCD276_Logical_Operator1;
         Boolean SRCD276_Logical_Operator2;
         Boolean SRCD277_Logical_Operator5;
         Boolean SRCD278_Relational_Operator1;
         Boolean SRCD278_Relational_Operator2;
         Boolean SRCD278_Switch2;
         Boolean SRCD279_Logical_Operator5;
         Boolean SRCD290_Relational_Operator1;
         Boolean SRCD290_Relational_Operator2;
         Boolean SRCD290_Switch2;
         Boolean SRCD291_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler4 */
         UCE_bSlavePtlWkuX4Req = SRCD198_8Bit_Decoder_bit3;
         Aux_U16 = UCE_tiPtlWkuX4Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD285_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD285_MinMax1 = 0 /* 0. */;
         }
         SRCD275_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX4AcvMod_C) &&
          UCE_bSlavePtlWkuX4Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX4Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD278_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD278_MinMax1 = 0 /* 0. */;
         }
         SRCD278_Relational_Operator1 = SRCD278_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Rev
            eil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD278_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD278_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD278_Unit_Delay || (SRCD275_Logical_Operator12 && (!(X_SRCD282_UnitDelay)))) {
            SRCD281_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD280_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD280_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer
               _etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD278_UnitDelay1 > 0) {
               SRCD280_MinMax1 = X_SRCD278_UnitDelay1;
            }
            else {
               SRCD280_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer
               _etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD278_Sum2 < SRCD280_MinMax1) {
               SRCD280_MinMax2 = SRCD278_Sum2;
            }
            else {
               SRCD280_MinMax2 = SRCD280_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD281_Switch1 = (SInt16) (((UInt16) SRCD280_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_G
            erer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD278_Relational_Operator2 = (SRCD281_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD278_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD278_Relational_Operator1)) {
            SRCD278_Switch2 = SRCD278_Relational_Operator2 && (!(X_SRCD283_UnitDelay));
         }
         else {
            SRCD278_Switch2 = 1 /* 1. */;
         }
         SRCD279_Logical_Operator5 = (!(SRCD275_Logical_Operator12)) || ((!(SRCD278_Switch2)) &&
          X_SRCD279_Unit_Delay);
         UCE_bSlavePtlWkuX4Acv = !(SRCD279_Logical_Operator5);
         SRCD276_Logical_Operator2 = UCE_bSlavePtlWkuX4Acv && (!(X4_UnitDelay));
         SRCD277_Logical_Operator5 = (!(UCE_bSlavePtlWkuX4Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX4Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD290_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD290_MinMax1 = 0 /* 0. */;
         }
         SRCD290_Relational_Operator1 = SRCD290_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Rev
            eil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD290_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD290_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD290_Unit_Delay || (SRCD277_Logical_Operator5 && (!(X_SRCD294_UnitDelay)))) {
            SRCD293_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD292_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD292_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer
               _etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD290_UnitDelay1 > 0) {
               SRCD292_MinMax1 = X_SRCD290_UnitDelay1;
            }
            else {
               SRCD292_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer
               _etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD290_Sum2 < SRCD292_MinMax1) {
               SRCD292_MinMax2 = SRCD290_Sum2;
            }
            else {
               SRCD292_MinMax2 = SRCD292_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD293_Switch1 = (SInt16) (((UInt16) SRCD292_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_G
            erer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD290_Relational_Operator2 = (SRCD293_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD290_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD290_Relational_Operator1)) {
            SRCD290_Switch2 = SRCD290_Relational_Operator2 && (!(X_SRCD295_UnitDelay));
         }
         else {
            SRCD290_Switch2 = 1 /* 1. */;
         }
         SRCD291_Logical_Operator5 = (!(SRCD277_Logical_Operator5)) || ((!(SRCD290_Switch2)) &&
          X_SRCD291_Unit_Delay);
         SRCD276_Logical_Operator1 = (!(SRCD291_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Reveil_p
            artiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD276_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer
               _etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Re
               veil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD276_Logical_Operator2 && (!(X_SRCD289_UnitDelay)) &&
             (!(SRCD276_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD284_Switch2 = ((SInt32) (SRCD285_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04
                  _Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
                  tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD288_Unit_Delay1) {
                  SRCD284_Switch2 = X_SRCD288_Unit_Delay;
               }
               else {
                  SRCD284_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD284_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_Rev
            eil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD284_Sum3 = (SInt32) (((UInt32) SRCD284_Switch2) - 4);
         UCE_bSlavePtlWkuX4St = SRCD284_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD284_Sum3 > 0) {
            SRCD286_MinMax1 = SRCD284_Sum3;
         }
         else {
            SRCD286_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD285_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_etat_
            Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD286_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD288_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_04_Gerer_etat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD288_Unit_Delay = SRCD286_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD278_Unit_Delay = SRCD278_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD282_UnitDelay = SRCD275_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD278_UnitDelay1 = SRCD281_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD283_UnitDelay = SRCD278_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD279_Unit_Delay = SRCD279_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X4_UnitDelay = UCE_bSlavePtlWkuX4St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD290_Unit_Delay = SRCD290_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD294_UnitDelay = SRCD277_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD290_UnitDelay1 = SRCD293_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD295_UnitDelay = SRCD290_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD291_Unit_Delay = SRCD291_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD289_UnitDelay = SRCD276_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_04_Gerer_e
            tat_Reveil_partiel_esclave_X4/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD288_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_partiel
         _esclave_X3/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_partiel
         _esclave_X3/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX3_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD262_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD262_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD263_MinMax1;
         SInt32 SRCD264_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD256_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD256_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD259_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD268_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD268_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD271_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD253_Logical_Operator12;
         Boolean SRCD254_Logical_Operator1;
         Boolean SRCD254_Logical_Operator2;
         Boolean SRCD255_Logical_Operator5;
         Boolean SRCD256_Relational_Operator1;
         Boolean SRCD256_Relational_Operator2;
         Boolean SRCD256_Switch2;
         Boolean SRCD257_Logical_Operator5;
         Boolean SRCD268_Relational_Operator1;
         Boolean SRCD268_Relational_Operator2;
         Boolean SRCD268_Switch2;
         Boolean SRCD269_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler5 */
         UCE_bSlavePtlWkuX3Req = SRCD198_8Bit_Decoder_bit2;
         Aux_U16 = UCE_tiPtlWkuX3Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD263_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD263_MinMax1 = 0 /* 0. */;
         }
         SRCD253_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX3AcvMod_C) &&
          UCE_bSlavePtlWkuX3Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX3Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD256_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD256_MinMax1 = 0 /* 0. */;
         }
         SRCD256_Relational_Operator1 = SRCD256_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Rev
            eil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD256_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD256_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD256_Unit_Delay || (SRCD253_Logical_Operator12 && (!(X_SRCD260_UnitDelay)))) {
            SRCD259_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD258_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD258_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer
               _etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD256_UnitDelay1 > 0) {
               SRCD258_MinMax1 = X_SRCD256_UnitDelay1;
            }
            else {
               SRCD258_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer
               _etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD256_Sum2 < SRCD258_MinMax1) {
               SRCD258_MinMax2 = SRCD256_Sum2;
            }
            else {
               SRCD258_MinMax2 = SRCD258_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD259_Switch1 = (SInt16) (((UInt16) SRCD258_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_G
            erer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD256_Relational_Operator2 = (SRCD259_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD256_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD256_Relational_Operator1)) {
            SRCD256_Switch2 = SRCD256_Relational_Operator2 && (!(X_SRCD261_UnitDelay));
         }
         else {
            SRCD256_Switch2 = 1 /* 1. */;
         }
         SRCD257_Logical_Operator5 = (!(SRCD253_Logical_Operator12)) || ((!(SRCD256_Switch2)) &&
          X_SRCD257_Unit_Delay);
         UCE_bSlavePtlWkuX3Acv = !(SRCD257_Logical_Operator5);
         SRCD254_Logical_Operator2 = UCE_bSlavePtlWkuX3Acv && (!(X3_UnitDelay));
         SRCD255_Logical_Operator5 = (!(UCE_bSlavePtlWkuX3Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX3Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD268_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD268_MinMax1 = 0 /* 0. */;
         }
         SRCD268_Relational_Operator1 = SRCD268_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Rev
            eil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD268_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD268_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD268_Unit_Delay || (SRCD255_Logical_Operator5 && (!(X_SRCD272_UnitDelay)))) {
            SRCD271_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD270_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD270_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer
               _etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD268_UnitDelay1 > 0) {
               SRCD270_MinMax1 = X_SRCD268_UnitDelay1;
            }
            else {
               SRCD270_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer
               _etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD268_Sum2 < SRCD270_MinMax1) {
               SRCD270_MinMax2 = SRCD268_Sum2;
            }
            else {
               SRCD270_MinMax2 = SRCD270_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD271_Switch1 = (SInt16) (((UInt16) SRCD270_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_G
            erer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD268_Relational_Operator2 = (SRCD271_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD268_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD268_Relational_Operator1)) {
            SRCD268_Switch2 = SRCD268_Relational_Operator2 && (!(X_SRCD273_UnitDelay));
         }
         else {
            SRCD268_Switch2 = 1 /* 1. */;
         }
         SRCD269_Logical_Operator5 = (!(SRCD255_Logical_Operator5)) || ((!(SRCD268_Switch2)) &&
          X_SRCD269_Unit_Delay);
         SRCD254_Logical_Operator1 = (!(SRCD269_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Reveil_p
            artiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD254_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer
               _etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Re
               veil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD254_Logical_Operator2 && (!(X_SRCD267_UnitDelay)) &&
             (!(SRCD254_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD262_Switch2 = ((SInt32) (SRCD263_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03
                  _Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
                  tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD266_Unit_Delay1) {
                  SRCD262_Switch2 = X_SRCD266_Unit_Delay;
               }
               else {
                  SRCD262_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD262_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_Rev
            eil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD262_Sum3 = (SInt32) (((UInt32) SRCD262_Switch2) - 4);
         UCE_bSlavePtlWkuX3St = SRCD262_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD262_Sum3 > 0) {
            SRCD264_MinMax1 = SRCD262_Sum3;
         }
         else {
            SRCD264_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD263_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_etat_
            Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD264_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD266_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_03_Gerer_etat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD266_Unit_Delay = SRCD264_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD256_Unit_Delay = SRCD256_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD260_UnitDelay = SRCD253_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD256_UnitDelay1 = SRCD259_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD261_UnitDelay = SRCD256_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD257_Unit_Delay = SRCD257_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X3_UnitDelay = UCE_bSlavePtlWkuX3St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD268_Unit_Delay = SRCD268_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD272_UnitDelay = SRCD255_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD268_UnitDelay1 = SRCD271_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD273_UnitDelay = SRCD268_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD269_Unit_Delay = SRCD269_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD267_UnitDelay = SRCD254_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_03_Gerer_e
            tat_Reveil_partiel_esclave_X3/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD266_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_partiel
         _esclave_X2/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_partiel
         _esclave_X2/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX2_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD240_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD240_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD241_MinMax1;
         SInt32 SRCD242_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD234_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD234_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD237_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD246_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD246_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD249_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD231_Logical_Operator12;
         Boolean SRCD232_Logical_Operator1;
         Boolean SRCD232_Logical_Operator2;
         Boolean SRCD233_Logical_Operator5;
         Boolean SRCD234_Relational_Operator1;
         Boolean SRCD234_Relational_Operator2;
         Boolean SRCD234_Switch2;
         Boolean SRCD235_Logical_Operator5;
         Boolean SRCD246_Relational_Operator1;
         Boolean SRCD246_Relational_Operator2;
         Boolean SRCD246_Switch2;
         Boolean SRCD247_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler6 */
         UCE_bSlavePtlWkuX2Req = SRCD198_8Bit_Decoder_bit1;
         Aux_U16 = UCE_tiPtlWkuX2Lock_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U16) {
            SRCD241_MinMax1 = (SInt32) Aux_U16;
         }
         else {
            SRCD241_MinMax1 = 0 /* 0. */;
         }
         SRCD231_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX2AcvMod_C) &&
          UCE_bSlavePtlWkuX2Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX2Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD234_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD234_MinMax1 = 0 /* 0. */;
         }
         SRCD234_Relational_Operator1 = SRCD234_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Rev
            eil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD234_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD234_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD234_Unit_Delay || (SRCD231_Logical_Operator12 && (!(X_SRCD238_UnitDelay)))) {
            SRCD237_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD236_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD236_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer
               _etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD234_UnitDelay1 > 0) {
               SRCD236_MinMax1 = X_SRCD234_UnitDelay1;
            }
            else {
               SRCD236_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer
               _etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD234_Sum2 < SRCD236_MinMax1) {
               SRCD236_MinMax2 = SRCD234_Sum2;
            }
            else {
               SRCD236_MinMax2 = SRCD236_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD237_Switch1 = (SInt16) (((UInt16) SRCD236_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_G
            erer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD234_Relational_Operator2 = (SRCD237_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD234_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD234_Relational_Operator1)) {
            SRCD234_Switch2 = SRCD234_Relational_Operator2 && (!(X_SRCD239_UnitDelay));
         }
         else {
            SRCD234_Switch2 = 1 /* 1. */;
         }
         SRCD235_Logical_Operator5 = (!(SRCD231_Logical_Operator12)) || ((!(SRCD234_Switch2)) &&
          X_SRCD235_Unit_Delay);
         UCE_bSlavePtlWkuX2Acv = !(SRCD235_Logical_Operator5);
         SRCD232_Logical_Operator2 = UCE_bSlavePtlWkuX2Acv && (!(X2_UnitDelay));
         SRCD233_Logical_Operator5 = (!(UCE_bSlavePtlWkuX2Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX2Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD246_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD246_MinMax1 = 0 /* 0. */;
         }
         SRCD246_Relational_Operator1 = SRCD246_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Rev
            eil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD246_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD246_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD246_Unit_Delay || (SRCD233_Logical_Operator5 && (!(X_SRCD250_UnitDelay)))) {
            SRCD249_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD248_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD248_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer
               _etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD246_UnitDelay1 > 0) {
               SRCD248_MinMax1 = X_SRCD246_UnitDelay1;
            }
            else {
               SRCD248_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer
               _etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD246_Sum2 < SRCD248_MinMax1) {
               SRCD248_MinMax2 = SRCD246_Sum2;
            }
            else {
               SRCD248_MinMax2 = SRCD248_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD249_Switch1 = (SInt16) (((UInt16) SRCD248_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_G
            erer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3 */
         SRCD246_Relational_Operator2 = SRCD249_Switch1 >= ((SInt16) (SInt32) (SInt8) (((SInt8)
          (SInt32) (UInt8) (SInt8) SRCD246_MinMax1) - 4));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD246_Relational_Operator1)) {
            SRCD246_Switch2 = SRCD246_Relational_Operator2 && (!(X_SRCD251_UnitDelay));
         }
         else {
            SRCD246_Switch2 = 1 /* 1. */;
         }
         SRCD247_Logical_Operator5 = (!(SRCD233_Logical_Operator5)) || ((!(SRCD246_Switch2)) &&
          X_SRCD247_Unit_Delay);
         SRCD232_Logical_Operator1 = (!(SRCD247_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Reveil_p
            artiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD232_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer
               _etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Re
               veil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD232_Logical_Operator2 && (!(X_SRCD245_UnitDelay)) &&
             (!(SRCD232_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD240_Switch2 = ((SInt32) (SRCD241_MinMax1 * 100)) + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02
                  _Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
                  tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD244_Unit_Delay1) {
                  SRCD240_Switch2 = X_SRCD244_Unit_Delay;
               }
               else {
                  SRCD240_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD240_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_Rev
            eil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD240_Sum3 = (SInt32) (((UInt32) SRCD240_Switch2) - 4);
         UCE_bSlavePtlWkuX2St = SRCD240_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD240_Sum3 > 0) {
            SRCD242_MinMax1 = SRCD240_Sum3;
         }
         else {
            SRCD242_MinMax1 = 0 /* 0. */;
         }
         Aux_I32 = (SInt32) (((UInt32) SRCD241_MinMax1) * 100);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_etat_
            Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (Aux_I32 < SRCD242_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD244_Unit_Delay = Aux_I32;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_02_Gerer_etat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD244_Unit_Delay = SRCD242_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD234_Unit_Delay = SRCD234_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD238_UnitDelay = SRCD231_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD234_UnitDelay1 = SRCD237_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD239_UnitDelay = SRCD234_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD235_Unit_Delay = SRCD235_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X2_UnitDelay = UCE_bSlavePtlWkuX2St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD246_Unit_Delay = SRCD246_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD250_UnitDelay = SRCD233_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD246_UnitDelay1 = SRCD249_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD251_UnitDelay = SRCD246_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD247_Unit_Delay = SRCD247_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD245_UnitDelay = SRCD232_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_02_Gerer_e
            tat_Reveil_partiel_esclave_X2/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD244_Unit_Delay1 = 1 /* 1. */;
      }

      /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_partiel
         _esclave_X1/Enable: Enable condition
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esclav
         es/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_partiel
         _esclave_X1/Enable: Omitted comparison with constant. */
      if (!(UCE_bInhPtlWkuX1_C)) {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD218_Sum3 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD218_Switch2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD219_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD220_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD212_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD212_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD215_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
         SInt16 SRCD224_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD224_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD227_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;

         /* SLLocal: Default storage class for local variables | Width: 8 */
         Boolean SRCD209_Logical_Operator12;
         Boolean SRCD210_Logical_Operator1;
         Boolean SRCD210_Logical_Operator2;
         Boolean SRCD211_Logical_Operator5;
         Boolean SRCD212_Relational_Operator1;
         Boolean SRCD212_Relational_Operator2;
         Boolean SRCD212_Switch2;
         Boolean SRCD213_Logical_Operator5;
         Boolean SRCD224_Relational_Operator1;
         Boolean SRCD224_Relational_Operator2;
         Boolean SRCD224_Switch2;
         Boolean SRCD225_Logical_Operator5;

         /* RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/Rescaler7 */
         UCE_bSlavePtlWkuX1Req = SRCD198_8Bit_Decoder_bit0;
         Aux_U32 = ((UInt32) UCE_tiPtlWkuX1Lock_C) * 100;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat/MinMax1 */
         if (Aux_U32) {
            SRCD219_MinMax1 = (SInt32) Aux_U32;
         }
         else {
            SRCD219_MinMax1 = 0 /* 0. */;
         }
         SRCD209_Logical_Operator12 = (RCD_Ext_bRCDLine_in || UCE_bSlavePtlWkuX1AcvMod_C) &&
          UCE_bSlavePtlWkuX1Req && ((X_SRCD2_Unit_Delay1 == 1 /* 1. */) || (X_SRCD2_Unit_Delay1 == 3
           /* 3. */)) && (!(UCE_bNomMainWkuAcv));
         Aux_U8 = UCE_tiPtlWkuX1Acv_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD212_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD212_MinMax1 = 0 /* 0. */;
         }
         SRCD212_Relational_Operator1 = SRCD212_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Rev
            eil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_escla
            ve_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD212_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD212_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD212_Unit_Delay || (SRCD209_Logical_Operator12 && (!(X_SRCD216_UnitDelay)))) {
            SRCD215_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD214_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD214_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer
               _etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD212_UnitDelay1 > 0) {
               SRCD214_MinMax1 = X_SRCD212_UnitDelay1;
            }
            else {
               SRCD214_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer
               _etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_p
               artiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD212_Sum2 < SRCD214_MinMax1) {
               SRCD214_MinMax2 = SRCD212_Sum2;
            }
            else {
               SRCD214_MinMax2 = SRCD214_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Active
               r_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD215_Switch1 = (SInt16) (((UInt16) SRCD214_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_G
            erer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_
            partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Rev
            eil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD212_Relational_Operator2 = (SRCD215_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD212_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partiel_esclave_Xi
            /TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD212_Relational_Operator1)) {
            SRCD212_Switch2 = SRCD212_Relational_Operator2 && (!(X_SRCD217_UnitDelay));
         }
         else {
            SRCD212_Switch2 = 1 /* 1. */;
         }
         SRCD213_Logical_Operator5 = (!(SRCD209_Logical_Operator12)) || ((!(SRCD212_Switch2)) &&
          X_SRCD213_Unit_Delay);
         UCE_bSlavePtlWkuX1Acv = !(SRCD213_Logical_Operator5);
         SRCD210_Logical_Operator2 = UCE_bSlavePtlWkuX1Acv && (!(X1_UnitDelay));
         SRCD211_Logical_Operator5 = (!(UCE_bSlavePtlWkuX1Req)) && (X_SRCD2_Unit_Delay1 == 1 /* 1.
         */);
         Aux_U8 = UCE_tiPtlWkuX1Deac_C;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/MinMax1 */
         if (Aux_U8) {
            SRCD224_MinMax1 = (SInt16) Aux_U8;
         }
         else {
            SRCD224_MinMax1 = 0 /* 0. */;
         }
         SRCD224_Relational_Operator1 = SRCD224_MinMax1 == 0 /* 0. */;

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Rev
            eil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_es
            clave_Xi/TurnOnDelay/Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
         SRCD224_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD224_MinMax1) + ((SInt8) 40 /* 0.4 */));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Turnondelay_Part/Switch1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
         if (X_SRCD224_Unit_Delay || (SRCD211_Logical_Operator5 && (!(X_SRCD228_UnitDelay)))) {
            SRCD227_Switch1 = 0 /* 0. */;
         }
         else {
            /* SLLocal: Default storage class for local variables | Width: 16 */
            SInt16 SRCD226_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
            SInt16 SRCD226_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer
               _etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax1 */
            if (X_SRCD224_UnitDelay1 > 0) {
               SRCD226_MinMax1 = X_SRCD224_UnitDelay1;
            }
            else {
               SRCD226_MinMax1 = 0 /* 0. */;
            }

            /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer
               _etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Revei
               l_partiel_esclave_Xi/TurnOnDelay/DetectSat/MinMax2 */
            if (SRCD224_Sum2 < SRCD226_MinMax1) {
               SRCD226_MinMax2 = SRCD224_Sum2;
            }
            else {
               SRCD226_MinMax2 = SRCD226_MinMax1;
            }

            /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer
               _Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_0
               1_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desact
               iver_Reveil_partiel_esclave_Xi/TurnOnDelay/Sum1 */
            SRCD227_Switch1 = (SInt16) (((UInt16) SRCD226_MinMax2) + 4);
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Re
            veils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_G
            erer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reve
            il_partiel_esclave_Xi/TurnOnDelay/Sum3
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gere
            r_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_
            01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_
            Reveil_partiel_esclave_Xi/TurnOnDelay/Divide1
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
         SRCD224_Relational_Operator2 = (SRCD227_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
          (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD224_MinMax1) * 10)) + 4 /*
          0.004 */)) - 40));

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel
            _esclave_Xi/TurnOnDelay/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_partiel_esclave
            _Xi/TurnOnDelay/Switch2: Omitted comparison with constant. */
         if (!(SRCD224_Relational_Operator1)) {
            SRCD224_Switch2 = SRCD224_Relational_Operator2 && (!(X_SRCD229_UnitDelay));
         }
         else {
            SRCD224_Switch2 = 1 /* 1. */;
         }
         SRCD225_Logical_Operator5 = (!(SRCD211_Logical_Operator5)) || ((!(SRCD224_Switch2)) &&
          X_SRCD225_Unit_Delay);
         SRCD210_Logical_Operator1 = (!(SRCD225_Logical_Operator5)) || UCE_bNomMainWkuAcv;

         /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/Switch2
            
            RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_esc
            laves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Reveil_p
            artiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel_escl
            ave_Xi/TmrRst/Switch2: Omitted comparison with constant. */
         if (!(SRCD210_Logical_Operator1)) {
            /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_p
               artiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer
               _etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Re
               veil_partiel_esclave_Xi/TmrRst/TmrRst_Part/Switch
               
               RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiels_
               esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Re
               veil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_par
               tiel_esclave_Xi/TmrRst/TmrRst_Part/Switch: Omitted comparison with constant. */
            if (SRCD210_Logical_Operator2 && (!(X_SRCD223_UnitDelay)) &&
             (!(SRCD210_Logical_Operator1))) {
               /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Ge
                  rer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_0
                  2_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_
                  Xi/Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/Sum1 */
               SRCD218_Switch2 = SRCD219_MinMax1 + 4;
            }
            else {
               /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveil
                  s_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01
                  _Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calcule
                  r_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch
                  
                  RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partie
                  ls_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
                  tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_R
                  eveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Switch: Omitted comparison with con
                  stant. */
               if (X_SRCD222_Unit_Delay1) {
                  SRCD218_Switch2 = X_SRCD222_Unit_Delay;
               }
               else {
                  SRCD218_Switch2 = 0 /* 0. */;
               }
            }
         }
         else {
            SRCD218_Switch2 = 0 /* 0. */;
         }

         /* Sum: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_partiel
            s_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_Rev
            eil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_partiel
            _esclave_Xi/TmrRst/Sum3 */
         SRCD218_Sum3 = (SInt32) (((UInt32) SRCD218_Switch2) - 4);
         UCE_bSlavePtlWkuX1St = SRCD218_Sum3 > 0 /* 0. */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax1 */
         if (SRCD218_Sum3 > 0) {
            SRCD220_MinMax1 = SRCD218_Sum3;
         }
         else {
            SRCD220_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_part
            iels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_etat_
            Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_part
            iel_esclave_Xi/TmrRst/DetectSat1/MinMax2 */
         if (SRCD219_MinMax1 < SRCD220_MinMax1) {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD222_Unit_Delay = SRCD219_MinMax1;
         }
         else {
            /* # combined # Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_0
               2_Gerer_Reveils_partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_
               02_02_01_01_Gerer_etat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi
               /Calculer_etat_Reveil_partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay */
            X_SRCD222_Unit_Delay = SRCD220_MinMax1;
         }

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD212_Unit_Delay = SRCD212_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD216_UnitDelay = SRCD209_Logical_Operator12;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD212_UnitDelay1 = SRCD215_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD217_UnitDelay = SRCD212_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Activer_Reveil_partie
            l_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD213_Unit_Delay = SRCD213_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/UnitDelay */
         X1_UnitDelay = UCE_bSlavePtlWkuX1St;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/Unit Delay */
         X_SRCD224_Unit_Delay = SRCD224_Relational_Operator1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD228_UnitDelay = SRCD211_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/UnitDelay1 */
         X_SRCD224_UnitDelay1 = SRCD227_Switch1;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD229_UnitDelay = SRCD224_Relational_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Desactiver_Reveil_par
            tiel_esclave_Xi/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD225_Unit_Delay = SRCD225_Logical_Operator5;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/rising_edge/UnitDelay */
         X_SRCD223_UnitDelay = SRCD210_Logical_Operator2;

         /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_
            partiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/F01_02_02_01_01_Gerer_e
            tat_Reveil_partiel_esclave_X1/Gerer_etat_Reveil_partiel_esclave_Xi/Calculer_etat_Reveil_
            partiel_esclave_Xi/TmrRst/UnitDly_ExtIni/Unit Delay1 */
         X_SRCD222_Unit_Delay1 = 1 /* 1. */;
      }
      
      /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_pa
         rtiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/8Bits_Encoder2/8Bit Encoder 
         << output code >> */
      {
            SRCD197_8Bit_Encoder_out = ((((UInt8) UCE_bSlavePtlWkuX8St) << 7) |
                     (((UInt8) UCE_bSlavePtlWkuX7St) << 6) |
                     (((UInt8) UCE_bSlavePtlWkuX6St) << 5) |
                     (((UInt8) UCE_bSlavePtlWkuX5St) << 4) |
                     (((UInt8) UCE_bSlavePtlWkuX4St) << 3) |
                     (((UInt8) UCE_bSlavePtlWkuX3St) << 2) |
                     (((UInt8) UCE_bSlavePtlWkuX2St) << 1) |
                      ((UInt8) UCE_bSlavePtlWkuX1St));
      }

      SRCD15_Relational_Operator2 = X_SRCD2_Unit_Delay1 == 4 /* 4. */;
      SRCD15_Logical_Operator4 = (RCD_Ext_stMainWkuReq_in == 0 /* 0. */) &&
       SRCD15_Relational_Operator2;
      Aux_U16 = UCE_tiMainDisrdDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay1/MinMax1 */
      if (Aux_U16) {
         SRCD34_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD34_MinMax1 = 0 /* 0. */;
      }
      SRCD34_Relational_Operator1 = SRCD34_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_
         degrade/TurnOnDelay1/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay1/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay1/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD34_Sum2 = (SInt16) (SRCD34_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay1/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay1/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD34_Unit_Delay || (SRCD15_Logical_Operator4 && (!(X_SRCD44_UnitDelay)))) {
         SRCD43_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD42_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD42_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay1/DetectSat/MinMax1 */
         if (X_SRCD34_UnitDelay1 > 0) {
            SRCD42_MinMax1 = X_SRCD34_UnitDelay1;
         }
         else {
            SRCD42_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay1/DetectSat/MinMax2 */
         if (SRCD34_Sum2 < SRCD42_MinMax1) {
            SRCD42_MinMax2 = SRCD34_Sum2;
         }
         else {
            SRCD42_MinMax2 = SRCD42_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
            eveil_principal_degrade/TurnOnDelay1/Sum1 */
         SRCD43_Switch1 = (SInt16) (((UInt16) SRCD42_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reve
         il_principal_degrade/TurnOnDelay1/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay1/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay1/Divide1: folded operation division to constant value 0.004 */
      SRCD34_Relational_Operator2 = (((SInt32) SRCD43_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD34_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay1/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay1/Switch2: Omitted comparison with constant. */
      if (!(SRCD34_Relational_Operator1)) {
         SRCD34_Switch2 = SRCD34_Relational_Operator2 && (!(X_SRCD45_UnitDelay));
      }
      else {
         SRCD34_Switch2 = 1 /* 1. */;
      }
      SRCD41_Logical_Operator5 = (!(SRCD15_Logical_Operator4)) || ((!(SRCD34_Switch2)) &&
       X_SRCD41_Unit_Delay);
      SRCD15_Logical_Operator12 = (RCD_Ext_stMainWkuReq_in == 2 /* 2. */) &&
       (!(RCD_Ext_bRCDLine_in)) && SRCD15_Relational_Operator2;
      Aux_U16 = UCE_tiMainIncstDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay2/MinMax1 */
      if (Aux_U16) {
         SRCD35_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD35_MinMax1 = 0 /* 0. */;
      }
      SRCD35_Relational_Operator1 = SRCD35_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_
         degrade/TurnOnDelay2/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay2/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay2/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD35_Sum2 = (SInt16) (SRCD35_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay2/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay2/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD35_Unit_Delay || (SRCD15_Logical_Operator12 && (!(X_SRCD49_UnitDelay)))) {
         SRCD48_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD47_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD47_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay2/DetectSat/MinMax1 */
         if (X_SRCD35_UnitDelay1 > 0) {
            SRCD47_MinMax1 = X_SRCD35_UnitDelay1;
         }
         else {
            SRCD47_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay2/DetectSat/MinMax2 */
         if (SRCD35_Sum2 < SRCD47_MinMax1) {
            SRCD47_MinMax2 = SRCD35_Sum2;
         }
         else {
            SRCD47_MinMax2 = SRCD47_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
            eveil_principal_degrade/TurnOnDelay2/Sum1 */
         SRCD48_Switch1 = (SInt16) (((UInt16) SRCD47_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reve
         il_principal_degrade/TurnOnDelay2/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay2/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay2/Divide1: folded operation division to constant value 0.004 */
      SRCD35_Relational_Operator2 = (((SInt32) SRCD48_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD35_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay2/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay2/Switch2: Omitted comparison with constant. */
      if (!(SRCD35_Relational_Operator1)) {
         SRCD35_Switch2 = SRCD35_Relational_Operator2 && (!(X_SRCD50_UnitDelay));
      }
      else {
         SRCD35_Switch2 = 1 /* 1. */;
      }
      SRCD46_Logical_Operator5 = (!(SRCD15_Logical_Operator12)) || ((!(SRCD35_Switch2)) &&
       X_SRCD46_Unit_Delay);
      SRCD15_Logical_Operator2 = SRCD15_Relational_Operator2 && (RCD_Ext_stMainWkuReq_in == 1 /* 1.
      */) && (RCD_Ext_spdVeh_in >= UCE_spdThdNomDeac_C);
      Aux_U16 = UCE_tiMainIncstDet_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD33_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD33_MinMax1 = 0 /* 0. */;
      }
      SRCD33_Relational_Operator1 = SRCD33_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_
         degrade/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD33_Sum2 = (SInt16) (SRCD33_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD33_Unit_Delay || (SRCD15_Logical_Operator2 && (!(X_SRCD39_UnitDelay)))) {
         SRCD38_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD36_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD36_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD33_UnitDelay1 > 0) {
            SRCD36_MinMax1 = X_SRCD33_UnitDelay1;
         }
         else {
            SRCD36_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_prin
            cipal_degrade/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD33_Sum2 < SRCD36_MinMax1) {
            SRCD36_MinMax2 = SRCD33_Sum2;
         }
         else {
            SRCD36_MinMax2 = SRCD36_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_R
            eveil_principal_degrade/TurnOnDelay/Sum1 */
         SRCD38_Switch1 = (SInt16) (((UInt16) SRCD36_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reve
         il_principal_degrade/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_
         Reveil_principal_degrade/TurnOnDelay/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD33_Relational_Operator2 = (((SInt32) SRCD38_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD33_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_princip
         al_degrade/TurnOnDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_principal_degra
         de/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD33_Relational_Operator1)) {
         SRCD33_Switch2 = SRCD33_Relational_Operator2 && (!(X_SRCD40_UnitDelay));
      }
      else {
         SRCD33_Switch2 = 1 /* 1. */;
      }
      SRCD37_Logical_Operator5 = (!(SRCD15_Logical_Operator2)) || ((!(SRCD33_Switch2)) &&
       X_SRCD37_Unit_Delay);
      SRCD16_Logical_Operator12 = (RCD_Ext_stMainWkuReq_in == 2 /* 2. */) && (X_SRCD2_Unit_Delay1 ==
        5 /* 5. */) && RCD_Ext_bRCDLine_in;
      Aux_U16 = UCE_tiMainWkuReh_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_pr
         incipal_nominal/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD51_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD51_MinMax1 = 0 /* 0. */;
      }
      SRCD51_Relational_Operator1 = SRCD51_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_princ
         ipal_nominal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabil
         iter_Reveil_principal_nominal/TurnOnDelay/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_principal_
         nominal/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD51_Sum2 = (SInt16) (SRCD51_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_pr
         incipal_nominal/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_principal_
         nominal/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD51_Unit_Delay || (SRCD16_Logical_Operator12 && (!(X_SRCD55_UnitDelay)))) {
         SRCD54_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD53_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD53_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil
            _principal_nominal/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD51_UnitDelay1 > 0) {
            SRCD53_MinMax1 = X_SRCD51_UnitDelay1;
         }
         else {
            SRCD53_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil
            _principal_nominal/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD51_Sum2 < SRCD53_MinMax1) {
            SRCD53_MinMax2 = SRCD51_Sum2;
         }
         else {
            SRCD53_MinMax2 = SRCD53_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabili
            ter_Reveil_principal_nominal/TurnOnDelay/Sum1 */
         SRCD54_Switch1 = (SInt16) (((UInt16) SRCD53_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter
         _Reveil_principal_nominal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabil
         iter_Reveil_principal_nominal/TurnOnDelay/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_principal_
         nominal/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD51_Relational_Operator2 = (((SInt32) SRCD54_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD51_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_pr
         incipal_nominal/TurnOnDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Reveil_principal_
         nominal/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD51_Relational_Operator1)) {
         SRCD51_Switch2 = SRCD51_Relational_Operator2 && (!(X_SRCD56_UnitDelay));
      }
      else {
         SRCD51_Switch2 = 1 /* 1. */;
      }
      SRCD52_Logical_Operator5 = (!(SRCD16_Logical_Operator12)) || ((!(SRCD51_Switch2)) &&
       X_SRCD52_Unit_Delay);
      SRCD17_Logical_Operator2 = (RCD_Ext_stMainWkuReq_in == 1 /* 1. */) && (RCD_Ext_spdVeh_in <
       UCE_spdThdNomDeac_C) && (X_SRCD2_Unit_Delay1 == 4 /* 4. */);
      Aux_U8 = UCE_tiNomMainWkuDeac_C;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_pri
         ncipal_nominal/TurnOnDelay/MinMax1 */
      if (Aux_U8) {
         SRCD57_MinMax1 = (SInt16) Aux_U8;
      }
      else {
         SRCD57_MinMax1 = 0 /* 0. */;
      }
      SRCD57_Relational_Operator1 = SRCD57_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_princi
         pal_nominal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desacti
         ver_Reveil_principal_nominal/TurnOnDelay/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_principal_n
         ominal/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD57_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD57_MinMax1) + ((SInt8) 40 /* 0.4 */));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_pri
         ncipal_nominal/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_principal_n
         ominal/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD57_Unit_Delay || (SRCD17_Logical_Operator2 && (!(X_SRCD61_UnitDelay)))) {
         SRCD60_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD59_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD59_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_
            principal_nominal/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD57_UnitDelay1 > 0) {
            SRCD59_MinMax1 = X_SRCD57_UnitDelay1;
         }
         else {
            SRCD59_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_
            principal_nominal/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD57_Sum2 < SRCD59_MinMax1) {
            SRCD59_MinMax2 = SRCD57_Sum2;
         }
         else {
            SRCD59_MinMax2 = SRCD59_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiv
            er_Reveil_principal_nominal/TurnOnDelay/Sum1 */
         SRCD60_Switch1 = (SInt16) (((UInt16) SRCD59_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_
         Reveil_principal_nominal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desacti
         ver_Reveil_principal_nominal/TurnOnDelay/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_principal_n
         ominal/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD57_Relational_Operator2 = (SRCD60_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16) (((SInt16)
       (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD57_MinMax1) * 10)) + 4 /* 0.004 */)) -
       40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_pri
         ncipal_nominal/TurnOnDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil_principal_n
         ominal/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD57_Relational_Operator1)) {
         SRCD57_Switch2 = SRCD57_Relational_Operator2 && (!(X_SRCD62_UnitDelay));
      }
      else {
         SRCD57_Switch2 = 1 /* 1. */;
      }
      SRCD58_Logical_Operator5 = (!(SRCD17_Logical_Operator2)) || ((!(SRCD57_Switch2)) &&
       X_SRCD58_Unit_Delay);
      SRCD18_Logical_Operator2 = ((RCD_Ext_stMainWkuReq_in == 0 /* 0. */) ||
       (RCD_Ext_stMainWkuReq_in == 1 /* 1. */)) && (!(RCD_Ext_bRCDLine_in)) && (RCD_Ext_spdVeh_in <
       UCE_spdThdDegDeac_C) && (X_SRCD2_Unit_Delay1 == 5 /* 5. */);
      Aux_U16 = UCE_tiDegMainWkuDeac_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_pri
         ncipal_degrade/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD63_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD63_MinMax1 = 0 /* 0. */;
      }
      SRCD63_Relational_Operator1 = SRCD63_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_princi
         pal_degrade/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desacti
         ver_Reveil_principal_degrade/TurnOnDelay/Divide2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_principal_d
         egrade/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD63_Sum2 = (SInt16) (SRCD63_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_pri
         ncipal_degrade/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_principal_d
         egrade/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD63_Unit_Delay || (SRCD18_Logical_Operator2 && (!(X_SRCD67_UnitDelay)))) {
         SRCD66_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD65_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD65_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_
            principal_degrade/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD63_UnitDelay1 > 0) {
            SRCD65_MinMax1 = X_SRCD63_UnitDelay1;
         }
         else {
            SRCD65_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_
            principal_degrade/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD63_Sum2 < SRCD65_MinMax1) {
            SRCD65_MinMax2 = SRCD63_Sum2;
         }
         else {
            SRCD65_MinMax2 = SRCD65_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiv
            er_Reveil_principal_degrade/TurnOnDelay/Sum1 */
         SRCD66_Switch1 = (SInt16) (((UInt16) SRCD65_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_
         Reveil_principal_degrade/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desacti
         ver_Reveil_principal_degrade/TurnOnDelay/Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_principal_d
         egrade/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD63_Relational_Operator2 = (((SInt32) SRCD66_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD63_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_pri
         ncipal_degrade/TurnOnDelay/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil_principal_d
         egrade/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD63_Relational_Operator1)) {
         SRCD63_Switch2 = SRCD63_Relational_Operator2 && (!(X_SRCD68_UnitDelay));
      }
      else {
         SRCD63_Switch2 = 1 /* 1. */;
      }
      SRCD64_Logical_Operator5 = (!(SRCD18_Logical_Operator2)) || ((!(SRCD63_Switch2)) &&
       X_SRCD64_Unit_Delay);
      
      /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_pa
         rtiels_esclaves/F01_02_02_01_Gerer_n_Reveils_partiels_esclaves/8Bits_Encoder1/8Bit Encoder 
         << output code >> */
      {
            UCE_bfSlavePtlWkuAcv = ((((UInt8) UCE_bSlavePtlWkuX8Acv) << 7) |
                     (((UInt8) UCE_bSlavePtlWkuX7Acv) << 6) |
                     (((UInt8) UCE_bSlavePtlWkuX6Acv) << 5) |
                     (((UInt8) UCE_bSlavePtlWkuX5Acv) << 4) |
                     (((UInt8) UCE_bSlavePtlWkuX4Acv) << 3) |
                     (((UInt8) UCE_bSlavePtlWkuX3Acv) << 2) |
                     (((UInt8) UCE_bSlavePtlWkuX2Acv) << 1) |
                      ((UInt8) UCE_bSlavePtlWkuX1Acv));
      }

      
      /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_pa
         rtiels_esclaves/F01_02_02_02_Syntethiser_n_demandes_Reveils_partiels_esclaves/8Bits_Extract
         or1/8Bit Decoder << output code >> */
      {
            SRCD384_8Bit_Decoder_bit7  = (UCE_bfSlavePtlWkuAcv & 0x80) >>  7;
            SRCD384_8Bit_Decoder_bit6  = (UCE_bfSlavePtlWkuAcv & 0x40) >>  6;
            SRCD384_8Bit_Decoder_bit5  = (UCE_bfSlavePtlWkuAcv & 0x20) >>  5;
            SRCD384_8Bit_Decoder_bit4  = (UCE_bfSlavePtlWkuAcv & 0x10) >>  4;
            SRCD384_8Bit_Decoder_bit3  = (UCE_bfSlavePtlWkuAcv & 0x08) >>  3;
            SRCD384_8Bit_Decoder_bit2  = (UCE_bfSlavePtlWkuAcv & 0x04) >>  2;
            SRCD384_8Bit_Decoder_bit1  = (UCE_bfSlavePtlWkuAcv & 0x02) >>  1;
            SRCD384_8Bit_Decoder_bit0  = (UCE_bfSlavePtlWkuAcv & 0x01);
      }

      UCE_bSlavePtlWkuAcv = (X_SRCD2_Unit_Delay1 == 3 /* 3. */) && (SRCD384_8Bit_Decoder_bit7 ||
       SRCD384_8Bit_Decoder_bit6 || SRCD384_8Bit_Decoder_bit5 || SRCD384_8Bit_Decoder_bit4 ||
       SRCD384_8Bit_Decoder_bit3 || SRCD384_8Bit_Decoder_bit2 || SRCD384_8Bit_Decoder_bit1 ||
       SRCD384_8Bit_Decoder_bit0);
      UCE_bPtlWkuAcv = UCE_bMstPtlWkuAcv || UCE_bSlavePtlWkuAcv;

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_03_Syntethiser_demandes_
         Reveils_partiels/Switch2
         
         RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_03_Syntethiser_demandes_Reveils_
         partiels/Switch2: Omitted comparison with constant. */
      if (SRCD4_Relational_Operator1) {
         SRCD109_Switch2 = UCE_bMstPtlWkuDeac;
      }
      else {
         SRCD109_Switch2 = 1 /* 1. */;
      }
      
      /* Custom code: RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_02_02_Gerer_Reveils_pa
         rtiels_esclaves/F01_02_02_02_Syntethiser_n_demandes_Reveils_partiels_esclaves/8Bits_Extract
         or2/8Bit Decoder << output code >> */
      {
            SRCD385_8Bit_Decoder_bit7  = (SRCD197_8Bit_Encoder_out & 0x80) >>  7;
            SRCD385_8Bit_Decoder_bit6  = (SRCD197_8Bit_Encoder_out & 0x40) >>  6;
            SRCD385_8Bit_Decoder_bit5  = (SRCD197_8Bit_Encoder_out & 0x20) >>  5;
            SRCD385_8Bit_Decoder_bit4  = (SRCD197_8Bit_Encoder_out & 0x10) >>  4;
            SRCD385_8Bit_Decoder_bit3  = (SRCD197_8Bit_Encoder_out & 0x08) >>  3;
            SRCD385_8Bit_Decoder_bit2  = (SRCD197_8Bit_Encoder_out & 0x04) >>  2;
            SRCD385_8Bit_Decoder_bit1  = (SRCD197_8Bit_Encoder_out & 0x02) >>  1;
            SRCD385_8Bit_Decoder_bit0  = (SRCD197_8Bit_Encoder_out & 0x01);
      }

      SRCD8_Logical_Operator12 = (!(RCD_Ext_bRCDLine_in)) && (!(UCE_bNomMainWkuAcv)) &&
       (!(UCE_bPtlWkuAcv)) && (X_SRCD2_Unit_Delay1 == 3 /* 3. */);
      Aux_U16 = UCE_tiTransitoryDeac_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD386_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD386_MinMax1 = 0 /* 0. */;
      }
      SRCD386_Relational_Operator1 = SRCD386_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Sum2
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Divide2
         RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Divide2: folded operation multip
         lication to constant value 0.4 */
      SRCD386_Sum2 = (SInt16) (SRCD386_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Turnondelay_Part/Switch1
         RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Turnondelay_Part/Switch1: Omitte
         d comparison with constant. */
      if (X_SRCD386_Unit_Delay || (SRCD8_Logical_Operator12 && (!(X_SRCD390_UnitDelay)))) {
         SRCD389_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD388_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD388_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD386_UnitDelay1 > 0) {
            SRCD388_MinMax1 = X_SRCD386_UnitDelay1;
         }
         else {
            SRCD388_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD386_Sum2 < SRCD388_MinMax1) {
            SRCD388_MinMax2 = SRCD386_Sum2;
         }
         else {
            SRCD388_MinMax2 = SRCD388_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Sum1 */
         SRCD389_Switch1 = (SInt16) (((UInt16) SRCD388_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Sum3
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Divide1
         RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Divide1: folded operation divisi
         on to constant value 0.004 */
      SRCD386_Relational_Operator2 = (((SInt32) SRCD389_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD386_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Switch2
         RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Switch2: Omitted comparison with
          constant. */
      if (!(SRCD386_Relational_Operator1)) {
         SRCD386_Switch2 = SRCD386_Relational_Operator2 && (!(X_SRCD391_UnitDelay));
      }
      else {
         SRCD386_Switch2 = 1 /* 1. */;
      }
      SRCD387_Logical_Operator5 = (!(SRCD8_Logical_Operator12)) || ((!(SRCD386_Switch2)) &&
       X_SRCD387_Unit_Delay);
      UCE_bTransitoryDeac = !(SRCD387_Logical_Operator5);
      SRCD9_Relational_Operator7 = X_SRCD2_Unit_Delay1 == 2 /* 2. */;
      Aux_U16 = UCE_tiMaxTiIntPtlWku_C * 10;

      /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD392_MinMax1 = Aux_U16;
      }
      else {
         SRCD392_MinMax1 = 0 /* 0. */;
      }
      SRCD392_Relational_Operator1 = SRCD392_MinMax1 == 0 /* 0. */;

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Turnondelay_P
         art/Switch1
         
         RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Turnondelay_Part/Swit
         ch1: Omitted comparison with constant. */
      if (X_SRCD392_Unit_Delay || (SRCD9_Relational_Operator7 && (!(X_SRCD396_UnitDelay)))) {
         SRCD395_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD394_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD394_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/DetectSat/
            MinMax1 */
         if (X_SRCD392_UnitDelay1 > 0) {
            SRCD394_MinMax1 = X_SRCD392_UnitDelay1;
         }
         else {
            SRCD394_MinMax1 = 0 /* 0. */;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
            Sum2
            
            # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDe
            lay/Divide2
            
            RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Divide2: folded op
            eration multiplication to constant value 0.4 */
         Aux_I32 = (SInt32) (((UInt32) (UInt16) (SRCD392_MinMax1 + ((UInt16) (40 /* 0.4 */ / 
          ((SInt16) 10))))) * 10);

         /* MinMax: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/DetectSat/
            MinMax2 */
         if (Aux_I32 < SRCD394_MinMax1) {
            SRCD394_MinMax2 = Aux_I32;
         }
         else {
            SRCD394_MinMax2 = SRCD394_MinMax1;
         }

         /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/
            Sum1 */
         SRCD395_Switch1 = (SInt32) (((UInt32) SRCD394_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Sum
         3
         
         # combined # Product: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay
         /Divide1
         
         RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Divide1: folded opera
         tion division to constant value 0.004 */
      SRCD392_Relational_Operator2 = (SRCD395_Switch1 * 10) >= ((SInt32) (((UInt32) (((SInt32)
       (((SInt32) SRCD392_MinMax1) * 100)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Switch2
         RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Switch2: Omitted comp
         arison with constant. */
      if (!(SRCD392_Relational_Operator1)) {
         SRCD392_Switch2 = SRCD392_Relational_Operator2 && (!(X_SRCD397_UnitDelay));
      }
      else {
         SRCD392_Switch2 = 1 /* 1. */;
      }
      SRCD393_Logical_Operator5 = (!(SRCD9_Relational_Operator7)) || ((!(SRCD392_Switch2)) &&
       X_SRCD393_Unit_Delay);

      /* Begin execution of chart RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_
         05_01_Machine_etats_RCD */
      switch (SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns) {
         case CRCD8_Preparat__se_en_veille_id: {
            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Preparation_Mise_en_veille */
            if ((!(UCE_bPtlWkuAcv)) && RCD_Ext_bRCDLine_in) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Preparation_Mise_en_veille to RCD/F01_Gerer_PdV_RCD/
                  F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD10_Transitoire_id;
               CRCD7_UCE_stRCDSt = 3 /* 3. */;
            }
            else {
               if (UCE_bPtlWkuAcv) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Preparation_Mise_en_veille to RCD/F01_Gerer_Pd
                     V_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Revei
                     l_partiel */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD11_Reveil_partiel_id;
                  CRCD7_UCE_stRCDSt = 1 /* 1. */;
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Preparation_Mise_en_veille */
            break;
         }
         case CRCD9_Reveil_Partiel_interne_id: {
            UCE_bIntPtlWkuDeac = ((!(RCD_Ext_bRCDLine_in)) && (!(RCD_Ext_bFctHldReq_in)) &&
             (!(UCE_bPtlWkuAcv))) || (!(SRCD393_Logical_Operator5));

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Reveil_Partiel_interne */
            if (UCE_bIntPtlWkuDeac) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Reveil_Partiel_interne to RCD/F01_Gerer_PdV_RCD/F01_
                  05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Preparation_Mise_e
                  n_veille */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD8_Preparat__se_en_veille_id;
               CRCD7_UCE_stRCDSt = 7 /* 7. */;
            }
            else {
               if (UCE_bPtlWkuAcv) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Reveil_Partiel_interne to RCD/F01_Gerer_PdV_RC
                     D/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_pa
                     rtiel */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD11_Reveil_partiel_id;
                  CRCD7_UCE_stRCDSt = 1 /* 1. */;
               }
               else {
                  if ((!(UCE_bPtlWkuAcv)) && RCD_Ext_bRCDLine_in) {
                     /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
                        UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_Partiel_interne to RCD/F01_Gerer_
                        PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.
                        Transitoire */
                     SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned
                      int) CRCD10_Transitoire_id;
                     CRCD7_UCE_stRCDSt = 3 /* 3. */;
                  }
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Reveil_Partiel_interne */
            break;
         }
         case CRCD10_Transitoire_id: {
            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Transitoire */
            if (UCE_bTransitoryDeac && (!(RCD_Ext_bFctHldReq_in))) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Transitoire to RCD/F01_Gerer_PdV_RCD/F01_05_Calculer
                  _ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Preparation_Mise_en_veille */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD8_Preparat__se_en_veille_id;
               CRCD7_UCE_stRCDSt = 7 /* 7. */;
            }
            else {
               if (UCE_bTransitoryDeac && RCD_Ext_bFctHldReq_in) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Transitoire to RCD/F01_Gerer_PdV_RCD/F01_05_Ca
                     lculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_Partiel_inter
                     ne */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD9_Reveil_Partiel_interne_id;
                  CRCD7_UCE_stRCDSt = 2 /* 2. */;
               }
               else {
                  if (UCE_bNomMainWkuAcv) {
                     /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_
                        UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire to RCD/F01_Gerer_PdV_RCD/F01
                        _05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_prin
                        cipal_nominal */
                     SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned
                      int) CRCD12_Reveil___ipal_nominal_id;
                     CRCD7_UCE_stRCDSt = 4 /* 4. */;
                  }
                  else {
                     if (UCE_bPtlWkuAcv) {
                        /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICAT
                           IF_UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire to RCD/F01_Gerer_PdV_R
                           CD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Re
                           veil_partiel */
                        SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned
                         int) CRCD11_Reveil_partiel_id;
                        CRCD7_UCE_stRCDSt = 1 /* 1. */;
                     }
                  }
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Transitoire */
            break;
         }
         case CRCD11_Reveil_partiel_id: {
            UCE_bSlavePtlWkuDeac = (X_SRCD2_Unit_Delay1 == 1 /* 1. */) &&
             (!(SRCD385_8Bit_Decoder_bit7 || SRCD385_8Bit_Decoder_bit6 || SRCD385_8Bit_Decoder_bit5
             || SRCD385_8Bit_Decoder_bit4 || SRCD385_8Bit_Decoder_bit3 || SRCD385_8Bit_Decoder_bit2
             || SRCD385_8Bit_Decoder_bit1 || SRCD385_8Bit_Decoder_bit0));
            UCE_bPtlWkuDeac = SRCD109_Switch2 && UCE_bSlavePtlWkuDeac && (!(UCE_bNomMainWkuAcv));

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Reveil_partiel */
            if (UCE_bPtlWkuDeac) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Reveil_partiel to RCD/F01_Gerer_PdV_RCD/F01_05_Calcu
                  ler_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD10_Transitoire_id;
               CRCD7_UCE_stRCDSt = 3 /* 3. */;
            }
            else {
               if (UCE_bNomMainWkuAcv) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Reveil_partiel to RCD/F01_Gerer_PdV_RCD/F01_05
                     _Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_principal_
                     nominal */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD12_Reveil___ipal_nominal_id;
                  CRCD7_UCE_stRCDSt = 4 /* 4. */;
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Reveil_partiel */
            break;
         }
         case CRCD12_Reveil___ipal_nominal_id: {
            UCE_bNomMainWkuDeac = !(SRCD58_Logical_Operator5);

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Reveil_principal_nominal */
            if (UCE_bNomMainWkuDeac) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Reveil_principal_nominal to RCD/F01_Gerer_PdV_RCD/F0
                  1_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Transitoire */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD10_Transitoire_id;
               CRCD7_UCE_stRCDSt = 3 /* 3. */;
            }
            else {
               UCE_bDegMainWkuAcv = (!(SRCD41_Logical_Operator5)) || (!(SRCD46_Logical_Operator5))
                || (!(SRCD37_Logical_Operator5));
               if (UCE_bDegMainWkuAcv) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Reveil_principal_nominal to RCD/F01_Gerer_PdV_
                     RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_
                     principal_degrade */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD13_Reveil___ipal_degrade_id;
                  CRCD7_UCE_stRCDSt = 5 /* 5. */;
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Reveil_principal_nominal */
            break;
         }
         case CRCD13_Reveil___ipal_degrade_id: {
            UCE_bNomMainWkuReh = !(SRCD52_Logical_Operator5);

            /* Begin execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
               D/F01_05_01_Machine_etats_RCD.Reveil_principal_degrade */
            if (UCE_bNomMainWkuReh) {
               /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RC
                  D/F01_05_01_Machine_etats_RCD.Reveil_principal_degrade to RCD/F01_Gerer_PdV_RCD/F0
                  1_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Reveil_principal
                  _nominal */
               SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                CRCD12_Reveil___ipal_nominal_id;
               CRCD7_UCE_stRCDSt = 4 /* 4. */;
            }
            else {
               UCE_bDegMainWkuDeac = !(SRCD64_Logical_Operator5);
               if (UCE_bDegMainWkuDeac) {
                  /* State transition from RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE
                     _RCD/F01_05_01_Machine_etats_RCD.Reveil_principal_degrade to RCD/F01_Gerer_PdV_
                     RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05_01_Machine_etats_RCD.Transit
                     oire */
                  SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
                   CRCD10_Transitoire_id;
                  CRCD7_UCE_stRCDSt = 3 /* 3. */;
               }
            }

            /* End execution of state RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/
               F01_05_01_Machine_etats_RCD.Reveil_principal_degrade */
            break;
         }
         default: {
            /* State transition to RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01
               _05_01_Machine_etats_RCD.Transitoire */
            SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = (unsigned int)
             CRCD10_Transitoire_id;
            CRCD7_UCE_stRCDSt = 3 /* 3. */;
            break;
         }
      }

      /* End execution of chart RCD/F01_Gerer_PdV_RCD/F01_05_Calculer_ETAT_APPLICATIF_UCE_RCD/F01_05
         _01_Machine_etats_RCD */

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/Unit Delay1 */
      X_SRCD2_Unit_Delay1 = CRCD7_UCE_stRCDSt;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay1/Unit Delay */
      X_SRCD21_Unit_Delay = SRCD21_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay1/rising_edge/UnitDelay */
      X_SRCD26_UnitDelay = SRCD14_Logical_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay1/UnitDelay1 */
      X_SRCD21_UnitDelay1 = SRCD25_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay1/rising_edge2/UnitDelay */
      X_SRCD27_UnitDelay = SRCD21_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay1/BasculeRSspecifique/Unit Delay */
      X_SRCD23_Unit_Delay = SRCD23_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay2/Unit Delay */
      X_SRCD22_Unit_Delay = SRCD22_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay2/rising_edge/UnitDelay */
      X_SRCD31_UnitDelay = SRCD14_Logical_Operator12;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay2/UnitDelay1 */
      X_SRCD22_UnitDelay1 = SRCD30_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay2/rising_edge2/UnitDelay */
      X_SRCD32_UnitDelay = SRCD22_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_01_Activer_Reveil_pr
         incipal_nominal/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
      X_SRCD28_Unit_Delay = SRCD28_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Unit De
         lay */
      X_SRCD88_Unit_Delay = SRCD88_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/rising_
         edge/UnitDelay */
      X_SRCD95_UnitDelay = SRCD85_Logical_Operator12;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/UnitDel
         ay1 */
      X_SRCD88_UnitDelay1 = SRCD94_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/rising_
         edge2/UnitDelay */
      X_SRCD96_UnitDelay = SRCD88_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay1/Bascule
         RSspecifique/Unit Delay */
      X_SRCD92_Unit_Delay = SRCD92_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Unit De
         lay */
      X_SRCD89_Unit_Delay = SRCD89_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/rising_
         edge/UnitDelay */
      X_SRCD100_UnitDelay = SRCD85_Logical_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/UnitDel
         ay1 */
      X_SRCD89_UnitDelay1 = SRCD99_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/rising_
         edge2/UnitDelay */
      X_SRCD101_UnitDelay = SRCD89_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay2/Bascule
         RSspecifique/Unit Delay */
      X_SRCD97_Unit_Delay = SRCD97_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Unit De
         lay */
      X_SRCD90_Unit_Delay = SRCD90_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/rising_
         edge/UnitDelay */
      X_SRCD105_UnitDelay = RCD_Ext_bRCDLine_in;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/UnitDel
         ay1 */
      X_SRCD90_UnitDelay1 = SRCD104_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/rising_
         edge2/UnitDelay */
      X_SRCD106_UnitDelay = SRCD90_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/TurnOnDelay3/Bascule
         RSspecifique/Unit Delay */
      X_SRCD102_Unit_Delay = SRCD102_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_07_Traiter_Incoheren
         ce_Reveil_principal/F01_01_07_01_Detecter_Incoherence_Reveil_principal/rising_edge/UnitDela
         y */
      X_SRCD91_UnitDelay = SRCD85_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/Unit Delay */
      X_SRCD73_Unit_Delay = SRCD73_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/rising_edge/Un
         itDelay */
      X_SRCD83_UnitDelay = SRCD69_Relational_Operator4;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/UnitDelay1 */
      X_SRCD73_UnitDelay1 = SRCD82_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/rising_edge2/U
         nitDelay */
      X_SRCD84_UnitDelay = SRCD73_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOnDelay/BasculeRSspeci
         fique/Unit Delay */
      X_SRCD80_Unit_Delay = SRCD80_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/Unit Delay */
      X_SRCD72_Unit_Delay = SRCD72_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/falling_edge/
         UnitDelay */
      X_SRCD78_UnitDelay = !(SRCD69_Relational_Operator4);

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/UnitDelay1 */
      X_SRCD72_UnitDelay1 = SRCD77_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/rising_edge2/
         UnitDelay */
      X_SRCD79_UnitDelay = SRCD72_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/TurnOffDelay/BasculeRSspec
         ifique/Unit Delay */
      X_SRCD75_Unit_Delay = SRCD75_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_06_Traiter_Anomalie_
         Reveil_principal/F01_01_06_01_Detecter_Anomalie_Reveil_principal/rising_edge/UnitDelay */
      X_SRCD74_UnitDelay = SRCD69_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/Unit Delay
       */
      X_SRCD426_Unit_Delay = SRCD426_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/rising_edg
         e/UnitDelay */
      X_SRCD435_UnitDelay = SRCD13_Relational_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/UnitDelay1
       */
      X_SRCD426_UnitDelay1 = SRCD434_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/rising_edg
         e2/UnitDelay */
      X_SRCD436_UnitDelay = SRCD426_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay1/BasculeRSs
         pecifique/Unit Delay */
      X_SRCD432_Unit_Delay = SRCD432_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/Unit Delay
       */
      X_SRCD425_Unit_Delay = SRCD425_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/rising_edge
         /UnitDelay */
      X_SRCD430_UnitDelay = SRCD13_Relational_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/UnitDelay1
       */
      X_SRCD425_UnitDelay1 = SRCD429_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/rising_edge
         2/UnitDelay */
      X_SRCD431_UnitDelay = SRCD425_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_08_Gerer_prepa_mise_en_veille/TurnOnDelay/BasculeRSsp
         ecifique/Unit Delay */
      X_SRCD427_Unit_Delay = SRCD427_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay1/Unit Delay */
      X_SRCD34_Unit_Delay = SRCD34_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay1/rising_edge/UnitDelay */
      X_SRCD44_UnitDelay = SRCD15_Logical_Operator4;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay1/UnitDelay1 */
      X_SRCD34_UnitDelay1 = SRCD43_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay1/rising_edge2/UnitDelay */
      X_SRCD45_UnitDelay = SRCD34_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay1/BasculeRSspecifique/Unit Delay */
      X_SRCD41_Unit_Delay = SRCD41_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay2/Unit Delay */
      X_SRCD35_Unit_Delay = SRCD35_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay2/rising_edge/UnitDelay */
      X_SRCD49_UnitDelay = SRCD15_Logical_Operator12;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay2/UnitDelay1 */
      X_SRCD35_UnitDelay1 = SRCD48_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay2/rising_edge2/UnitDelay */
      X_SRCD50_UnitDelay = SRCD35_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
      X_SRCD46_Unit_Delay = SRCD46_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay/Unit Delay */
      X_SRCD33_Unit_Delay = SRCD33_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD39_UnitDelay = SRCD15_Logical_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay/UnitDelay1 */
      X_SRCD33_UnitDelay1 = SRCD38_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD40_UnitDelay = SRCD33_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_02_Entrer_Reveil_pri
         ncipal_degrade/TurnOnDelay/F01_01_02_Entrer_Reveil_principal_degrade/Unit Delay */
      X_SRCD37_Unit_Delay = SRCD37_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Revei
         l_principal_nominal/TurnOnDelay/Unit Delay */
      X_SRCD51_Unit_Delay = SRCD51_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Revei
         l_principal_nominal/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD55_UnitDelay = SRCD16_Logical_Operator12;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Revei
         l_principal_nominal/TurnOnDelay/UnitDelay1 */
      X_SRCD51_UnitDelay1 = SRCD54_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Revei
         l_principal_nominal/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD56_UnitDelay = SRCD51_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_03_Rehabiliter_Revei
         l_principal_nominal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD52_Unit_Delay = SRCD52_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil
         _principal_nominal/TurnOnDelay/Unit Delay */
      X_SRCD57_Unit_Delay = SRCD57_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil
         _principal_nominal/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD61_UnitDelay = SRCD17_Logical_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil
         _principal_nominal/TurnOnDelay/UnitDelay1 */
      X_SRCD57_UnitDelay1 = SRCD60_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil
         _principal_nominal/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD62_UnitDelay = SRCD57_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_04_Desactiver_Reveil
         _principal_nominal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD58_Unit_Delay = SRCD58_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil
         _principal_degrade/TurnOnDelay/Unit Delay */
      X_SRCD63_Unit_Delay = SRCD63_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil
         _principal_degrade/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD67_UnitDelay = SRCD18_Logical_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil
         _principal_degrade/TurnOnDelay/UnitDelay1 */
      X_SRCD63_UnitDelay1 = SRCD66_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil
         _principal_degrade/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD68_UnitDelay = SRCD63_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_01_Gerer_Reveil_principal/F01_01_05_Desactiver_Reveil
         _principal_degrade/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD64_Unit_Delay = SRCD64_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/Unit Delay */
      X_SRCD386_Unit_Delay = SRCD386_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/rising_edge/UnitDela
         y */
      X_SRCD390_UnitDelay = SRCD8_Logical_Operator12;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/UnitDelay1 */
      X_SRCD386_UnitDelay1 = SRCD389_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/rising_edge2/UnitDel
         ay */
      X_SRCD391_UnitDelay = SRCD386_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_03_Gerer_Transitoire/TurnOnDelay/BasculeRSspecifique/
         Unit Delay */
      X_SRCD387_Unit_Delay = SRCD387_Logical_Operator5;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/Unit Dela
         y */
      X_SRCD392_Unit_Delay = SRCD392_Relational_Operator1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/rising_ed
         ge/UnitDelay */
      X_SRCD396_UnitDelay = SRCD9_Relational_Operator7;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/UnitDelay
         1 */
      X_SRCD392_UnitDelay1 = SRCD395_Switch1;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/rising_ed
         ge2/UnitDelay */
      X_SRCD397_UnitDelay = SRCD392_Relational_Operator2;

      /* Unit delay: RCD/F01_Gerer_PdV_RCD/F01_04_Gerer_Reveil_partiel_interne/TurnOnDelay/BasculeRS
         specifique/Unit Delay */
      X_SRCD393_Unit_Delay = SRCD393_Logical_Operator5;
   }
   else {
      /* RCD/F01_Gerer_PdV_RCD: Omitted comparison with constant. */
      if (SRCD2_ROWD) {
         /* outport reset */
         CRCD1_UCE_bDgoMainWkuDisrd = 0 /* 0. */;

         /* outport reset */
         CRCD4_UCE_bDgoMainWkuIncst = 0 /* 0. */;

         /* outport reset */
         CRCD14_UCE_bDgoRCDLineScg = 0 /* 0. */;

         /* outport reset */
         SRCD71_Logical_Operator1 = 0 /* 0. */;

         /* outport reset */
         SRCD87_Logical_Operator1 = 0 /* 0. */;

         /* outport reset */
         SRCD408_Logical_Operator4 = 0 /* 0. */;

         /* outport reset */
         SRCD424_Switch = 0 /* 0. */;

         /* outport reset */
         SRCD398_Logical_Operator6 = 0 /* 0. */;

         /* outport reset */
         SRCD13_Logical_Operator1 = 0 /* 0. */;

         /* outport reset */
         SRCD113_8Bit_Encoder_out = 0 /* 0. */;

         /* outport reset */
         SRCD197_8Bit_Encoder_out = 0 /* 0. */;

         /* outport reset */
         SRCD421_Switch1 = 0 /* 0. */;

         /* outport reset */
         SRCD422_Switch1 = 0 /* 0. */;

         /* outport reset */
         SRCD423_Switch1 = 0 /* 0. */;

         /* outport reset */
         CRCD7_UCE_stRCDSt = 3 /* 3. */;

         /* outport reset not necessary in the next step */
         SRCD2_ROWD = 0;

         /* set system state to 'disabled': RCD/F01_Gerer_PdV_RCD */
         SRCD2_RSWE = 0;

         /* set system state to 'disabled': RCD/F01_Gerer_PdV_RCD/F01_02_Gerer_Reveils_partiels/F01_
            02_01_Gerer_Reveils_partiels_maitres */
         SRCD107_RSWE = 0;

         /* set system state to 'disabled': RCD/F01_Gerer_PdV_RCD/F01_06_Gerer_CMD_LIGNE_RCD_par_typ
            e1 */
         SRCD11_RSWE = 0;
      }
   }

   /* RCD/F02_Gerer_PdV_APC/Enable: Enable condition
      RCD/F02_Gerer_PdV_APC/Enable: Omitted comparison with constant. */
   if (UCE_noUCETyp_C == 3) {
      /* SLLocal: Default storage class for local variables | Width: 32 */
      SInt32 SRCD471_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
      SInt32 SRCD471_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
      SInt32 SRCD479_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 328.1144 */;
      SInt32 SRCD485_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 328.1144 */;

      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 SRCD446_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD446_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD447_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD447_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD450_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
      SInt16 SRCD455_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD458_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD458_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD461_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 1.4444 */;
      SInt16 SRCD464_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD464_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD467_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD470_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD470_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD474_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      UInt16 SRCD482_MinMax1 /* LSB: 0.1 OFF:  0 MIN/MAX:  0 .. 6553.5 */;
      SInt16 SRCD482_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD492_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD492_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD493_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD493_Sum2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD496_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;
      SInt16 SRCD501_Switch1 /* LSB: 0.01 OFF:  0 MIN/MAX:  0 .. 100.4444 */;

      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean SRCD438_Logical_Operator2;
      Boolean SRCD438_Relational_Operator7;
      Boolean SRCD439_Relational_Operator7;
      Boolean SRCD442_Relational_Operator5;
      Boolean SRCD443_Logical_Operator1;
      Boolean SRCD443_Relational_Operator4;
      Boolean SRCD444_Logical_Operator2;
      Boolean SRCD445_Logical_Operator2;
      Boolean SRCD446_Relational_Operator1;
      Boolean SRCD446_Relational_Operator2;
      Boolean SRCD446_Switch2;
      Boolean SRCD447_Relational_Operator1;
      Boolean SRCD447_Relational_Operator2;
      Boolean SRCD447_Switch2;
      Boolean SRCD448_Logical_Operator5;
      Boolean SRCD453_Logical_Operator5;
      Boolean SRCD458_Relational_Operator1;
      Boolean SRCD458_Relational_Operator2;
      Boolean SRCD458_Switch2;
      Boolean SRCD459_Logical_Operator5;
      Boolean SRCD464_Relational_Operator1;
      Boolean SRCD464_Relational_Operator2;
      Boolean SRCD464_Switch2;
      Boolean SRCD465_Logical_Operator5;
      Boolean SRCD470_Relational_Operator1;
      Boolean SRCD470_Relational_Operator2;
      Boolean SRCD470_Switch2;
      Boolean SRCD471_Relational_Operator1;
      Boolean SRCD471_Relational_Operator2;
      Boolean SRCD471_Switch2;
      Boolean SRCD472_Logical_Operator5;
      Boolean SRCD477_Logical_Operator5;
      Boolean SRCD482_Relational_Operator1;
      Boolean SRCD482_Relational_Operator2;
      Boolean SRCD482_Switch2;
      Boolean SRCD483_Logical_Operator5;
      Boolean SRCD488_Logical_Operator12;
      Boolean SRCD488_Relational_Operator1;
      Boolean SRCD489_Logical_Operator12;
      Boolean SRCD489_Relational_Operator1;
      Boolean SRCD490_Logical_Operator12;
      Boolean SRCD490_Relational_Operator1;
      Boolean SRCD492_Relational_Operator1;
      Boolean SRCD492_Relational_Operator2;
      Boolean SRCD492_Switch2;
      Boolean SRCD493_Relational_Operator1;
      Boolean SRCD493_Relational_Operator2;
      Boolean SRCD493_Switch2;
      Boolean SRCD494_Logical_Operator5;
      Boolean SRCD499_Logical_Operator5;

      if (!(SRCD3_RSWE)) {
         /* initialization for block: RCD/F02_Gerer_PdV_APC/Unit Delay8 */
         X_SRCD3_Unit_Delay8 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay/UnitDelay1 */
         X_SRCD446_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay/Unit Delay */
         X_SRCD446_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay2/UnitDelay1 */
         X_SRCD447_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay2/Unit Delay */
         X_SRCD447_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD448_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD451_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD452_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
         X_SRCD453_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay2/rising_edge/UnitDelay */
         X_SRCD456_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _01_Activer_Reveil_principal/TurnOnDelay2/rising_edge2/UnitDelay */
         X_SRCD457_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _02_Desactiver_Reveil_principal/TurnOnDelay/UnitDelay1 */
         X_SRCD458_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _02_Desactiver_Reveil_principal/TurnOnDelay/Unit Delay */
         X_SRCD458_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _02_Desactiver_Reveil_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD459_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _02_Desactiver_Reveil_principal/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD462_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _02_Desactiver_Reveil_principal/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD463_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _03_Forcer_Desactivation_Reveil_principal/TurnOnDelay/UnitDelay1 */
         X_SRCD464_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _03_Forcer_Desactivation_Reveil_principal/TurnOnDelay/Unit Delay */
         X_SRCD464_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _03_Forcer_Desactivation_Reveil_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD465_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _03_Forcer_Desactivation_Reveil_principal/TurnOnDelay/rising_edge/UnitDelay */
         X_SRCD468_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01
            _03_Forcer_Desactivation_Reveil_principal/TurnOnDelay/rising_edge2/UnitDelay */
         X_SRCD469_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Unit
            Delay1 */
         X_SRCD470_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Unit
             Delay */
         X_SRCD470_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Unit
            Delay1 */
         X_SRCD471_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Unit
             Delay */
         X_SRCD471_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Basc
            uleRSspecifique/Unit Delay */
         X_SRCD472_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/risi
            ng_edge/UnitDelay */
         X_SRCD475_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/risi
            ng_edge2/UnitDelay */
         X_SRCD476_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Basc
            uleRSspecifique/Unit Delay */
         X_SRCD477_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/risi
            ng_edge/UnitDelay */
         X_SRCD480_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/risi
            ng_edge2/UnitDelay */
         X_SRCD481_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/Turn
            OnDelay/UnitDelay1 */
         X_SRCD482_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/Turn
            OnDelay/Unit Delay */
         X_SRCD482_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/Turn
            OnDelay/BasculeRSspecifique/Unit Delay */
         X_SRCD483_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/Turn
            OnDelay/rising_edge/UnitDelay */
         X_SRCD486_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/Turn
            OnDelay/rising_edge2/UnitDelay */
         X_SRCD487_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/UnitDelay1 */
         X_SRCD492_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/Unit Delay */
         X_SRCD492_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay2/UnitDelay1 */
         X_SRCD493_UnitDelay1 = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay2/Unit Delay */
         X_SRCD493_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/BasculeRSspecifique/Unit Delay */
         X_SRCD494_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/rising_edge/UnitDelay */
         X_SRCD497_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay1/rising_edge2/UnitDelay */
         X_SRCD498_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay2/BasculeRSspecifique/Unit Delay */
         X_SRCD499_Unit_Delay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay2/rising_edge/UnitDelay */
         X_SRCD502_UnitDelay = 0 /* 0. */;

         /* initialization for block: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOn
            Delay2/rising_edge2/UnitDelay */
         X_SRCD503_UnitDelay = 0 /* 0. */;
         CRCD17_UCE_stAPCSt = 0 /* 0. */;
         SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 0;
         SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 0;
         SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 0;
         SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 0;

         /* set system state to 'enabled' */
         SRCD3_RSWE = 1;

         /* outport reset necessary if system will be disabled */
         SRCD3_ROWD = 1;
      }
      SRCD442_Relational_Operator5 = X_SRCD3_Unit_Delay8 == 15 /* 15. */;
      Aux_U16 = UCE_tiMinTiShutDownPrep_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/MinMax1 */
      if (Aux_U16) {
         SRCD492_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD492_MinMax1 = 0 /* 0. */;
      }
      SRCD492_Relational_Operator1 = SRCD492_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Sum2
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/
         Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Divide2: folded operat
         ion multiplication to constant value 0.4 */
      SRCD492_Sum2 = (SInt16) (SRCD492_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Turnondelay_Pa
         rt/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Turnondelay_Part/Switc
         h1: Omitted comparison with constant. */
      if (X_SRCD492_Unit_Delay || (SRCD442_Relational_Operator5 && (!(X_SRCD497_UnitDelay)))) {
         SRCD496_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD495_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD495_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/DetectSat/M
            inMax1 */
         if (X_SRCD492_UnitDelay1 > 0) {
            SRCD495_MinMax1 = X_SRCD492_UnitDelay1;
         }
         else {
            SRCD495_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/DetectSat/M
            inMax2 */
         if (SRCD492_Sum2 < SRCD495_MinMax1) {
            SRCD495_MinMax2 = SRCD492_Sum2;
         }
         else {
            SRCD495_MinMax2 = SRCD495_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/S
            um1 */
         SRCD496_Switch1 = (SInt16) (((UInt16) SRCD495_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Sum3
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/
         Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Divide1: folded operat
         ion division to constant value 0.004 */
      SRCD492_Relational_Operator2 = (((SInt32) SRCD496_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD492_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Switch2
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Switch2: Omitted compa
         rison with constant. */
      if (!(SRCD492_Relational_Operator1)) {
         SRCD492_Switch2 = SRCD492_Relational_Operator2 && (!(X_SRCD498_UnitDelay));
      }
      else {
         SRCD492_Switch2 = 1 /* 1. */;
      }
      SRCD494_Logical_Operator5 = (!(SRCD442_Relational_Operator5)) || ((!(SRCD492_Switch2)) &&
       X_SRCD494_Unit_Delay);
      Aux_U16 = UCE_tiMaxTiShutDownPrep_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/MinMax1 */
      if (Aux_U16) {
         SRCD493_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD493_MinMax1 = 0 /* 0. */;
      }
      SRCD493_Relational_Operator1 = SRCD493_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Sum2
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/
         Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Divide2: folded operat
         ion multiplication to constant value 0.4 */
      SRCD493_Sum2 = (SInt16) (SRCD493_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Turnondelay_Pa
         rt/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Turnondelay_Part/Switc
         h1: Omitted comparison with constant. */
      if (X_SRCD493_Unit_Delay || (SRCD442_Relational_Operator5 && (!(X_SRCD502_UnitDelay)))) {
         SRCD501_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD500_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD500_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/DetectSat/M
            inMax1 */
         if (X_SRCD493_UnitDelay1 > 0) {
            SRCD500_MinMax1 = X_SRCD493_UnitDelay1;
         }
         else {
            SRCD500_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/DetectSat/M
            inMax2 */
         if (SRCD493_Sum2 < SRCD500_MinMax1) {
            SRCD500_MinMax2 = SRCD493_Sum2;
         }
         else {
            SRCD500_MinMax2 = SRCD500_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/S
            um1 */
         SRCD501_Switch1 = (SInt16) (((UInt16) SRCD500_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Sum3
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/
         Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Divide1: folded operat
         ion division to constant value 0.004 */
      SRCD493_Relational_Operator2 = (((SInt32) SRCD501_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD493_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Switch2
         RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Switch2: Omitted compa
         rison with constant. */
      if (!(SRCD493_Relational_Operator1)) {
         SRCD493_Switch2 = SRCD493_Relational_Operator2 && (!(X_SRCD503_UnitDelay));
      }
      else {
         SRCD493_Switch2 = 1 /* 1. */;
      }
      SRCD499_Logical_Operator5 = (!(SRCD442_Relational_Operator5)) || ((!(SRCD493_Switch2)) &&
       X_SRCD499_Unit_Delay);
      SRCD442_Logical_Operator1 = ((!(SRCD494_Logical_Operator5)) && (!(RCD_Ext_bPostRunReq_in))) ||
        (!(SRCD499_Logical_Operator5));
      SRCD491_Switch = (X_SRCD3_Unit_Delay8 == 12 /* 12. */) || ((X_SRCD3_Unit_Delay8 == 11 /* 11.
      */) && RCD_UCE_bLINComNd_in);
      SRCD490_Relational_Operator1 = X_SRCD3_Unit_Delay8 == 12 /* 12. */;
      SRCD490_Logical_Operator12 = RCD_Ext_bAPCLine_in && SRCD490_Relational_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_03_Gerer_COM_CAN3/Switch1
         RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_03_Gerer_COM_CAN3/Switch1: Omitted 
         comparison with constant. */
      if (SRCD490_Logical_Operator12) {
         SRCD490_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD490_Switch1 = (!(SRCD490_Logical_Operator12)) && (SRCD490_Relational_Operator1 ||
          ((X_SRCD3_Unit_Delay8 == 11 /* 11. */) && RCD_UCE_bCAN3ComNd_in));
      }
      SRCD489_Relational_Operator1 = X_SRCD3_Unit_Delay8 == 12 /* 12. */;
      SRCD489_Logical_Operator12 = RCD_Ext_bAPCLine_in && SRCD489_Relational_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_02_Gerer_COM_CAN2/Switch1
         RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_02_Gerer_COM_CAN2/Switch1: Omitted 
         comparison with constant. */
      if (SRCD489_Logical_Operator12) {
         SRCD489_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD489_Switch1 = (!(SRCD489_Logical_Operator12)) && (SRCD489_Relational_Operator1 ||
          ((X_SRCD3_Unit_Delay8 == 11 /* 11. */) && RCD_UCE_bCAN2ComNd_in));
      }
      SRCD488_Relational_Operator1 = X_SRCD3_Unit_Delay8 == 12 /* 12. */;
      SRCD488_Logical_Operator12 = RCD_Ext_bAPCLine_in && SRCD488_Relational_Operator1 &&
       RCD_Ext_bElecItgrReq_in;

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_01_Gerer_COM_CAN1/Switch1
         RCD/F02_Gerer_PdV_APC/F02_05_Determiner_etat_COM/F02_05_01_Gerer_COM_CAN1/Switch1: Omitted 
         comparison with constant. */
      if (SRCD488_Logical_Operator12) {
         SRCD488_Switch1 = 2 /* 2. */;
      }
      else {
         SRCD488_Switch1 = (!(SRCD488_Logical_Operator12)) && (SRCD488_Relational_Operator1 ||
          (X_SRCD3_Unit_Delay8 == 11 /* 11. */));
      }
      SRCD443_Relational_Operator4 = RCD_Ext_stMainWkuReq_in == 2 /* 2. */;
      Aux_U8 = UCE_tiMainWkuAcv_C;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay/MinMax1 */
      if (Aux_U8) {
         SRCD446_MinMax1 = (SInt16) Aux_U8;
      }
      else {
         SRCD446_MinMax1 = 0 /* 0. */;
      }
      SRCD446_Relational_Operator1 = SRCD446_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_princ
         ipal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Act
         iver_Reveil_principal/TurnOnDelay/Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD446_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD446_MinMax1) + ((SInt8) 40 /* 0.4 */));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD446_Unit_Delay || (SRCD443_Relational_Operator4 && (!(X_SRCD451_UnitDelay)))) {
         SRCD450_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD449_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD449_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil
            _principal/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD446_UnitDelay1 > 0) {
            SRCD449_MinMax1 = X_SRCD446_UnitDelay1;
         }
         else {
            SRCD449_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil
            _principal/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD446_Sum2 < SRCD449_MinMax1) {
            SRCD449_MinMax2 = SRCD446_Sum2;
         }
         else {
            SRCD449_MinMax2 = SRCD449_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
            ver_Reveil_principal/TurnOnDelay/Sum1 */
         SRCD450_Switch1 = (SInt16) (((UInt16) SRCD449_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer
         _Reveil_principal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Act
         iver_Reveil_principal/TurnOnDelay/Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD446_Relational_Operator2 = (SRCD450_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
       (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD446_MinMax1) * 10)) + 4 /* 0.
      004 */)) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay/Switch2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD446_Relational_Operator1)) {
         SRCD446_Switch2 = SRCD446_Relational_Operator2 && (!(X_SRCD452_UnitDelay));
      }
      else {
         SRCD446_Switch2 = 1 /* 1. */;
      }
      SRCD448_Logical_Operator5 = (!(SRCD443_Relational_Operator4)) || ((!(SRCD446_Switch2)) &&
       X_SRCD448_Unit_Delay);
      SRCD443_Logical_Operator1 = RCD_Ext_bAPCLine_in && (X_SRCD3_Unit_Delay8 == 11 /* 11. */);
      Aux_U16 = UCE_tiMainTransForc_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay2/MinMax1 */
      if (Aux_U16) {
         SRCD447_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD447_MinMax1 = 0 /* 0. */;
      }
      SRCD447_Relational_Operator1 = SRCD447_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_princ
         ipal/TurnOnDelay2/Sum2
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Act
         iver_Reveil_principal/TurnOnDelay2/Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay2/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD447_Sum2 = (SInt16) (SRCD447_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay2/Turnondelay_Part/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay2/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD447_Unit_Delay || (SRCD443_Logical_Operator1 && (!(X_SRCD456_UnitDelay)))) {
         SRCD455_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD454_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD454_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil
            _principal/TurnOnDelay2/DetectSat/MinMax1 */
         if (X_SRCD447_UnitDelay1 > 0) {
            SRCD454_MinMax1 = X_SRCD447_UnitDelay1;
         }
         else {
            SRCD454_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil
            _principal/TurnOnDelay2/DetectSat/MinMax2 */
         if (SRCD447_Sum2 < SRCD454_MinMax1) {
            SRCD454_MinMax2 = SRCD447_Sum2;
         }
         else {
            SRCD454_MinMax2 = SRCD454_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Acti
            ver_Reveil_principal/TurnOnDelay2/Sum1 */
         SRCD455_Switch1 = (SInt16) (((UInt16) SRCD454_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer
         _Reveil_principal/TurnOnDelay2/Sum3
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Act
         iver_Reveil_principal/TurnOnDelay2/Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay2/Divide1: folded operation division to constant value 0.004 */
      SRCD447_Relational_Operator2 = (((SInt32) SRCD455_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD447_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_pr
         incipal/TurnOnDelay2/Switch2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Reveil_principal/
         TurnOnDelay2/Switch2: Omitted comparison with constant. */
      if (!(SRCD447_Relational_Operator1)) {
         SRCD447_Switch2 = SRCD447_Relational_Operator2 && (!(X_SRCD457_UnitDelay));
      }
      else {
         SRCD447_Switch2 = 1 /* 1. */;
      }
      SRCD453_Logical_Operator5 = (!(SRCD443_Logical_Operator1)) || ((!(SRCD447_Switch2)) &&
       X_SRCD453_Unit_Delay);
      UCE_bMainWkuAcv = (!(SRCD448_Logical_Operator5)) || (!(SRCD453_Logical_Operator5)) ||
       (RCD_Ext_bAPCLine_in && (X_SRCD3_Unit_Delay8 == 10 /* 10. */));
      SRCD444_Logical_Operator2 = (RCD_Ext_stMainWkuReq_in == 1 /* 1. */) && (RCD_Ext_spdVeh_in <
       UCE_spdThdNomDeac_C) && (X_SRCD3_Unit_Delay8 == 12 /* 12. */);
      Aux_U8 = UCE_tiNomMainWkuDeac_C;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil
         _principal/TurnOnDelay/MinMax1 */
      if (Aux_U8) {
         SRCD458_MinMax1 = (SInt16) Aux_U8;
      }
      else {
         SRCD458_MinMax1 = 0 /* 0. */;
      }
      SRCD458_Relational_Operator1 = SRCD458_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil_pr
         incipal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Des
         activer_Reveil_principal/TurnOnDelay/Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil_princip
         al/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD458_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD458_MinMax1) + ((SInt8) 40 /* 0.4 */));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil
         _principal/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil_princip
         al/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD458_Unit_Delay || (SRCD444_Logical_Operator2 && (!(X_SRCD462_UnitDelay)))) {
         SRCD461_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD460_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD460_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Rev
            eil_principal/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD458_UnitDelay1 > 0) {
            SRCD460_MinMax1 = X_SRCD458_UnitDelay1;
         }
         else {
            SRCD460_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Rev
            eil_principal/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD458_Sum2 < SRCD460_MinMax1) {
            SRCD460_MinMax2 = SRCD458_Sum2;
         }
         else {
            SRCD460_MinMax2 = SRCD460_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desa
            ctiver_Reveil_principal/TurnOnDelay/Sum1 */
         SRCD461_Switch1 = (SInt16) (((UInt16) SRCD460_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desacti
         ver_Reveil_principal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Des
         activer_Reveil_principal/TurnOnDelay/Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil_princip
         al/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD458_Relational_Operator2 = (SRCD461_Switch1 * 10) >= ((SInt16) (SInt32) (SInt16)
       (((SInt16) (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD458_MinMax1) * 10)) + 4 /* 0.
      004 */)) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil
         _principal/TurnOnDelay/Switch2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Reveil_princip
         al/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD458_Relational_Operator1)) {
         SRCD458_Switch2 = SRCD458_Relational_Operator2 && (!(X_SRCD463_UnitDelay));
      }
      else {
         SRCD458_Switch2 = 1 /* 1. */;
      }
      SRCD459_Logical_Operator5 = (!(SRCD444_Logical_Operator2)) || ((!(SRCD458_Switch2)) &&
       X_SRCD459_Unit_Delay);
      SRCD445_Logical_Operator2 = ((RCD_Ext_stMainWkuReq_in == 0 /* 0. */) ||
       (RCD_Ext_stMainWkuReq_in == 1 /* 1. */)) && (!(RCD_Ext_bAPCLine_in)) && (RCD_Ext_spdVeh_in <
       UCE_spdThdDegDeac_C);
      Aux_U16 = UCE_tiTransitoryDeac_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivat
         ion_Reveil_principal/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD464_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD464_MinMax1 = 0 /* 0. */;
      }
      SRCD464_Relational_Operator1 = SRCD464_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivation
         _Reveil_principal/TurnOnDelay/Sum2
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_For
         cer_Desactivation_Reveil_principal/TurnOnDelay/Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivation_Reve
         il_principal/TurnOnDelay/Divide2: folded operation multiplication to constant value 0.4 */
      SRCD464_Sum2 = (SInt16) (SRCD464_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivat
         ion_Reveil_principal/TurnOnDelay/Turnondelay_Part/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivation_Reve
         il_principal/TurnOnDelay/Turnondelay_Part/Switch1: Omitted comparison with constant. */
      if (X_SRCD464_Unit_Delay || (SRCD445_Logical_Operator2 && (!(X_SRCD468_UnitDelay)))) {
         SRCD467_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD466_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD466_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desacti
            vation_Reveil_principal/TurnOnDelay/DetectSat/MinMax1 */
         if (X_SRCD464_UnitDelay1 > 0) {
            SRCD466_MinMax1 = X_SRCD464_UnitDelay1;
         }
         else {
            SRCD466_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desacti
            vation_Reveil_principal/TurnOnDelay/DetectSat/MinMax2 */
         if (SRCD464_Sum2 < SRCD466_MinMax1) {
            SRCD466_MinMax2 = SRCD464_Sum2;
         }
         else {
            SRCD466_MinMax2 = SRCD466_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forc
            er_Desactivation_Reveil_principal/TurnOnDelay/Sum1 */
         SRCD467_Switch1 = (SInt16) (((UInt16) SRCD466_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_
         Desactivation_Reveil_principal/TurnOnDelay/Sum3
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_For
         cer_Desactivation_Reveil_principal/TurnOnDelay/Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivation_Reve
         il_principal/TurnOnDelay/Divide1: folded operation division to constant value 0.004 */
      SRCD464_Relational_Operator2 = (((SInt32) SRCD467_Switch1) * 10) >= ((SInt32) (((UInt32)
       (((SInt32) (((SInt32) SRCD464_MinMax1) * 10)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivat
         ion_Reveil_principal/TurnOnDelay/Switch2
         
         RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desactivation_Reve
         il_principal/TurnOnDelay/Switch2: Omitted comparison with constant. */
      if (!(SRCD464_Relational_Operator1)) {
         SRCD464_Switch2 = SRCD464_Relational_Operator2 && (!(X_SRCD469_UnitDelay));
      }
      else {
         SRCD464_Switch2 = 1 /* 1. */;
      }
      SRCD465_Logical_Operator5 = (!(SRCD445_Logical_Operator2)) || ((!(SRCD464_Switch2)) &&
       X_SRCD465_Unit_Delay);
      UCE_bMainWkuForcDeac = !(SRCD465_Logical_Operator5);
      SRCD438_Relational_Operator7 = X_SRCD3_Unit_Delay8 == 11 /* 11. */;
      SRCD438_Logical_Operator2 = (!(RCD_Ext_bAPCLine_in)) && (!(UCE_bMainWkuAcv)) &&
       (!(RCD_UCE_bCAN1ComNd_in)) && (!(RCD_UCE_bCAN2ComNd_in)) && (!(RCD_UCE_bCAN3ComNd_in)) &&
       (!(RCD_UCE_bLINComNd_in)) && SRCD438_Relational_Operator7;
      Aux_U16 = UCE_tiTransitoryDeac_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/MinMax1 */
      if (Aux_U16) {
         SRCD470_MinMax1 = (SInt16) Aux_U16;
      }
      else {
         SRCD470_MinMax1 = 0 /* 0. */;
      }
      SRCD470_Relational_Operator1 = SRCD470_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Sum2
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Divide2
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Divide2: folded operation multipl
         ication to constant value 0.4 */
      SRCD470_Sum2 = (SInt16) (SRCD470_MinMax1 + 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Turnondelay_Part/Switch1
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Turnondelay_Part/Switch1: Omitted
          comparison with constant. */
      if (X_SRCD470_Unit_Delay || (SRCD438_Logical_Operator2 && (!(X_SRCD475_UnitDelay)))) {
         SRCD474_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD473_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD473_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/DetectSat/MinMax1 */
         if (X_SRCD470_UnitDelay1 > 0) {
            SRCD473_MinMax1 = X_SRCD470_UnitDelay1;
         }
         else {
            SRCD473_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/DetectSat/MinMax2 */
         if (SRCD470_Sum2 < SRCD473_MinMax1) {
            SRCD473_MinMax2 = SRCD470_Sum2;
         }
         else {
            SRCD473_MinMax2 = SRCD473_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Sum1 */
         SRCD474_Switch1 = (SInt16) (((UInt16) SRCD473_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Sum3 */
      SRCD470_Relational_Operator2 = SRCD474_Switch1 >= ((SInt16) (SInt32) (SInt16) (((SInt16)
       (SInt32) (UInt16) SRCD470_MinMax1) - 4));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Switch2
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Switch2: Omitted comparison with 
         constant. */
      if (!(SRCD470_Relational_Operator1)) {
         SRCD470_Switch2 = SRCD470_Relational_Operator2 && (!(X_SRCD476_UnitDelay));
      }
      else {
         SRCD470_Switch2 = 1 /* 1. */;
      }
      SRCD472_Logical_Operator5 = (!(SRCD438_Logical_Operator2)) || ((!(SRCD470_Switch2)) &&
       X_SRCD472_Unit_Delay);
      Aux_U32 = ((UInt32) UCE_tiMaxTiComLatch_C) * 100;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/MinMax1 */
      if (Aux_U32) {
         SRCD471_MinMax1 = (SInt32) Aux_U32;
      }
      else {
         SRCD471_MinMax1 = 0 /* 0. */;
      }
      SRCD471_Relational_Operator1 = SRCD471_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Sum2
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Divide2
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Divide2: folded operation multipl
         ication to constant value 0.4 */
      SRCD471_Sum2 = SRCD471_MinMax1 + ((SInt32) 40 /* 0.4 */);

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Turnondelay_Part/Switch1
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Turnondelay_Part/Switch1: Omitted
          comparison with constant. */
      if (X_SRCD471_Unit_Delay || (SRCD438_Relational_Operator7 && (!(X_SRCD480_UnitDelay)))) {
         SRCD479_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 32 */
         SInt32 SRCD478_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;
         SInt32 SRCD478_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -21474836.48 .. 21474836.47 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/DetectSat/MinMax1 */
         if (X_SRCD471_UnitDelay1 > 0) {
            SRCD478_MinMax1 = X_SRCD471_UnitDelay1;
         }
         else {
            SRCD478_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/DetectSat/MinMax2 */
         if (SRCD471_Sum2 < SRCD478_MinMax1) {
            SRCD478_MinMax2 = SRCD471_Sum2;
         }
         else {
            SRCD478_MinMax2 = SRCD478_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Sum1 */
         SRCD479_Switch1 = (SInt32) (((UInt32) SRCD478_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Sum3 */
      SRCD471_Relational_Operator2 = SRCD479_Switch1 >= ((SInt32) (((UInt32) SRCD471_MinMax1) - 4));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Switch2
         RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Switch2: Omitted comparison with 
         constant. */
      if (!(SRCD471_Relational_Operator1)) {
         SRCD471_Switch2 = SRCD471_Relational_Operator2 && (!(X_SRCD481_UnitDelay));
      }
      else {
         SRCD471_Switch2 = 1 /* 1. */;
      }
      SRCD477_Logical_Operator5 = (!(SRCD438_Relational_Operator7)) || ((!(SRCD471_Switch2)) &&
       X_SRCD477_Unit_Delay);
      UCE_bComLatchDeac = (!(SRCD472_Logical_Operator5)) || (!(SRCD477_Logical_Operator5));
      SRCD439_Relational_Operator7 = X_SRCD3_Unit_Delay8 == 10 /* 10. */;
      Aux_U16 = UCE_tiMaxTiIntPtlWku_C * 10;

      /* MinMax: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/MinMax1 */
      if (Aux_U16) {
         SRCD482_MinMax1 = Aux_U16;
      }
      else {
         SRCD482_MinMax1 = 0 /* 0. */;
      }
      SRCD482_Relational_Operator1 = SRCD482_MinMax1 == 0 /* 0. */;

      /* Sum: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Sum2
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay
         /Divide2
         
         RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Divide2: folded opera
         tion multiplication to constant value 0.4 */
      SRCD482_Sum2 = (SInt16) (((UInt16) (((SInt16) SRCD482_MinMax1) * 10)) + ((UInt16) 40 /* 0.4 */
       ));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Turnondelay_P
         art/Switch1
         
         RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Turnondelay_Part/Swit
         ch1: Omitted comparison with constant. */
      if (X_SRCD482_Unit_Delay || (SRCD439_Relational_Operator7 && (!(X_SRCD486_UnitDelay)))) {
         SRCD485_Switch1 = 0 /* 0. */;
      }
      else {
         /* SLLocal: Default storage class for local variables | Width: 16 */
         SInt16 SRCD484_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
         SInt16 SRCD484_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/DetectSat/
            MinMax1 */
         if (X_SRCD482_UnitDelay1 > 0) {
            SRCD484_MinMax1 = X_SRCD482_UnitDelay1;
         }
         else {
            SRCD484_MinMax1 = 0 /* 0. */;
         }

         /* MinMax: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/DetectSat/
            MinMax2 */
         if (SRCD482_Sum2 < SRCD484_MinMax1) {
            SRCD484_MinMax2 = SRCD482_Sum2;
         }
         else {
            SRCD484_MinMax2 = SRCD484_MinMax1;
         }

         /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/
            Sum1 */
         SRCD485_Switch1 = (SInt32) (SInt16) (((UInt16) SRCD484_MinMax2) + 4);
      }

      /* # combined # Sum: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Sum
         3
         
         # combined # Product: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay
         /Divide1
         
         RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Divide1: folded opera
         tion division to constant value 0.004 */
      SRCD482_Relational_Operator2 = (SRCD485_Switch1 * 10) >= ((SInt32) (((UInt32) (((SInt32)
       (((SInt32) SRCD482_MinMax1) * 100)) + ((SInt32) 4 /* 0.004 */))) - 40));

      /* Switch: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Switch2
         RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Switch2: Omitted comp
         arison with constant. */
      if (!(SRCD482_Relational_Operator1)) {
         SRCD482_Switch2 = SRCD482_Relational_Operator2 && (!(X_SRCD487_UnitDelay));
      }
      else {
         SRCD482_Switch2 = 1 /* 1. */;
      }
      SRCD483_Logical_Operator5 = (!(SRCD439_Relational_Operator7)) || ((!(SRCD482_Switch2)) &&
       X_SRCD483_Unit_Delay);

      /* Begin execution of chart RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_
         04_01_ECU_APC_Applicative_state_machine */
      if (SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal) {
         /* Begin execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F
            02_04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal */
         if (UCE_bMainWkuForcDeac && (!(RCD_Ext_bFctHldReq_in))) {
            /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F
               02_04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal to RCD/F02_Gerer_
               PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_Applicative_state_m
               achine.Preparation_Mise_en_veille */
            SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 0;
            SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 1;
            CRCD17_UCE_stAPCSt = 15 /* 15. */;
         }
         else {
            UCE_bMainWkuNomDeac = !(SRCD459_Logical_Operator5);
            if (UCE_bMainWkuNomDeac) {
               /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_AP
                  C/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal to RCD/F02_
                  Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_Applicativ
                  e_state_machine.Com_Latch */
               SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 0;
               SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 1;
               CRCD17_UCE_stAPCSt = 11 /* 11. */;
            }
            else {
               if (UCE_bMainWkuForcDeac && RCD_Ext_bFctHldReq_in) {
                  /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE
                     _APC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal to RC
                     D/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_A
                     pplicative_state_machine.Reveil_Partiel_interne */
                  SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 0;
                  SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 1;
                  CRCD17_UCE_stAPCSt = 10 /* 10. */;
               }
            }
         }

         /* End execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02
            _04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal */
      }
      else {
         if (SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille) {
            /* Begin execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_AP
               C/F02_04_01_ECU_APC_Applicative_state_machine.Preparation_Mise_en_veille */
            if (RCD_Ext_bAPCLine_in) {
               /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_AP
                  C/F02_04_01_ECU_APC_Applicative_state_machine.Preparation_Mise_en_veille to RCD/F0
                  2_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_Applicat
                  ive_state_machine.Reveil_principal_nominal */
               SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 0;
               SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 1;
               CRCD17_UCE_stAPCSt = 12 /* 12. */;
            }

            /* End execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/
               F02_04_01_ECU_APC_Applicative_state_machine.Preparation_Mise_en_veille */
         }
         else {
            if (SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch) {
               /* Begin execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE
                  _APC/F02_04_01_ECU_APC_Applicative_state_machine.Com_Latch */
               if (UCE_bMainWkuAcv) {
                  /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE
                     _APC/F02_04_01_ECU_APC_Applicative_state_machine.Com_Latch to RCD/F02_Gerer_PdV
                     _APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_Applicative_stat
                     e_machine.Reveil_principal_nominal */
                  SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 0;
                  SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 1;
                  CRCD17_UCE_stAPCSt = 12 /* 12. */;
               }
               else {
                  if (UCE_bComLatchDeac && (!(RCD_Ext_bFctHldReq_in))) {
                     /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
                        UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Com_Latch to RCD/F02_Ger
                        er_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_APC_Applica
                        tive_state_machine.Preparation_Mise_en_veille */
                     SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 0;
                     SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 1;
                     CRCD17_UCE_stAPCSt = 15 /* 15. */;
                  }
                  else {
                     if (UCE_bComLatchDeac && RCD_Ext_bFctHldReq_in) {
                        /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICAT
                           IF_UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Com_Latch to RCD/F
                           02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_ECU_AP
                           C_Applicative_state_machine.Reveil_Partiel_interne */
                        SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 0;
                        SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 1;
                        CRCD17_UCE_stAPCSt = 10 /* 10. */;
                     }
                  }
               }

               /* End execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_A
                  PC/F02_04_01_ECU_APC_Applicative_state_machine.Com_Latch */
            }
            else {
               if (SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne) {
                  /* Begin execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
                     UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_Partiel_interne */
                  if (((!(RCD_Ext_bAPCLine_in)) && (!(RCD_Ext_bFctHldReq_in))) ||
                   (!(SRCD483_Logical_Operator5))) {
                     /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_
                        UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_Partiel_interne t
                        o RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04_01_EC
                        U_APC_Applicative_state_machine.Preparation_Mise_en_veille */
                     SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 0;
                     SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 1;
                     CRCD17_UCE_stAPCSt = 15 /* 15. */;
                  }
                  else {
                     if (UCE_bMainWkuAcv) {
                        /* State transition from RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICAT
                           IF_UCE_APC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_Partiel_int
                           erne to RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02
                           _04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal */
                        SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 0;
                        SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 1;
                        CRCD17_UCE_stAPCSt = 12 /* 12. */;
                     }
                  }

                  /* End execution of state RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UC
                     E_APC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_Partiel_interne */
               }
               else {
                  /* State transition to RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_A
                     PC/F02_04_01_ECU_APC_Applicative_state_machine.Reveil_principal_nominal */
                  SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 1;
                  CRCD17_UCE_stAPCSt = 12 /* 12. */;
               }
            }
         }
      }

      /* End execution of chart RCD/F02_Gerer_PdV_APC/F02_04_Calculer_ETAT_APPLICATIF_UCE_APC/F02_04
         _01_ECU_APC_Applicative_state_machine */

      /* Unit delay: RCD/F02_Gerer_PdV_APC/Unit Delay8 */
      X_SRCD3_Unit_Delay8 = CRCD17_UCE_stAPCSt;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/Unit Delay
       */
      X_SRCD492_Unit_Delay = SRCD492_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/rising_edg
         e/UnitDelay */
      X_SRCD497_UnitDelay = SRCD442_Relational_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/UnitDelay1
       */
      X_SRCD492_UnitDelay1 = SRCD496_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/rising_edg
         e2/UnitDelay */
      X_SRCD498_UnitDelay = SRCD492_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay1/BasculeRSs
         pecifique/Unit Delay */
      X_SRCD494_Unit_Delay = SRCD494_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/Unit Delay
       */
      X_SRCD493_Unit_Delay = SRCD493_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/rising_edg
         e/UnitDelay */
      X_SRCD502_UnitDelay = SRCD442_Relational_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/UnitDelay1
       */
      X_SRCD493_UnitDelay1 = SRCD501_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/rising_edg
         e2/UnitDelay */
      X_SRCD503_UnitDelay = SRCD493_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_06_Gerer_prepa_mise_en_veille/TurnOnDelay2/BasculeRSs
         pecifique/Unit Delay */
      X_SRCD499_Unit_Delay = SRCD499_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay/Unit Delay */
      X_SRCD446_Unit_Delay = SRCD446_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD451_UnitDelay = SRCD443_Relational_Operator4;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay/UnitDelay1 */
      X_SRCD446_UnitDelay1 = SRCD450_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD452_UnitDelay = SRCD446_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD448_Unit_Delay = SRCD448_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay2/Unit Delay */
      X_SRCD447_Unit_Delay = SRCD447_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay2/rising_edge/UnitDelay */
      X_SRCD456_UnitDelay = SRCD443_Logical_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay2/UnitDelay1 */
      X_SRCD447_UnitDelay1 = SRCD455_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay2/rising_edge2/UnitDelay */
      X_SRCD457_UnitDelay = SRCD447_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_01_Activer_Revei
         l_principal/TurnOnDelay2/BasculeRSspecifique/Unit Delay */
      X_SRCD453_Unit_Delay = SRCD453_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Re
         veil_principal/TurnOnDelay/Unit Delay */
      X_SRCD458_Unit_Delay = SRCD458_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Re
         veil_principal/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD462_UnitDelay = SRCD444_Logical_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Re
         veil_principal/TurnOnDelay/UnitDelay1 */
      X_SRCD458_UnitDelay1 = SRCD461_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Re
         veil_principal/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD463_UnitDelay = SRCD458_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_02_Desactiver_Re
         veil_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD459_Unit_Delay = SRCD459_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desact
         ivation_Reveil_principal/TurnOnDelay/Unit Delay */
      X_SRCD464_Unit_Delay = SRCD464_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desact
         ivation_Reveil_principal/TurnOnDelay/rising_edge/UnitDelay */
      X_SRCD468_UnitDelay = SRCD445_Logical_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desact
         ivation_Reveil_principal/TurnOnDelay/UnitDelay1 */
      X_SRCD464_UnitDelay1 = SRCD467_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desact
         ivation_Reveil_principal/TurnOnDelay/rising_edge2/UnitDelay */
      X_SRCD469_UnitDelay = SRCD464_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_01_Gerer_Reveil_principal_APC/F02_01_03_Forcer_Desact
         ivation_Reveil_principal/TurnOnDelay/BasculeRSspecifique/Unit Delay */
      X_SRCD465_Unit_Delay = SRCD465_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/Unit Delay */
      X_SRCD470_Unit_Delay = SRCD470_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/rising_edge/UnitDelay
       */
      X_SRCD475_UnitDelay = SRCD438_Logical_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/UnitDelay1 */
      X_SRCD470_UnitDelay1 = SRCD474_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/rising_edge2/UnitDela
         y */
      X_SRCD476_UnitDelay = SRCD470_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay1/BasculeRSspecifique/U
         nit Delay */
      X_SRCD472_Unit_Delay = SRCD472_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/Unit Delay */
      X_SRCD471_Unit_Delay = SRCD471_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/rising_edge/UnitDelay
       */
      X_SRCD480_UnitDelay = SRCD438_Relational_Operator7;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/UnitDelay1 */
      X_SRCD471_UnitDelay1 = SRCD479_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/rising_edge2/UnitDela
         y */
      X_SRCD481_UnitDelay = SRCD471_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_02_Gerer_COM_Latch/TurnOnDelay2/BasculeRSspecifique/U
         nit Delay */
      X_SRCD477_Unit_Delay = SRCD477_Logical_Operator5;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/Unit Dela
         y */
      X_SRCD482_Unit_Delay = SRCD482_Relational_Operator1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/rising_ed
         ge/UnitDelay */
      X_SRCD486_UnitDelay = SRCD439_Relational_Operator7;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/UnitDelay
         1 */
      X_SRCD482_UnitDelay1 = (SInt16) SRCD485_Switch1;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/rising_ed
         ge2/UnitDelay */
      X_SRCD487_UnitDelay = SRCD482_Relational_Operator2;

      /* Unit delay: RCD/F02_Gerer_PdV_APC/F02_03_Gerer_Reveil_partiel_interne/TurnOnDelay/BasculeRS
         specifique/Unit Delay */
      X_SRCD483_Unit_Delay = SRCD483_Logical_Operator5;
   }
   else {
      /* RCD/F02_Gerer_PdV_APC: Omitted comparison with constant. */
      if (SRCD3_ROWD) {
         /* outport reset */
         CRCD17_UCE_stAPCSt = 12 /* 12. */;

         /* outport reset not necessary in the next step */
         SRCD3_ROWD = 0;

         /* set system state to 'disabled': RCD/F02_Gerer_PdV_APC */
         SRCD3_RSWE = 0;
      }
   }

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch6
      RCD/F04_Synthetiser_infos_PdV/Switch6: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* # combined # TargetLink outport: RCD/UCE_bLINComReq */
      UCE_bLINComReq_out = SRCD424_Switch;
   }
   else {
      /* # combined # TargetLink outport: RCD/UCE_bLINComReq */
      UCE_bLINComReq_out = SRCD491_Switch;
   }

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch5
      RCD/F04_Synthetiser_infos_PdV/Switch5: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* # combined # TargetLink outport: RCD/UCE_stCAN3ComReq */
      UCE_stCAN3ComReq_out = SRCD423_Switch1;
   }
   else {
      /* # combined # TargetLink outport: RCD/UCE_stCAN3ComReq */
      UCE_stCAN3ComReq_out = SRCD490_Switch1;
   }

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch4
      RCD/F04_Synthetiser_infos_PdV/Switch4: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* # combined # TargetLink outport: RCD/UCE_stCAN2ComReq */
      UCE_stCAN2ComReq_out = SRCD422_Switch1;
   }
   else {
      /* # combined # TargetLink outport: RCD/UCE_stCAN2ComReq */
      UCE_stCAN2ComReq_out = SRCD489_Switch1;
   }

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch2
      RCD/F04_Synthetiser_infos_PdV/Switch2: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* # combined # TargetLink outport: RCD/UCE_stCAN1ComReq */
      UCE_stCAN1ComReq_out = SRCD421_Switch1;
   }
   else {
      /* # combined # TargetLink outport: RCD/UCE_stCAN1ComReq */
      UCE_stCAN1ComReq_out = SRCD488_Switch1;
   }

   /* TargetLink outport: RCD/UCE_bMonRunRCDLineScg */
   UCE_bMonRunRCDLineScg_out = SRCD408_Logical_Operator4;

   /* TargetLink outport: RCD/UCE_bDgoRCDLineScg */
   UCE_bDgoRCDLineScg_out = CRCD14_UCE_bDgoRCDLineScg;

   /* TargetLink outport: RCD/UCE_bMonRunMainWkuIncst */
   UCE_bMonRunMainWkuIncst_out = SRCD87_Logical_Operator1;

   /* TargetLink outport: RCD/UCE_bDgoMainWkuIncst */
   UCE_bDgoMainWkuIncst_out = CRCD4_UCE_bDgoMainWkuIncst;

   /* TargetLink outport: RCD/UCE_bMonRunMainWkuDisrd */
   UCE_bMonRunMainWkuDisrd_out = SRCD71_Logical_Operator1;

   /* TargetLink outport: RCD/UCE_bDgoMainWkuDisrd */
   UCE_bDgoMainWkuDisrd_out = CRCD1_UCE_bDgoMainWkuDisrd;

   /* TargetLink outport: RCD/UCE_bfSlavePtlWkuSt */
   UCE_bfSlavePtlWkuSt_out = SRCD197_8Bit_Encoder_out;

   /* TargetLink outport: RCD/UCE_bfMstPtlWkuReq */
   UCE_bfMstPtlWkuReq_out = SRCD113_8Bit_Encoder_out;

   /* TargetLink outport: RCD/UCE_bRCDLineCmd */
   UCE_bRCDLineCmd_out = SRCD398_Logical_Operator6;

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch3
      RCD/F04_Synthetiser_infos_PdV/Switch3: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      /* # combined # TargetLink outport: RCD/UCE_bShutDownAuth */
      UCE_bShutDownAuth_out = SRCD13_Logical_Operator1;
   }
   else {
      /* # combined # TargetLink outport: RCD/UCE_bShutDownAuth */
      UCE_bShutDownAuth_out = SRCD442_Logical_Operator1;
   }
   Aux_U8 = _UCE_tiExtdMainWku_C;

   /* MinMax: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/MinMax1 */
   if (Aux_U8) {
      SRCD505_MinMax1 = (SInt16) Aux_U8;
   }
   else {
      SRCD505_MinMax1 = 0 /* 0. */;
   }
   SRCD505_Relational_Operator1 = SRCD505_MinMax1 == 0 /* 0. */;

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch1
      RCD/F04_Synthetiser_infos_PdV/Switch1: Omitted comparison with constant. */
   if (SRCD4_Logical_Operator1) {
      UCE_stSt_MP = CRCD7_UCE_stRCDSt;
   }
   else {
      UCE_stSt_MP = CRCD17_UCE_stAPCSt;
   }
   SRCD5_Logical_Operator12 = (UCE_stSt_MP == 4 /* 4. */) || (UCE_stSt_MP == 5 /* 5. */) ||
    (UCE_stSt_MP == 12 /* 12. */);

   /* Sum: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Sum2
      # combined # Product: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Divide2
      RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Divide2: folded operation multiplication to constan
      t value 0.4 */
   SRCD505_Sum2 = (SInt16) (UInt8) (((SInt8) SRCD505_MinMax1) + ((SInt8) 40 /* 0.4 */));

   /* Switch: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Turnoffdelay_Part/Switch1
      RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Turnoffdelay_Part/Switch1: Omitted comparison with 
      constant. */
   if (X_SRCD505_Unit_Delay || ((!(SRCD5_Logical_Operator12)) && X_SRCD510_UnitDelay)) {
      SRCD509_Switch1 = 0 /* 0. */;
   }
   else {
      /* SLLocal: Default storage class for local variables | Width: 16 */
      SInt16 SRCD507_MinMax1 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;
      SInt16 SRCD507_MinMax2 /* LSB: 0.01 OFF:  0 MIN/MAX:  -327.68 .. 327.67 */;

      /* MinMax: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/DetectSat/MinMax1 */
      if (X_SRCD505_UnitDelay1 > 0) {
         SRCD507_MinMax1 = X_SRCD505_UnitDelay1;
      }
      else {
         SRCD507_MinMax1 = 0 /* 0. */;
      }

      /* MinMax: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/DetectSat/MinMax2 */
      if (SRCD505_Sum2 < SRCD507_MinMax1) {
         SRCD507_MinMax2 = SRCD505_Sum2;
      }
      else {
         SRCD507_MinMax2 = SRCD507_MinMax1;
      }

      /* # combined # Sum: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Sum1 */
      SRCD509_Switch1 = (SInt16) (((UInt16) SRCD507_MinMax2) + 4);
   }

   /* # combined # Sum: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Sum3
      # combined # Product: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Divide1
      RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Divide1: folded operation division to constant valu
      e 0.004 */
   SRCD505_Relational_Operator2 = (((SInt32) SRCD509_Switch1) * 10) >= ((SInt32) (SInt16) (((SInt16)
     (SInt32) (UInt16) (((SInt16) (SInt32) (((UInt16) SRCD505_MinMax1) * 10)) + 4 /* 0.004 */)) -
    40));

   /* Switch: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Switch2
      RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Switch2: Omitted comparison with constant. */
   if (!(SRCD505_Relational_Operator1)) {
      SRCD505_Switch2 = SRCD505_Relational_Operator2 && (!(X_SRCD511_UnitDelay));
   }
   else {
      SRCD505_Switch2 = 1 /* 1. */;
   }
   SRCD508_Logical_Operator5 = SRCD5_Logical_Operator12 || ((!(SRCD505_Switch2)) &&
    X_SRCD508_Unit_Delay);

   /* TargetLink outport: RCD/UCE_bExtdWkuMain */
   RCD_UCE_bExtdWkuMain_in = SRCD508_Logical_Operator5;

   /* Switch: RCD/F04_Synthetiser_infos_PdV/BasculeRS/Switch
      RCD/F04_Synthetiser_infos_PdV/BasculeRS/Switch: Omitted comparison with constant. */
   if (X_SRCD504_Unit_Delay1) {
      /* SLLocal: Default storage class for local variables | Width: 8 */
      Boolean SRCD506_Logical_Operator;

      SRCD506_Logical_Operator = (!(SRCD5_Logical_Operator12)) && X_SRCD506_UnitDelay;
      SRCD504_Switch = (SRCD506_Logical_Operator && (!(SRCD5_Logical_Operator12))) ||
       ((!(SRCD506_Logical_Operator)) && (!(SRCD5_Logical_Operator12)) && X_SRCD504_Unit_Delay);
   }
   else {
      SRCD504_Switch = 0 /* 0. */;
   }

   /* TargetLink outport: RCD/UCE_bPwrlAcv */
   UCE_bPwrlAcv_out = SRCD504_Switch;

   /* TargetLink outport: RCD/UCE_bWkuMain */
   UCE_bWkuMain_out = SRCD5_Logical_Operator12;

   /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch7
      RCD/F04_Synthetiser_infos_PdV/Switch7: Omitted comparison with constant. */
   if ((!(SRCD5_Logical_Operator12)) && (!(SRCD504_Switch))) {
      UCE_stWkuMainRelSt_MP = 0 /* 0. */;
   }
   else {
      /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch8
         RCD/F04_Synthetiser_infos_PdV/Switch8: Omitted comparison with constant. */
      if (SRCD5_Logical_Operator12 && (!(SRCD504_Switch))) {
         UCE_stWkuMainRelSt_MP = 1 /* 1. */;
      }
      else {
         /* Switch: RCD/F04_Synthetiser_infos_PdV/Switch9
            RCD/F04_Synthetiser_infos_PdV/Switch9: Omitted comparison with constant. */
         if ((!(SRCD5_Logical_Operator12)) && SRCD504_Switch) {
            UCE_stWkuMainRelSt_MP = 2 /* 2. */;
         }
         else {
            UCE_stWkuMainRelSt_MP = 3 /* 3. */;
         }
      }
   }

   /* TargetLink outport: RCD/UCE_stWkuMainRelSt */
   UCE_stWkuMainRelSt_out = UCE_stWkuMainRelSt_MP;

   /* TargetLink outport: RCD/UCE_stSt */
   UCE_stSt_out = UCE_stSt_MP;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/Unit Delay */
   X_SRCD505_Unit_Delay = SRCD505_Relational_Operator1;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/falling_edge/UnitDelay */
   X_SRCD510_UnitDelay = SRCD5_Logical_Operator12;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/UnitDelay1 */
   X_SRCD505_UnitDelay1 = SRCD509_Switch1;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/rising_edge2/UnitDelay */
   X_SRCD511_UnitDelay = SRCD505_Relational_Operator2;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/TurnOffDelay/F04_Synthetiser_infos_PdV/Unit Delay */
   X_SRCD508_Unit_Delay = SRCD508_Logical_Operator5;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/BasculeRS/Unit Delay1 */
   X_SRCD504_Unit_Delay1 = 1 /* 1. */;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/falling_edge/UnitDelay */
   X_SRCD506_UnitDelay = SRCD5_Logical_Operator12;

   /* Unit delay: RCD/F04_Synthetiser_infos_PdV/BasculeRS/Unit Delay */
   X_SRCD504_Unit_Delay = SRCD504_Switch;
}

#define RCD_STOP_SEC_CODE
#include "RCD_MemMap.h"

/**************************************************************************************************\
 ***  FUNCTION:
 ***      RCD_FctVarInit
 *** 
 ***  DESCRIPTION:
 ***      AR_INTERNAL_VAR_DISP_8BIT
 *** 
 ***  PARAMETERS:
 ***      Type               Name                Description
 ***      ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 ***
 ***  RETURNS:
 ***      Void
 ***
 ***  SETTINGS:
 ***
\**************************************************************************************************/

#define RCD_START_SEC_CODE
#include "RCD_MemMap.h"
Void RCD_FctVarInit(Void)
{
   CRCD14_UCE_bDgoRCDLineScg = 0 /* 0. */;
   CRCD17_UCE_stAPCSt = 12 /* 12. */;
   CRCD1_UCE_bDgoMainWkuDisrd = 0 /* 0. */;
   CRCD4_UCE_bDgoMainWkuIncst = 0 /* 0. */;
   CRCD7_UCE_stRCDSt = 3 /* 3. */;
   SBFS_F01_01_06__pal_pour_GD_RCD.CRCD2_Defaut_inactif = 0 /* 0. */;
   SBFS_F01_01_06__pal_pour_GD_RCD.CRCD3_Defaut_actif = 0 /* 0. */;
   SBFS_F01_01_07__pal_pour_GD_RCD.CRCD5_Defaut_inactif = 0 /* 0. */;
   SBFS_F01_01_07__pal_pour_GD_RCD.CRCD6_Defaut_actif = 0 /* 0. */;
   SBFS_F01_05_01__e_etats_RCD_RCD.CRCD7_F01_05_0__ne_etats_RCD_ns = 0 /* 0. */;
   SBFS_F01_05_02__sse_pour_GD_RCD.CRCD15_Defaut_inactif = 0 /* 0. */;
   SBFS_F01_05_02__sse_pour_GD_RCD.CRCD16_Defaut_actif = 0 /* 0. */;
   SBFS_F02_04_01__ate_machine_RCD.CRCD18_Reveil_principal_nominal = 0 /* 0. */;
   SBFS_F02_04_01__ate_machine_RCD.CRCD19_Prepara___Mise_en_veille = 0 /* 0. */;
   SBFS_F02_04_01__ate_machine_RCD.CRCD20_Com_Latch = 0 /* 0. */;
   SBFS_F02_04_01__ate_machine_RCD.CRCD21_Reveil_Partiel_interne = 0 /* 0. */;
   SRCD107_RSWE = 0 /* 0. */;
   SRCD113_8Bit_Encoder_out = 0 /* 0. */;
   SRCD11_RSWE = 0 /* 0. */;
   SRCD13_Logical_Operator1 = 0 /* 0. */;
   SRCD197_8Bit_Encoder_out = 0 /* 0. */;
   SRCD2_ROWD = 0 /* 0. */;
   SRCD2_RSWE = 0 /* 0. */;
   SRCD398_Logical_Operator6 = 0 /* 0. */;
   SRCD3_ROWD = 0 /* 0. */;
   SRCD3_RSWE = 0 /* 0. */;
   SRCD408_Logical_Operator4 = 0 /* 0. */;
   SRCD421_Switch1 = 0 /* 0. */;
   SRCD422_Switch1 = 0 /* 0. */;
   SRCD423_Switch1 = 0 /* 0. */;
   SRCD424_Switch = 0 /* 0. */;
   SRCD442_Logical_Operator1 = 0 /* 0. */;
   SRCD488_Switch1 = 0 /* 0. */;
   SRCD489_Switch1 = 0 /* 0. */;
   SRCD490_Switch1 = 0 /* 0. */;
   SRCD491_Switch = 0 /* 0. */;
   SRCD71_Logical_Operator1 = 0 /* 0. */;
   SRCD87_Logical_Operator1 = 0 /* 0. */;
   UCE_bMstPtlWkuAcv = 0 /* 0. */;
   UCE_bMstPtlWkuDeac = 0 /* 0. */;
   UCE_bMstPtlWkuY1Acv = 0 /* 0. */;
   UCE_bMstPtlWkuY1Req = 0 /* 0. */;
   UCE_bMstPtlWkuY2Acv = 0 /* 0. */;
   UCE_bMstPtlWkuY2Req = 0 /* 0. */;
   UCE_bMstPtlWkuY3Acv = 0 /* 0. */;
   UCE_bMstPtlWkuY3Req = 0 /* 0. */;
   UCE_bMstPtlWkuY4Acv = 0 /* 0. */;
   UCE_bMstPtlWkuY4Req = 0 /* 0. */;
   UCE_bMstPtlWkuY5Acv = 0 /* 0. */;
   UCE_bMstPtlWkuY5Req = 0 /* 0. */;
   UCE_bSlavePtlWkuX1Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX1St = 0 /* 0. */;
   UCE_bSlavePtlWkuX2Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX2St = 0 /* 0. */;
   UCE_bSlavePtlWkuX3Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX3St = 0 /* 0. */;
   UCE_bSlavePtlWkuX4Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX4St = 0 /* 0. */;
   UCE_bSlavePtlWkuX5Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX5St = 0 /* 0. */;
   UCE_bSlavePtlWkuX6Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX6St = 0 /* 0. */;
   UCE_bSlavePtlWkuX7Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX7St = 0 /* 0. */;
   UCE_bSlavePtlWkuX8Acv = 0 /* 0. */;
   UCE_bSlavePtlWkuX8St = 0 /* 0. */;
   X1_UnitDelay = 0 /* 0. */;
   X2_UnitDelay = 0 /* 0. */;
   X3_UnitDelay = 0 /* 0. */;
   X4_UnitDelay = 0 /* 0. */;
   X5_UnitDelay = 0 /* 0. */;
   X6_UnitDelay = 0 /* 0. */;
   X7_UnitDelay = 0 /* 0. */;
   X8_UnitDelay = 0 /* 0. */;
   X_SRCD100_UnitDelay = 0 /* 0. */;
   X_SRCD101_UnitDelay = 0 /* 0. */;
   X_SRCD102_Unit_Delay = 0 /* 0. */;
   X_SRCD105_UnitDelay = 0 /* 0. */;
   X_SRCD106_UnitDelay = 0 /* 0. */;
   X_SRCD11_Unit_Delay7 = 0 /* 0. */;
   X_SRCD125_UnitDelay = 0 /* 0. */;
   X_SRCD129_Unit_Delay = 0 /* 0. */;
   X_SRCD129_Unit_Delay1 = 0 /* 0. */;
   X_SRCD130_UnitDelay = 0 /* 0. */;
   X_SRCD134_Unit_Delay = 0 /* 0. */;
   X_SRCD134_Unit_Delay1 = 0 /* 0. */;
   X_SRCD135_UnitDelay = 0 /* 0. */;
   X_SRCD139_UnitDelay = 0 /* 0. */;
   X_SRCD143_Unit_Delay = 0 /* 0. */;
   X_SRCD143_Unit_Delay1 = 0 /* 0. */;
   X_SRCD144_UnitDelay = 0 /* 0. */;
   X_SRCD148_Unit_Delay = 0 /* 0. */;
   X_SRCD148_Unit_Delay1 = 0 /* 0. */;
   X_SRCD149_UnitDelay = 0 /* 0. */;
   X_SRCD153_UnitDelay = 0 /* 0. */;
   X_SRCD157_Unit_Delay = 0 /* 0. */;
   X_SRCD157_Unit_Delay1 = 0 /* 0. */;
   X_SRCD158_UnitDelay = 0 /* 0. */;
   X_SRCD162_Unit_Delay = 0 /* 0. */;
   X_SRCD162_Unit_Delay1 = 0 /* 0. */;
   X_SRCD163_UnitDelay = 0 /* 0. */;
   X_SRCD167_UnitDelay = 0 /* 0. */;
   X_SRCD171_Unit_Delay = 0 /* 0. */;
   X_SRCD171_Unit_Delay1 = 0 /* 0. */;
   X_SRCD172_UnitDelay = 0 /* 0. */;
   X_SRCD176_Unit_Delay = 0 /* 0. */;
   X_SRCD176_Unit_Delay1 = 0 /* 0. */;
   X_SRCD177_UnitDelay = 0 /* 0. */;
   X_SRCD181_UnitDelay = 0 /* 0. */;
   X_SRCD185_Unit_Delay = 0 /* 0. */;
   X_SRCD185_Unit_Delay1 = 0 /* 0. */;
   X_SRCD186_UnitDelay = 0 /* 0. */;
   X_SRCD190_Unit_Delay = 0 /* 0. */;
   X_SRCD190_Unit_Delay1 = 0 /* 0. */;
   X_SRCD191_UnitDelay = 0 /* 0. */;
   X_SRCD212_UnitDelay1 = 0 /* 0. */;
   X_SRCD212_Unit_Delay = 0 /* 0. */;
   X_SRCD213_Unit_Delay = 0 /* 0. */;
   X_SRCD216_UnitDelay = 0 /* 0. */;
   X_SRCD217_UnitDelay = 0 /* 0. */;
   X_SRCD21_UnitDelay1 = 0 /* 0. */;
   X_SRCD21_Unit_Delay = 0 /* 0. */;
   X_SRCD222_Unit_Delay = 0 /* 0. */;
   X_SRCD222_Unit_Delay1 = 0 /* 0. */;
   X_SRCD223_UnitDelay = 0 /* 0. */;
   X_SRCD224_UnitDelay1 = 0 /* 0. */;
   X_SRCD224_Unit_Delay = 0 /* 0. */;
   X_SRCD225_Unit_Delay = 0 /* 0. */;
   X_SRCD228_UnitDelay = 0 /* 0. */;
   X_SRCD229_UnitDelay = 0 /* 0. */;
   X_SRCD22_UnitDelay1 = 0 /* 0. */;
   X_SRCD22_Unit_Delay = 0 /* 0. */;
   X_SRCD234_UnitDelay1 = 0 /* 0. */;
   X_SRCD234_Unit_Delay = 0 /* 0. */;
   X_SRCD235_Unit_Delay = 0 /* 0. */;
   X_SRCD238_UnitDelay = 0 /* 0. */;
   X_SRCD239_UnitDelay = 0 /* 0. */;
   X_SRCD23_Unit_Delay = 0 /* 0. */;
   X_SRCD244_Unit_Delay = 0 /* 0. */;
   X_SRCD244_Unit_Delay1 = 0 /* 0. */;
   X_SRCD245_UnitDelay = 0 /* 0. */;
   X_SRCD246_UnitDelay1 = 0 /* 0. */;
   X_SRCD246_Unit_Delay = 0 /* 0. */;
   X_SRCD247_Unit_Delay = 0 /* 0. */;
   X_SRCD250_UnitDelay = 0 /* 0. */;
   X_SRCD251_UnitDelay = 0 /* 0. */;
   X_SRCD256_UnitDelay1 = 0 /* 0. */;
   X_SRCD256_Unit_Delay = 0 /* 0. */;
   X_SRCD257_Unit_Delay = 0 /* 0. */;
   X_SRCD260_UnitDelay = 0 /* 0. */;
   X_SRCD261_UnitDelay = 0 /* 0. */;
   X_SRCD266_Unit_Delay = 0 /* 0. */;
   X_SRCD266_Unit_Delay1 = 0 /* 0. */;
   X_SRCD267_UnitDelay = 0 /* 0. */;
   X_SRCD268_UnitDelay1 = 0 /* 0. */;
   X_SRCD268_Unit_Delay = 0 /* 0. */;
   X_SRCD269_Unit_Delay = 0 /* 0. */;
   X_SRCD26_UnitDelay = 0 /* 0. */;
   X_SRCD272_UnitDelay = 0 /* 0. */;
   X_SRCD273_UnitDelay = 0 /* 0. */;
   X_SRCD278_UnitDelay1 = 0 /* 0. */;
   X_SRCD278_Unit_Delay = 0 /* 0. */;
   X_SRCD279_Unit_Delay = 0 /* 0. */;
   X_SRCD27_UnitDelay = 0 /* 0. */;
   X_SRCD282_UnitDelay = 0 /* 0. */;
   X_SRCD283_UnitDelay = 0 /* 0. */;
   X_SRCD288_Unit_Delay = 0 /* 0. */;
   X_SRCD288_Unit_Delay1 = 0 /* 0. */;
   X_SRCD289_UnitDelay = 0 /* 0. */;
   X_SRCD28_Unit_Delay = 0 /* 0. */;
   X_SRCD290_UnitDelay1 = 0 /* 0. */;
   X_SRCD290_Unit_Delay = 0 /* 0. */;
   X_SRCD291_Unit_Delay = 0 /* 0. */;
   X_SRCD294_UnitDelay = 0 /* 0. */;
   X_SRCD295_UnitDelay = 0 /* 0. */;
   X_SRCD2_Unit_Delay1 = 0 /* 0. */;
   X_SRCD300_UnitDelay1 = 0 /* 0. */;
   X_SRCD300_Unit_Delay = 0 /* 0. */;
   X_SRCD301_Unit_Delay = 0 /* 0. */;
   X_SRCD304_UnitDelay = 0 /* 0. */;
   X_SRCD305_UnitDelay = 0 /* 0. */;
   X_SRCD310_Unit_Delay = 0 /* 0. */;
   X_SRCD310_Unit_Delay1 = 0 /* 0. */;
   X_SRCD311_UnitDelay = 0 /* 0. */;
   X_SRCD312_UnitDelay1 = 0 /* 0. */;
   X_SRCD312_Unit_Delay = 0 /* 0. */;
   X_SRCD313_Unit_Delay = 0 /* 0. */;
   X_SRCD316_UnitDelay = 0 /* 0. */;
   X_SRCD317_UnitDelay = 0 /* 0. */;
   X_SRCD31_UnitDelay = 0 /* 0. */;
   X_SRCD322_UnitDelay1 = 0 /* 0. */;
   X_SRCD322_Unit_Delay = 0 /* 0. */;
   X_SRCD323_Unit_Delay = 0 /* 0. */;
   X_SRCD326_UnitDelay = 0 /* 0. */;
   X_SRCD327_UnitDelay = 0 /* 0. */;
   X_SRCD32_UnitDelay = 0 /* 0. */;
   X_SRCD332_Unit_Delay = 0 /* 0. */;
   X_SRCD332_Unit_Delay1 = 0 /* 0. */;
   X_SRCD333_UnitDelay = 0 /* 0. */;
   X_SRCD334_UnitDelay1 = 0 /* 0. */;
   X_SRCD334_Unit_Delay = 0 /* 0. */;
   X_SRCD335_Unit_Delay = 0 /* 0. */;
   X_SRCD338_UnitDelay = 0 /* 0. */;
   X_SRCD339_UnitDelay = 0 /* 0. */;
   X_SRCD33_UnitDelay1 = 0 /* 0. */;
   X_SRCD33_Unit_Delay = 0 /* 0. */;
   X_SRCD344_UnitDelay1 = 0 /* 0. */;
   X_SRCD344_Unit_Delay = 0 /* 0. */;
   X_SRCD345_Unit_Delay = 0 /* 0. */;
   X_SRCD348_UnitDelay = 0 /* 0. */;
   X_SRCD349_UnitDelay = 0 /* 0. */;
   X_SRCD34_UnitDelay1 = 0 /* 0. */;
   X_SRCD34_Unit_Delay = 0 /* 0. */;
   X_SRCD354_Unit_Delay = 0 /* 0. */;
   X_SRCD354_Unit_Delay1 = 0 /* 0. */;
   X_SRCD355_UnitDelay = 0 /* 0. */;
   X_SRCD356_UnitDelay1 = 0 /* 0. */;
   X_SRCD356_Unit_Delay = 0 /* 0. */;
   X_SRCD357_Unit_Delay = 0 /* 0. */;
   X_SRCD35_UnitDelay1 = 0 /* 0. */;
   X_SRCD35_Unit_Delay = 0 /* 0. */;
   X_SRCD360_UnitDelay = 0 /* 0. */;
   X_SRCD361_UnitDelay = 0 /* 0. */;
   X_SRCD366_UnitDelay1 = 0 /* 0. */;
   X_SRCD366_Unit_Delay = 0 /* 0. */;
   X_SRCD367_Unit_Delay = 0 /* 0. */;
   X_SRCD370_UnitDelay = 0 /* 0. */;
   X_SRCD371_UnitDelay = 0 /* 0. */;
   X_SRCD376_Unit_Delay = 0 /* 0. */;
   X_SRCD376_Unit_Delay1 = 0 /* 0. */;
   X_SRCD377_UnitDelay = 0 /* 0. */;
   X_SRCD378_UnitDelay1 = 0 /* 0. */;
   X_SRCD378_Unit_Delay = 0 /* 0. */;
   X_SRCD379_Unit_Delay = 0 /* 0. */;
   X_SRCD37_Unit_Delay = 0 /* 0. */;
   X_SRCD382_UnitDelay = 0 /* 0. */;
   X_SRCD383_UnitDelay = 0 /* 0. */;
   X_SRCD386_UnitDelay1 = 0 /* 0. */;
   X_SRCD386_Unit_Delay = 0 /* 0. */;
   X_SRCD387_Unit_Delay = 0 /* 0. */;
   X_SRCD390_UnitDelay = 0 /* 0. */;
   X_SRCD391_UnitDelay = 0 /* 0. */;
   X_SRCD392_UnitDelay1 = 0 /* 0. */;
   X_SRCD392_Unit_Delay = 0 /* 0. */;
   X_SRCD393_Unit_Delay = 0 /* 0. */;
   X_SRCD396_UnitDelay = 0 /* 0. */;
   X_SRCD397_UnitDelay = 0 /* 0. */;
   X_SRCD398_Unit_Delay2 = 0 /* 0. */;
   X_SRCD39_UnitDelay = 0 /* 0. */;
   X_SRCD3_Unit_Delay8 = 0 /* 0. */;
   X_SRCD404_Unit_Delay = 0 /* 0. */;
   X_SRCD404_Unit_Delay1 = 0 /* 0. */;
   X_SRCD405_UnitDelay = 0 /* 0. */;
   X_SRCD409_UnitDelay1 = 0 /* 0. */;
   X_SRCD409_Unit_Delay = 0 /* 0. */;
   X_SRCD40_UnitDelay = 0 /* 0. */;
   X_SRCD410_UnitDelay1 = 0 /* 0. */;
   X_SRCD410_Unit_Delay = 0 /* 0. */;
   X_SRCD411_Unit_Delay = 0 /* 0. */;
   X_SRCD414_UnitDelay = 0 /* 0. */;
   X_SRCD415_UnitDelay = 0 /* 0. */;
   X_SRCD416_Unit_Delay = 0 /* 0. */;
   X_SRCD419_UnitDelay = 0 /* 0. */;
   X_SRCD41_Unit_Delay = 0 /* 0. */;
   X_SRCD420_UnitDelay = 0 /* 0. */;
   X_SRCD425_UnitDelay1 = 0 /* 0. */;
   X_SRCD425_Unit_Delay = 0 /* 0. */;
   X_SRCD426_UnitDelay1 = 0 /* 0. */;
   X_SRCD426_Unit_Delay = 0 /* 0. */;
   X_SRCD427_Unit_Delay = 0 /* 0. */;
   X_SRCD430_UnitDelay = 0 /* 0. */;
   X_SRCD431_UnitDelay = 0 /* 0. */;
   X_SRCD432_Unit_Delay = 0 /* 0. */;
   X_SRCD435_UnitDelay = 0 /* 0. */;
   X_SRCD436_UnitDelay = 0 /* 0. */;
   X_SRCD446_UnitDelay1 = 0 /* 0. */;
   X_SRCD446_Unit_Delay = 0 /* 0. */;
   X_SRCD447_UnitDelay1 = 0 /* 0. */;
   X_SRCD447_Unit_Delay = 0 /* 0. */;
   X_SRCD448_Unit_Delay = 0 /* 0. */;
   X_SRCD44_UnitDelay = 0 /* 0. */;
   X_SRCD451_UnitDelay = 0 /* 0. */;
   X_SRCD452_UnitDelay = 0 /* 0. */;
   X_SRCD453_Unit_Delay = 0 /* 0. */;
   X_SRCD456_UnitDelay = 0 /* 0. */;
   X_SRCD457_UnitDelay = 0 /* 0. */;
   X_SRCD458_UnitDelay1 = 0 /* 0. */;
   X_SRCD458_Unit_Delay = 0 /* 0. */;
   X_SRCD459_Unit_Delay = 0 /* 0. */;
   X_SRCD45_UnitDelay = 0 /* 0. */;
   X_SRCD462_UnitDelay = 0 /* 0. */;
   X_SRCD463_UnitDelay = 0 /* 0. */;
   X_SRCD464_UnitDelay1 = 0 /* 0. */;
   X_SRCD464_Unit_Delay = 0 /* 0. */;
   X_SRCD465_Unit_Delay = 0 /* 0. */;
   X_SRCD468_UnitDelay = 0 /* 0. */;
   X_SRCD469_UnitDelay = 0 /* 0. */;
   X_SRCD46_Unit_Delay = 0 /* 0. */;
   X_SRCD470_UnitDelay1 = 0 /* 0. */;
   X_SRCD470_Unit_Delay = 0 /* 0. */;
   X_SRCD471_UnitDelay1 = 0 /* 0. */;
   X_SRCD471_Unit_Delay = 0 /* 0. */;
   X_SRCD472_Unit_Delay = 0 /* 0. */;
   X_SRCD475_UnitDelay = 0 /* 0. */;
   X_SRCD476_UnitDelay = 0 /* 0. */;
   X_SRCD477_Unit_Delay = 0 /* 0. */;
   X_SRCD480_UnitDelay = 0 /* 0. */;
   X_SRCD481_UnitDelay = 0 /* 0. */;
   X_SRCD482_UnitDelay1 = 0 /* 0. */;
   X_SRCD482_Unit_Delay = 0 /* 0. */;
   X_SRCD483_Unit_Delay = 0 /* 0. */;
   X_SRCD486_UnitDelay = 0 /* 0. */;
   X_SRCD487_UnitDelay = 0 /* 0. */;
   X_SRCD492_UnitDelay1 = 0 /* 0. */;
   X_SRCD492_Unit_Delay = 0 /* 0. */;
   X_SRCD493_UnitDelay1 = 0 /* 0. */;
   X_SRCD493_Unit_Delay = 0 /* 0. */;
   X_SRCD494_Unit_Delay = 0 /* 0. */;
   X_SRCD497_UnitDelay = 0 /* 0. */;
   X_SRCD498_UnitDelay = 0 /* 0. */;
   X_SRCD499_Unit_Delay = 0 /* 0. */;
   X_SRCD49_UnitDelay = 0 /* 0. */;
   X_SRCD502_UnitDelay = 0 /* 0. */;
   X_SRCD503_UnitDelay = 0 /* 0. */;
   X_SRCD504_Unit_Delay = 0 /* 0. */;
   X_SRCD504_Unit_Delay1 = 0 /* 0. */;
   X_SRCD505_UnitDelay1 = 0 /* 0. */;
   X_SRCD505_Unit_Delay = 0 /* 0. */;
   X_SRCD506_UnitDelay = 0 /* 0. */;
   X_SRCD508_Unit_Delay = 0 /* 0. */;
   X_SRCD50_UnitDelay = 0 /* 0. */;
   X_SRCD510_UnitDelay = 0 /* 0. */;
   X_SRCD511_UnitDelay = 0 /* 0. */;
   X_SRCD51_UnitDelay1 = 0 /* 0. */;
   X_SRCD51_Unit_Delay = 0 /* 0. */;
   X_SRCD52_Unit_Delay = 0 /* 0. */;
   X_SRCD55_UnitDelay = 0 /* 0. */;
   X_SRCD56_UnitDelay = 0 /* 0. */;
   X_SRCD57_UnitDelay1 = 0 /* 0. */;
   X_SRCD57_Unit_Delay = 0 /* 0. */;
   X_SRCD58_Unit_Delay = 0 /* 0. */;
   X_SRCD61_UnitDelay = 0 /* 0. */;
   X_SRCD62_UnitDelay = 0 /* 0. */;
   X_SRCD63_UnitDelay1 = 0 /* 0. */;
   X_SRCD63_Unit_Delay = 0 /* 0. */;
   X_SRCD64_Unit_Delay = 0 /* 0. */;
   X_SRCD67_UnitDelay = 0 /* 0. */;
   X_SRCD68_UnitDelay = 0 /* 0. */;
   X_SRCD72_UnitDelay1 = 0 /* 0. */;
   X_SRCD72_Unit_Delay = 0 /* 0. */;
   X_SRCD73_UnitDelay1 = 0 /* 0. */;
   X_SRCD73_Unit_Delay = 0 /* 0. */;
   X_SRCD74_UnitDelay = 0 /* 0. */;
   X_SRCD75_Unit_Delay = 0 /* 0. */;
   X_SRCD78_UnitDelay = 0 /* 0. */;
   X_SRCD79_UnitDelay = 0 /* 0. */;
   X_SRCD80_Unit_Delay = 0 /* 0. */;
   X_SRCD83_UnitDelay = 0 /* 0. */;
   X_SRCD84_UnitDelay = 0 /* 0. */;
   X_SRCD88_UnitDelay1 = 0 /* 0. */;
   X_SRCD88_Unit_Delay = 0 /* 0. */;
   X_SRCD89_UnitDelay1 = 0 /* 0. */;
   X_SRCD89_Unit_Delay = 0 /* 0. */;
   X_SRCD90_UnitDelay1 = 0 /* 0. */;
   X_SRCD90_Unit_Delay = 0 /* 0. */;
   X_SRCD91_UnitDelay = 0 /* 0. */;
   X_SRCD92_Unit_Delay = 0 /* 0. */;
   X_SRCD95_UnitDelay = 0 /* 0. */;
   X_SRCD96_UnitDelay = 0 /* 0. */;
   X_SRCD97_Unit_Delay = 0 /* 0. */;
   Y1Acv_UnitDelay = 0 /* 0. */;
   Y1Req_UnitDelay = 0 /* 0. */;
   Y2Acv_UnitDelay = 0 /* 0. */;
   Y3Av_UnitDelay = 0 /* 0. */;
   Y3Req_UnitDelay = 0 /* 0. */;
   Y4Acv_UnitDelay = 0 /* 0. */;
   Y4Req_UnitDelay = 0 /* 0. */;
   Y5Acv_UnitDelay = 0 /* 0. */;
   Y5Req_UnitDelay = 0 /* 0. */;
   y2Req_UnitDelay = 0 /* 0. */;
}

#define RCD_STOP_SEC_CODE
#include "RCD_MemMap.h"

/*----------------------------------------------------------------------------*\
  MODULE LOCAL FUNCTION DEFINITIONS
\*----------------------------------------------------------------------------*/

#endif/*_RCD_002_TEV_FCT_C_ */
/*----------------------------------------------------------------------------*\
  END OF FILE
\*----------------------------------------------------------------------------*/
