###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-06.ece.iastate.edu)
#  Generated on:      Thu Dec 10 21:08:35 2015
#  Design:            triangle
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin xo_reg[1]/CP 
Endpoint:   xo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: x_reg[1]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.251
  Arrival Time                  0.357
  Slack Time                    0.106
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.066 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.039 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.019 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.031 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.106 | 
     | x_reg[1]                       | CPN v -> Q v | SDFNSND4 | 0.144 |   0.356 |    0.250 | 
     | xo_reg[1]                      | D v          | DFKCNQD1 | 0.001 |   0.357 |    0.251 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.146 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.165 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.193 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.320 | 
     | xo_reg[1]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.321 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin xo_reg[2]/CP 
Endpoint:   xo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: x_reg[2]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.038
+ Phase Shift                   0.000
= Required Time                 0.253
  Arrival Time                  0.370
  Slack Time                    0.118
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.078 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.051 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.031 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.019 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.094 | 
     | x_reg[2]                       | CPN v -> Q v | DFNSND4  | 0.158 |   0.370 |    0.252 | 
     | xo_reg[2]                      | D v          | DFKCNQD1 | 0.000 |   0.370 |    0.253 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.158 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.177 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.205 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.332 | 
     | xo_reg[2]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.332 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin yo_reg[0]/CP 
Endpoint:   yo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: y_reg[0]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.037
+ Phase Shift                   0.000
= Required Time                 0.251
  Arrival Time                  0.375
  Slack Time                    0.124
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.084 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.057 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.037 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2   | 0.048 |   0.134 |    0.010 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.073 |   0.207 |    0.084 | 
     | y_reg[0]                       | CPN v -> Q v | DFNSND2  | 0.167 |   0.375 |    0.251 | 
     | yo_reg[0]                      | D v          | DFKCNQD1 | 0.000 |   0.375 |    0.251 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.164 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.183 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.211 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.338 | 
     | yo_reg[0]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.338 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin yo_reg[1]/CP 
Endpoint:   yo_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: y_reg[1]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.036
+ Phase Shift                   0.000
= Required Time                 0.251
  Arrival Time                  0.376
  Slack Time                    0.125
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.085 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.058 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.038 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2   | 0.048 |   0.134 |    0.009 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.073 |   0.207 |    0.083 | 
     | y_reg[1]                       | CPN v -> Q v | DFNSND2  | 0.168 |   0.375 |    0.251 | 
     | yo_reg[1]                      | D v          | DFKCNQD1 | 0.000 |   0.376 |    0.251 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.165 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.184 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.212 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.339 | 
     | yo_reg[1]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.339 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin yo_reg[2]/CP 
Endpoint:   yo_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: y_reg[2]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.035
+ Phase Shift                   0.000
= Required Time                 0.249
  Arrival Time                  0.381
  Slack Time                    0.132
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.092 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.065 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.046 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2   | 0.048 |   0.134 |    0.002 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.073 |   0.207 |    0.075 | 
     | y_reg[2]                       | CPN v -> Q v | DFNSND2  | 0.174 |   0.381 |    0.249 | 
     | yo_reg[2]                      | D v          | DFKCNQD1 | 0.000 |   0.381 |    0.249 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.172 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.191 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.219 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.346 | 
     | yo_reg[2]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.347 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin xo_reg[0]/CP 
Endpoint:   xo_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: x_reg[0]/Q  (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.037
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.415
  Slack Time                    0.163
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.123 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.097 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.077 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |   -0.027 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.049 | 
     | x_reg[0]                       | CPN v -> Q v | SDFNSND4 | 0.136 |   0.348 |    0.185 | 
     | FE_OCPC0_x_0_                  | I v -> Z v   | BUFFD3   | 0.067 |   0.415 |    0.252 | 
     | xo_reg[0]                      | D v          | DFKCNQD1 | 0.000 |   0.415 |    0.252 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.203 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.222 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.250 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.377 | 
     | xo_reg[0]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.378 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin y_reg[0]/CPN 
Endpoint:   y_reg[0]/D     (^) checked with trailing edge of 'clk'
Beginpoint: y_min_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.207
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.249
  Arrival Time                  0.417
  Slack Time                    0.168
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |   -0.128 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.109 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12   | 0.019 |   0.078 |   -0.090 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6    | 0.013 |   0.091 |   -0.077 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6    | 0.012 |   0.103 |   -0.064 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8   | 0.034 |   0.137 |   -0.031 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.081 |   0.218 |    0.050 | 
     | y_min_reg[0]                   | CP ^ -> Q ^ | DFQD4    | 0.129 |   0.347 |    0.179 | 
     | g7409                          | I0 ^ -> Z ^ | CKMUX2D1 | 0.071 |   0.417 |    0.249 | 
     | y_reg[0]                       | D ^         | DFNSND2  | 0.000 |   0.417 |    0.249 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.208 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |    0.235 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24  | 0.020 |   0.086 |    0.254 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2  | 0.048 |   0.134 |    0.302 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.073 |   0.207 |    0.375 | 
     | y_reg[0]                       | CPN v        | DFNSND2 | 0.000 |   0.207 |    0.375 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin y_reg[1]/CPN 
Endpoint:   y_reg[1]/D     (^) checked with trailing edge of 'clk'
Beginpoint: y_min_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.207
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.250
  Arrival Time                  0.422
  Slack Time                    0.173
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |   -0.133 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.114 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12   | 0.019 |   0.078 |   -0.095 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6    | 0.013 |   0.091 |   -0.082 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6    | 0.012 |   0.103 |   -0.069 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8   | 0.034 |   0.137 |   -0.036 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.081 |   0.218 |    0.045 | 
     | y_min_reg[1]                   | CP ^ -> Q ^ | DFQD4    | 0.134 |   0.351 |    0.179 | 
     | g7203                          | I0 ^ -> Z ^ | CKMUX2D1 | 0.071 |   0.422 |    0.250 | 
     | y_reg[1]                       | D ^         | DFNSND2  | 0.000 |   0.422 |    0.250 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.213 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |    0.240 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24  | 0.020 |   0.087 |    0.259 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2  | 0.048 |   0.134 |    0.307 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.073 |   0.207 |    0.380 | 
     | y_reg[1]                       | CPN v        | DFNSND2 | 0.000 |   0.207 |    0.380 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin control_reg[0]/CP 
Endpoint:   control_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: control_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                          0.019
+ Phase Shift                   0.000
= Required Time                 0.230
  Arrival Time                  0.404
  Slack Time                    0.174
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.040 |   -0.134 | 
     | clk__L1_I0                     | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.115 | 
     | clk__L2_I5                     | I v -> Z v   | BUFFD8  | 0.048 |   0.107 |   -0.067 | 
     | clk__L3_I8                     | I v -> ZN ^  | INVD12  | 0.017 |   0.124 |   -0.051 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.087 |   0.211 |    0.037 | 
     | control_reg[0]                 | CP ^ -> Q ^  | DFQD4   | 0.155 |   0.366 |    0.192 | 
     | g7204                          | A1 ^ -> ZN v | OAI21D1 | 0.038 |   0.404 |    0.230 | 
     | control_reg[0]                 | D v          | DFQD4   | 0.000 |   0.404 |    0.230 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.214 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.233 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.281 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.298 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |    0.385 | 
     | control_reg[0]                 | CP ^        | DFQD4   | 0.000 |   0.211 |    0.385 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin x_reg[0]/CPN 
Endpoint:   x_reg[0]/SI    (^) checked with trailing edge of 'clk'
Beginpoint: x_min_reg[0]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.030
+ Phase Shift                   0.000
= Required Time                 0.182
  Arrival Time                  0.356
  Slack Time                    0.174
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |   -0.134 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.115 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24   | 0.020 |   0.079 |   -0.095 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3    | 0.018 |   0.097 |   -0.077 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6    | 0.014 |   0.111 |   -0.064 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8   | 0.032 |   0.143 |   -0.031 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.079 |   0.222 |    0.048 | 
     | x_min_reg[0]                   | CP ^ -> Q ^ | DFQD4    | 0.133 |   0.356 |    0.182 | 
     | x_reg[0]                       | SI ^        | SDFNSND4 | 0.000 |   0.356 |    0.182 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.214 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.241 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.087 |    0.261 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.311 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.386 | 
     | x_reg[0]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.386 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin x_reg[0]/CPN 
Endpoint:   x_reg[0]/D (^) checked with trailing edge of 'clk'
Beginpoint: x_reg[0]/Q (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.005
+ Phase Shift                   0.000
= Required Time                 0.207
  Arrival Time                  0.382
  Slack Time                    0.175
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.135 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.108 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.088 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |   -0.038 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.037 | 
     | x_reg[0]                       | CPN v -> Q v | SDFNSND4 | 0.136 |   0.348 |    0.173 | 
     | g7316                          | I v -> ZN ^  | INVD3    | 0.033 |   0.382 |    0.207 | 
     | x_reg[0]                       | D ^          | SDFNSND4 | 0.000 |   0.382 |    0.207 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.215 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.242 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |    0.261 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.312 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.387 | 
     | x_reg[0]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.387 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin x_reg[1]/CPN 
Endpoint:   x_reg[1]/SI    (^) checked with trailing edge of 'clk'
Beginpoint: x_min_reg[1]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.032
+ Phase Shift                   0.000
= Required Time                 0.180
  Arrival Time                  0.360
  Slack Time                    0.180
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |   -0.140 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.121 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24   | 0.020 |   0.079 |   -0.100 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3    | 0.018 |   0.097 |   -0.083 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6    | 0.014 |   0.111 |   -0.069 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8   | 0.032 |   0.143 |   -0.037 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.079 |   0.222 |    0.043 | 
     | x_min_reg[1]                   | CP ^ -> Q ^ | DFQD4    | 0.137 |   0.360 |    0.180 | 
     | x_reg[1]                       | SI ^        | SDFNSND4 | 0.000 |   0.360 |    0.180 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.220 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.246 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |    0.266 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.316 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.392 | 
     | x_reg[1]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.392 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin y_reg[2]/CPN 
Endpoint:   y_reg[2]/D     (^) checked with trailing edge of 'clk'
Beginpoint: y_min_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.207
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.248
  Arrival Time                  0.430
  Slack Time                    0.182
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |   -0.142 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.123 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12   | 0.019 |   0.078 |   -0.104 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6    | 0.013 |   0.091 |   -0.091 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6    | 0.012 |   0.103 |   -0.079 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8   | 0.034 |   0.137 |   -0.045 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.081 |   0.218 |    0.036 | 
     | y_min_reg[2]                   | CP ^ -> Q ^ | DFQD1    | 0.134 |   0.352 |    0.170 | 
     | g38                            | I0 ^ -> Z ^ | CKMUX2D1 | 0.078 |   0.430 |    0.248 | 
     | y_reg[2]                       | D ^         | DFNSND2  | 0.000 |   0.430 |    0.248 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.222 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |    0.249 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24  | 0.020 |   0.086 |    0.269 | 
     | clk__L3_I2                     | I v -> Z v   | BUFFD2  | 0.048 |   0.134 |    0.316 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.073 |   0.207 |    0.390 | 
     | y_reg[2]                       | CPN v        | DFNSND2 | 0.000 |   0.207 |    0.390 | 
     +--------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin x_reg[0]/CPN 
Endpoint:   x_reg[0]/SE (v) checked with trailing edge of 'clk'
Beginpoint: inc_y_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.194
  Arrival Time                  0.379
  Slack Time                    0.185
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |            |             |          |       |  Time   |   Time   | 
     |------------+-------------+----------+-------+---------+----------| 
     |            | clk ^       |          |       |   0.040 |   -0.145 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.126 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3    | 0.022 |   0.081 |   -0.103 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4    | 0.016 |   0.097 |   -0.088 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12  | 0.038 |   0.135 |   -0.050 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2   | 0.043 |   0.177 |   -0.007 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1    | 0.030 |   0.208 |    0.023 | 
     | inc_y_reg  | CP ^ -> Q v | DFD2     | 0.171 |   0.378 |    0.194 | 
     | x_reg[0]   | SE v        | SDFNSND4 | 0.001 |   0.379 |    0.194 | 
     +------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.225 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.251 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |    0.271 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.321 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.397 | 
     | x_reg[0]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.397 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin x_reg[1]/CPN 
Endpoint:   x_reg[1]/SE (v) checked with trailing edge of 'clk'
Beginpoint: inc_y_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.194
  Arrival Time                  0.379
  Slack Time                    0.185
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc     |   Cell   | Delay | Arrival | Required | 
     |            |             |          |       |  Time   |   Time   | 
     |------------+-------------+----------+-------+---------+----------| 
     |            | clk ^       |          |       |   0.040 |   -0.145 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |   -0.126 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3    | 0.022 |   0.081 |   -0.103 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4    | 0.016 |   0.097 |   -0.088 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12  | 0.038 |   0.135 |   -0.050 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2   | 0.043 |   0.177 |   -0.007 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1    | 0.030 |   0.208 |    0.023 | 
     | inc_y_reg  | CP ^ -> Q v | DFD2     | 0.171 |   0.378 |    0.194 | 
     | x_reg[1]   | SE v        | SDFNSND4 | 0.001 |   0.379 |    0.194 | 
     +------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.225 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.251 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.087 |    0.271 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.321 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.397 | 
     | x_reg[1]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.397 | 
     +---------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin xo_reg[0]/CP 
Endpoint:   xo_reg[0]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.245
  Arrival Time                  0.435
  Slack Time                    0.190
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | clk ^        |          |       |   0.040 |   -0.150 | 
     | clk__L1_I0  | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.131 | 
     | clk__L2_I6  | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.109 | 
     | clk__L3_I9  | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.093 | 
     | clk__L4_I5  | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.055 | 
     | clk__L5_I3  | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.013 | 
     | clk__L6_I0  | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.025 | 
     | rst_int_reg | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.183 | 
     | g21         | A1 ^ -> ZN v | NR2XD2   | 0.061 |   0.434 |    0.244 | 
     | xo_reg[0]   | CN v         | DFKCNQD1 | 0.000 |   0.435 |    0.245 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.230 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.249 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.277 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.404 | 
     | xo_reg[0]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.405 | 
     +--------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin xo_reg[2]/CP 
Endpoint:   xo_reg[2]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.245
  Arrival Time                  0.435
  Slack Time                    0.190
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |  Instance   |     Arc      |   Cell   | Delay | Arrival | Required | 
     |             |              |          |       |  Time   |   Time   | 
     |-------------+--------------+----------+-------+---------+----------| 
     |             | clk ^        |          |       |   0.040 |   -0.150 | 
     | clk__L1_I0  | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.131 | 
     | clk__L2_I6  | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.109 | 
     | clk__L3_I9  | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.093 | 
     | clk__L4_I5  | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.056 | 
     | clk__L5_I3  | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.013 | 
     | clk__L6_I0  | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.025 | 
     | rst_int_reg | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.183 | 
     | g21         | A1 ^ -> ZN v | NR2XD2   | 0.061 |   0.434 |    0.244 | 
     | xo_reg[2]   | CN v         | DFKCNQD1 | 0.001 |   0.435 |    0.245 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.230 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.249 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.277 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.405 | 
     | xo_reg[2]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.405 | 
     +--------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin po_reg/CPN 
Endpoint:   po_reg/D (^) checked with trailing edge of 'clk'
Beginpoint: po_reg/Q (^) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.208
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.248
  Arrival Time                  0.444
  Slack Time                    0.196
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | clk v        |         |       |   0.040 |   -0.156 | 
     | clk__L1_I0 | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |   -0.129 | 
     | clk__L2_I6 | I ^ -> ZN v  | INVD3   | 0.022 |   0.088 |   -0.108 | 
     | clk__L3_I9 | I v -> ZN ^  | INVD4   | 0.018 |   0.107 |   -0.089 | 
     | clk__L4_I5 | I ^ -> Z ^   | BUFFD12 | 0.033 |   0.140 |   -0.056 | 
     | clk__L5_I3 | I ^ -> Z ^   | BUFFD2  | 0.038 |   0.178 |   -0.018 | 
     | clk__L6_I0 | I ^ -> ZN v  | INVD1   | 0.030 |   0.208 |    0.012 | 
     | po_reg     | CPN v -> Q ^ | DFNSND2 | 0.171 |   0.378 |    0.182 | 
     | g7161      | A1 ^ -> ZN ^ | IOA21D1 | 0.066 |   0.444 |    0.248 | 
     | po_reg     | D ^          | DFNSND2 | 0.000 |   0.444 |    0.248 | 
     +------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk v       |         |       |   0.040 |    0.236 | 
     | clk__L1_I0 | I v -> ZN ^ | INVD24  | 0.027 |   0.067 |    0.263 | 
     | clk__L2_I6 | I ^ -> ZN v | INVD3   | 0.022 |   0.088 |    0.285 | 
     | clk__L3_I9 | I v -> ZN ^ | INVD4   | 0.018 |   0.107 |    0.303 | 
     | clk__L4_I5 | I ^ -> Z ^  | BUFFD12 | 0.033 |   0.140 |    0.336 | 
     | clk__L5_I3 | I ^ -> Z ^  | BUFFD2  | 0.038 |   0.178 |    0.374 | 
     | clk__L6_I0 | I ^ -> ZN v | INVD1   | 0.030 |   0.208 |    0.404 | 
     | po_reg     | CPN v       | DFNSND2 | 0.000 |   0.208 |    0.404 | 
     +-----------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin check_reg/CP 
Endpoint:   check_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: check_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.208
+ Hold                          0.029
+ Phase Shift                   0.000
= Required Time                 0.237
  Arrival Time                  0.433
  Slack Time                    0.196
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | clk ^        |         |       |   0.040 |   -0.156 | 
     | clk__L1_I0 | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.137 | 
     | clk__L2_I6 | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.115 | 
     | clk__L3_I9 | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.099 | 
     | clk__L4_I5 | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.062 | 
     | clk__L5_I3 | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.019 | 
     | clk__L6_I1 | I v -> ZN ^  | INVD1   | 0.030 |   0.208 |    0.011 | 
     | check_reg  | CP ^ -> Q v  | DFQD1   | 0.160 |   0.368 |    0.172 | 
     | g7244      | A2 v -> ZN ^ | AOI21D4 | 0.043 |   0.411 |    0.215 | 
     | g7224      | A1 ^ -> ZN v | NR2XD1  | 0.022 |   0.433 |    0.237 | 
     | check_reg  | D v          | DFQD1   | 0.000 |   0.433 |    0.237 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |    0.236 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.255 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |    0.278 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |    0.293 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |    0.331 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |    0.374 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1   | 0.030 |   0.208 |    0.404 | 
     | check_reg  | CP ^        | DFQD1   | 0.000 |   0.208 |    0.404 | 
     +-----------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin inc_x_reg/CP 
Endpoint:   inc_x_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: po__reg/Q   (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.030
+ Phase Shift                   0.000
= Required Time                 0.246
  Arrival Time                  0.456
  Slack Time                    0.211
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | clk v        |         |       |   0.040 |   -0.171 | 
     | clk__L1_I0 | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |   -0.144 | 
     | clk__L2_I6 | I ^ -> ZN v  | INVD3   | 0.022 |   0.088 |   -0.122 | 
     | clk__L3_I9 | I v -> ZN ^  | INVD4   | 0.018 |   0.107 |   -0.104 | 
     | clk__L4_I5 | I ^ -> Z ^   | BUFFD12 | 0.033 |   0.140 |   -0.071 | 
     | clk__L5_I3 | I ^ -> Z ^   | BUFFD2  | 0.038 |   0.178 |   -0.033 | 
     | clk__L6_I0 | I ^ -> ZN v  | INVD1   | 0.030 |   0.208 |   -0.003 | 
     | po__reg    | CPN v -> Q v | DFNSND2 | 0.147 |   0.355 |    0.144 | 
     | g7331      | A1 v -> ZN ^ | NR2D0   | 0.056 |   0.411 |    0.200 | 
     | g23        | A2 ^ -> ZN v | OAI21D1 | 0.045 |   0.456 |    0.246 | 
     | inc_x_reg  | D v          | DFQD1   | 0.000 |   0.456 |    0.246 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |    0.251 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.270 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |    0.292 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |    0.308 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |    0.345 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |    0.388 | 
     | clk__L6_I0 | I v -> ZN ^ | INVD1   | 0.038 |   0.215 |    0.426 | 
     | inc_x_reg  | CP ^        | DFQD1   | 0.000 |   0.215 |    0.426 | 
     +-----------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin yo_reg[2]/CP 
Endpoint:   yo_reg[2]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.256
  Arrival Time                  0.468
  Slack Time                    0.212
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     |                    | clk ^        |          |       |   0.040 |   -0.172 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.153 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.131 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.115 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.077 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.035 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.003 | 
     | rst_int_reg        | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.162 | 
     | FE_RC_40_0         | A1 ^ -> ZN v | NR2XD4   | 0.025 |   0.399 |    0.187 | 
     | g19                | I v -> ZN ^  | INVD8    | 0.032 |   0.431 |    0.219 | 
     | FE_OCP_RBC13_n_470 | I ^ -> ZN v  | CKND16   | 0.036 |   0.467 |    0.255 | 
     | yo_reg[2]          | CN v         | DFKCNQD1 | 0.001 |   0.468 |    0.256 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.252 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.271 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.299 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.426 | 
     | yo_reg[2]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.426 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin yo_reg[1]/CP 
Endpoint:   yo_reg[1]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.256
  Arrival Time                  0.468
  Slack Time                    0.212
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     |                    | clk ^        |          |       |   0.040 |   -0.172 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.153 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.131 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.115 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.078 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.035 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.003 | 
     | rst_int_reg        | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.161 | 
     | FE_RC_40_0         | A1 ^ -> ZN v | NR2XD4   | 0.025 |   0.399 |    0.186 | 
     | g19                | I v -> ZN ^  | INVD8    | 0.032 |   0.431 |    0.219 | 
     | FE_OCP_RBC13_n_470 | I ^ -> ZN v  | CKND16   | 0.036 |   0.467 |    0.255 | 
     | yo_reg[1]          | CN v         | DFKCNQD1 | 0.001 |   0.468 |    0.256 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.252 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.271 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.299 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.427 | 
     | yo_reg[1]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.427 | 
     +--------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin xo_reg[1]/CP 
Endpoint:   xo_reg[1]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.256
  Arrival Time                  0.469
  Slack Time                    0.212
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     |                    | clk ^        |          |       |   0.040 |   -0.172 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.153 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.131 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.115 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.078 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.035 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.003 | 
     | rst_int_reg        | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.161 | 
     | FE_RC_40_0         | A1 ^ -> ZN v | NR2XD4   | 0.025 |   0.399 |    0.186 | 
     | g19                | I v -> ZN ^  | INVD8    | 0.032 |   0.431 |    0.219 | 
     | FE_OCP_RBC13_n_470 | I ^ -> ZN v  | CKND16   | 0.036 |   0.467 |    0.255 | 
     | xo_reg[1]          | CN v         | DFKCNQD1 | 0.002 |   0.469 |    0.256 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.252 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.272 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.299 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.427 | 
     | xo_reg[1]                      | CP ^        | DFKCNQD1 | 0.000 |   0.215 |    0.427 | 
     +--------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin yo_reg[0]/CP 
Endpoint:   yo_reg[0]/CN  (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.214
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.256
  Arrival Time                  0.469
  Slack Time                    0.213
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                    |              |          |       |  Time   |   Time   | 
     |--------------------+--------------+----------+-------+---------+----------| 
     |                    | clk ^        |          |       |   0.040 |   -0.173 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.154 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.131 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.116 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.078 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.035 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |    0.003 | 
     | rst_int_reg        | CP ^ -> Q ^  | DFD4     | 0.158 |   0.373 |    0.161 | 
     | FE_RC_40_0         | A1 ^ -> ZN v | NR2XD4   | 0.025 |   0.399 |    0.186 | 
     | g19                | I v -> ZN ^  | INVD8    | 0.032 |   0.431 |    0.218 | 
     | FE_OCP_RBC13_n_470 | I ^ -> ZN v  | CKND16   | 0.036 |   0.467 |    0.254 | 
     | yo_reg[0]          | CN v         | DFKCNQD1 | 0.002 |   0.469 |    0.256 | 
     +---------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                |             |          |       |  Time   |   Time   | 
     |--------------------------------+-------------+----------+-------+---------+----------| 
     |                                | clk ^       |          |       |   0.040 |    0.253 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24   | 0.019 |   0.059 |    0.272 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4    | 0.028 |   0.087 |    0.300 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1  | 0.127 |   0.214 |    0.427 | 
     | yo_reg[0]                      | CP ^        | DFKCNQD1 | 0.000 |   0.214 |    0.427 | 
     +--------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin x_reg[2]/CPN 
Endpoint:   x_reg[2]/D     (^) checked with trailing edge of 'clk'
Beginpoint: x_min_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.227
  Arrival Time                  0.444
  Slack Time                    0.217
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.177 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.158 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.137 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.018 |   0.097 |   -0.120 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.014 |   0.111 |   -0.106 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.143 |   -0.074 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.222 |    0.006 | 
     | x_min_reg[2]                   | CP ^ -> Q ^ | DFQD4   | 0.137 |   0.360 |    0.143 | 
     | g7186                          | I2 ^ -> Z ^ | MUX3D0  | 0.084 |   0.444 |    0.227 | 
     | x_reg[2]                       | D ^         | DFNSND4 | 0.000 |   0.444 |    0.227 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk v        |         |       |   0.040 |    0.257 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |    0.283 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24  | 0.020 |   0.086 |    0.303 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3  | 0.050 |   0.137 |    0.353 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1 | 0.075 |   0.212 |    0.429 | 
     | x_reg[2]                       | CPN v        | DFNSND4 | 0.000 |   0.212 |    0.429 | 
     +--------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin po__reg/CPN 
Endpoint:   po__reg/D (^) checked with trailing edge of 'clk'
Beginpoint: po__reg/Q (^) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.208
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.241
  Arrival Time                  0.464
  Slack Time                    0.223
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | clk v        |         |       |   0.040 |   -0.183 | 
     | clk__L1_I0 | I v -> ZN ^  | INVD24  | 0.027 |   0.067 |   -0.156 | 
     | clk__L2_I6 | I ^ -> ZN v  | INVD3   | 0.022 |   0.088 |   -0.134 | 
     | clk__L3_I9 | I v -> ZN ^  | INVD4   | 0.018 |   0.107 |   -0.116 | 
     | clk__L4_I5 | I ^ -> Z ^   | BUFFD12 | 0.033 |   0.140 |   -0.083 | 
     | clk__L5_I3 | I ^ -> Z ^   | BUFFD2  | 0.038 |   0.178 |   -0.045 | 
     | clk__L6_I0 | I ^ -> ZN v  | INVD1   | 0.030 |   0.208 |   -0.015 | 
     | po__reg    | CPN v -> Q ^ | DFNSND2 | 0.164 |   0.372 |    0.149 | 
     | g7164      | A1 ^ -> ZN v | CKND2D0 | 0.039 |   0.411 |    0.188 | 
     | g7156      | A2 v -> ZN ^ | CKND2D0 | 0.053 |   0.464 |    0.241 | 
     | po__reg    | D ^          | DFNSND2 | 0.000 |   0.464 |    0.241 | 
     +------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk v       |         |       |   0.040 |    0.263 | 
     | clk__L1_I0 | I v -> ZN ^ | INVD24  | 0.027 |   0.067 |    0.290 | 
     | clk__L2_I6 | I ^ -> ZN v | INVD3   | 0.022 |   0.088 |    0.311 | 
     | clk__L3_I9 | I v -> ZN ^ | INVD4   | 0.018 |   0.107 |    0.330 | 
     | clk__L4_I5 | I ^ -> Z ^  | BUFFD12 | 0.033 |   0.140 |    0.363 | 
     | clk__L5_I3 | I ^ -> Z ^  | BUFFD2  | 0.038 |   0.178 |    0.401 | 
     | clk__L6_I0 | I ^ -> ZN v | INVD1   | 0.030 |   0.208 |    0.431 | 
     | po__reg    | CPN v       | DFNSND2 | 0.000 |   0.208 |    0.431 | 
     +-----------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin control_reg[2]/CP 
Endpoint:   control_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: control_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                          0.020
+ Phase Shift                   0.000
= Required Time                 0.231
  Arrival Time                  0.462
  Slack Time                    0.231
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.040 |   -0.191 | 
     | clk__L1_I0                     | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.172 | 
     | clk__L2_I5                     | I v -> Z v   | BUFFD8  | 0.048 |   0.107 |   -0.124 | 
     | clk__L3_I8                     | I v -> ZN ^  | INVD12  | 0.017 |   0.124 |   -0.107 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.087 |   0.211 |   -0.020 | 
     | control_reg[2]                 | CP ^ -> Q ^  | DFQD4   | 0.153 |   0.363 |    0.133 | 
     | g7354                          | S ^ -> ZN v  | MUX2ND0 | 0.035 |   0.398 |    0.168 | 
     | g7411                          | A1 v -> ZN ^ | CKND2D1 | 0.031 |   0.429 |    0.199 | 
     | g7410                          | A2 ^ -> ZN v | ND2D1   | 0.032 |   0.462 |    0.231 | 
     | control_reg[2]                 | D v          | DFQD4   | 0.000 |   0.462 |    0.231 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.271 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.290 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.338 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.354 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |    0.442 | 
     | control_reg[2]                 | CP ^        | DFQD4   | 0.000 |   0.211 |    0.442 | 
     +-------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin top_line_reg/CP 
Endpoint:   top_line_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: top_line_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.208
+ Hold                          0.024
+ Phase Shift                   0.000
= Required Time                 0.231
  Arrival Time                  0.464
  Slack Time                    0.233
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | clk ^        |         |       |   0.040 |   -0.193 | 
     | clk__L1_I0   | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.174 | 
     | clk__L2_I6   | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.152 | 
     | clk__L3_I9   | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.136 | 
     | clk__L4_I5   | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.098 | 
     | clk__L5_I3   | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.056 | 
     | clk__L6_I1   | I v -> ZN ^  | INVD1   | 0.030 |   0.208 |   -0.025 | 
     | top_line_reg | CP ^ -> Q v  | DFQD1   | 0.159 |   0.367 |    0.134 | 
     | g7275        | A2 v -> ZN ^ | CKND2D1 | 0.042 |   0.409 |    0.176 | 
     | g95          | B1 ^ -> ZN v | OAI32D1 | 0.056 |   0.464 |    0.231 | 
     | top_line_reg | D v          | DFQD1   | 0.000 |   0.464 |    0.231 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------+ 
     |   Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |              |             |         |       |  Time   |   Time   | 
     |--------------+-------------+---------+-------+---------+----------| 
     |              | clk ^       |         |       |   0.040 |    0.273 | 
     | clk__L1_I0   | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.292 | 
     | clk__L2_I6   | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |    0.314 | 
     | clk__L3_I9   | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |    0.330 | 
     | clk__L4_I5   | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |    0.368 | 
     | clk__L5_I3   | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |    0.410 | 
     | clk__L6_I1   | I v -> ZN ^ | INVD1   | 0.030 |   0.208 |    0.441 | 
     | top_line_reg | CP ^        | DFQD1   | 0.000 |   0.208 |    0.441 | 
     +-------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin x_reg[1]/CPN 
Endpoint:   x_reg[1]/D (^) checked with trailing edge of 'clk'
Beginpoint: x_reg[1]/Q (v) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                         -0.019
+ Phase Shift                   0.000
= Required Time                 0.193
  Arrival Time                  0.428
  Slack Time                    0.235
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.195 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.168 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.086 |   -0.149 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |   -0.098 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |   -0.023 | 
     | x_reg[1]                       | CPN v -> Q v | SDFNSND4 | 0.144 |   0.356 |    0.121 | 
     | g7249                          | A1 v -> ZN ^ | OAI22D0  | 0.072 |   0.428 |    0.193 | 
     | x_reg[1]                       | D ^          | SDFNSND4 | 0.000 |   0.428 |    0.193 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |    0.275 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |    0.302 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.087 |    0.322 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |    0.372 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |    0.447 | 
     | x_reg[1]                       | CPN v        | SDFNSND4 | 0.000 |   0.212 |    0.447 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin rst_int_reg/CP 
Endpoint:   rst_int_reg/D  (v) checked with  leading edge of 'clk'
Beginpoint: y_max_reg[2]/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.017
+ Phase Shift                   0.000
= Required Time                 0.232
  Arrival Time                  0.472
  Slack Time                    0.239
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                |              |         |       |  Time   |   Time   | 
     |--------------------------------+--------------+---------+-------+---------+----------| 
     |                                | clk ^        |         |       |   0.040 |   -0.199 | 
     | clk__L1_I0                     | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.180 | 
     | clk__L2_I3                     | I v -> ZN ^  | INVD24  | 0.020 |   0.079 |   -0.160 | 
     | clk__L3_I6                     | I ^ -> ZN v  | INVD12  | 0.012 |   0.091 |   -0.148 | 
     | clk__L4_I3                     | I v -> ZN ^  | INVD6   | 0.012 |   0.103 |   -0.136 | 
     | clk__L5_I2                     | I ^ -> Z ^   | BUFFD8  | 0.034 |   0.137 |   -0.102 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^ -> Q ^  | CKLNQD1 | 0.075 |   0.213 |   -0.027 | 
     | y_max_reg[2]                   | CP ^ -> Q ^  | DFQD1   | 0.149 |   0.362 |    0.123 | 
     | g7197                          | B2 ^ -> ZN v | OAI22D2 | 0.057 |   0.419 |    0.180 | 
     | g7179                          | A2 v -> Z v  | AN3XD1  | 0.053 |   0.472 |    0.232 | 
     | rst_int_reg                    | D v          | DFD4    | 0.000 |   0.472 |    0.232 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | clk ^       |         |       |   0.040 |    0.279 | 
     | clk__L1_I0  | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.298 | 
     | clk__L2_I6  | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |    0.321 | 
     | clk__L3_I9  | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |    0.336 | 
     | clk__L4_I5  | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |    0.374 | 
     | clk__L5_I3  | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |    0.417 | 
     | clk__L6_I0  | I v -> ZN ^ | INVD1   | 0.038 |   0.215 |    0.455 | 
     | rst_int_reg | CP ^        | DFD4    | 0.000 |   0.215 |    0.455 | 
     +------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin inc_y_reg/CP 
Endpoint:   inc_y_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: inc_x_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.208
+ Hold                          0.029
+ Phase Shift                   0.000
= Required Time                 0.237
  Arrival Time                  0.477
  Slack Time                    0.240
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance  |     Arc      |   Cell   | Delay | Arrival | Required | 
     |            |              |          |       |  Time   |   Time   | 
     |------------+--------------+----------+-------+---------+----------| 
     |            | clk ^        |          |       |   0.040 |   -0.200 | 
     | clk__L1_I0 | I ^ -> ZN v  | INVD24   | 0.019 |   0.059 |   -0.181 | 
     | clk__L2_I6 | I v -> ZN ^  | INVD3    | 0.022 |   0.081 |   -0.158 | 
     | clk__L3_I9 | I ^ -> ZN v  | INVD4    | 0.016 |   0.097 |   -0.143 | 
     | clk__L4_I5 | I v -> Z v   | BUFFD12  | 0.038 |   0.135 |   -0.105 | 
     | clk__L5_I3 | I v -> Z v   | BUFFD2   | 0.043 |   0.177 |   -0.062 | 
     | clk__L6_I0 | I v -> ZN ^  | INVD1    | 0.038 |   0.215 |   -0.024 | 
     | inc_x_reg  | CP ^ -> Q ^  | DFQD1    | 0.145 |   0.360 |    0.121 | 
     | g626       | A2 ^ -> ZN v | CKND2D2  | 0.030 |   0.390 |    0.150 | 
     | g616       | A1 v -> ZN ^ | MAOI22D1 | 0.042 |   0.432 |    0.192 | 
     | g126       | B ^ -> ZN v  | OAI21D1  | 0.045 |   0.477 |    0.237 | 
     | inc_y_reg  | D v          | DFD2     | 0.000 |   0.477 |    0.237 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |    0.280 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.299 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |    0.321 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |    0.337 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |    0.374 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |    0.417 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1   | 0.030 |   0.208 |    0.447 | 
     | inc_y_reg  | CP ^        | DFD2    | 0.000 |   0.208 |    0.447 | 
     +-----------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin y_min_reg[2]/CP 
Endpoint:   y_min_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.218
+ Hold                          0.031
+ Phase Shift                   0.000
= Required Time                 0.248
  Arrival Time                  0.495
  Slack Time                    0.247
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.207 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.188 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.165 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.150 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.112 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.069 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.032 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.115 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.143 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.170 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.206 | 
     | g6095              | A1 ^ -> ZN v | CKND2D0 | 0.042 |   0.495 |    0.248 | 
     | y_min_reg[2]       | D v          | DFQD1   | 0.000 |   0.495 |    0.248 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.287 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.306 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |    0.325 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6   | 0.013 |   0.091 |    0.338 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |    0.350 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |    0.384 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.218 |    0.465 | 
     | y_min_reg[2]                   | CP ^        | DFQD1   | 0.000 |   0.218 |    0.465 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Hold Check with Pin RC_CG_HIER_INST19/RC_CGIC_INST/
CPN 
Endpoint:   RC_CG_HIER_INST19/RC_CGIC_INST/E (^) checked with trailing edge of 
'clk'
Beginpoint: inc_y_reg/Q                      (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg} {clkgate}
Other End Arrival Time          0.135
+ Clock Gating Hold            -0.008
+ Phase Shift                   0.000
= Required Time                 0.126
  Arrival Time                  0.384
  Slack Time                    0.257
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |      Cell       | Delay | Arrival | Required | 
     |                                |             |                 |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------------+-------+---------+----------| 
     |                                | clk ^       |                 |       |   0.040 |   -0.217 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24          | 0.019 |   0.059 |   -0.198 | 
     | clk__L2_I6                     | I v -> ZN ^ | INVD3           | 0.022 |   0.081 |   -0.176 | 
     | clk__L3_I9                     | I ^ -> ZN v | INVD4           | 0.016 |   0.097 |   -0.160 | 
     | clk__L4_I5                     | I v -> Z v  | BUFFD12         | 0.038 |   0.135 |   -0.123 | 
     | clk__L5_I3                     | I v -> Z v  | BUFFD2          | 0.043 |   0.177 |   -0.080 | 
     | clk__L6_I1                     | I v -> ZN ^ | INVD1           | 0.030 |   0.208 |   -0.050 | 
     | inc_y_reg                      | CP ^ -> Q ^ | DFD2            | 0.175 |   0.383 |    0.126 | 
     | RC_CG_HIER_INST19              | enable ^    | RC_CG_MOD_451_1 |       |   0.384 |    0.126 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | E ^         | CKLHQD1         | 0.001 |   0.384 |    0.126 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk v       |         |       |   0.040 |    0.297 | 
     | clk__L1_I0                     | I v -> ZN ^ | INVD24  | 0.027 |   0.067 |    0.324 | 
     | clk__L2_I3                     | I ^ -> ZN v | INVD24  | 0.020 |   0.087 |    0.344 | 
     | clk__L3_I2                     | I v -> Z v  | BUFFD2  | 0.048 |   0.134 |    0.391 | 
     | RC_CG_HIER_INST19/RC_CGIC_INST | CPN v       | CKLHQD1 | 0.000 |   0.135 |    0.392 | 
     +-------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin x_min_reg[2]/CP 
Endpoint:   x_min_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.223
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.237
  Arrival Time                  0.494
  Slack Time                    0.258
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.218 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.198 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.176 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.160 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.123 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.080 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.042 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.104 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.132 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.160 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.195 | 
     | g6101              | A1 ^ -> ZN v | CKND2D0 | 0.042 |   0.494 |    0.237 | 
     | x_min_reg[2]       | D v          | DFQD4   | 0.000 |   0.494 |    0.237 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.298 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.317 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |    0.337 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.018 |   0.097 |    0.354 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.014 |   0.111 |    0.368 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.143 |    0.401 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.222 |    0.480 | 
     | x_min_reg[2]                   | CP ^        | DFQD4   | 0.000 |   0.222 |    0.480 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin x_min_reg[1]/CP 
Endpoint:   x_min_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.223
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.237
  Arrival Time                  0.495
  Slack Time                    0.259
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.219 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.200 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.177 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.162 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.124 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.081 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.043 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.103 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.131 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.158 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.194 | 
     | g6098              | A1 ^ -> ZN v | CKND2D0 | 0.042 |   0.495 |    0.237 | 
     | x_min_reg[1]       | D v          | DFQD4   | 0.000 |   0.495 |    0.237 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.299 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.318 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |    0.338 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.018 |   0.097 |    0.356 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.014 |   0.111 |    0.369 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.143 |    0.402 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.222 |    0.481 | 
     | x_min_reg[1]                   | CP ^        | DFQD4   | 0.000 |   0.222 |    0.481 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin control_reg[3]/CP 
Endpoint:   control_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: x_reg[2]/Q       (^) triggered by trailing edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                          0.021
+ Phase Shift                   0.000
= Required Time                 0.232
  Arrival Time                  0.491
  Slack Time                    0.259
     Clock Fall Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                |              |          |       |  Time   |   Time   | 
     |--------------------------------+--------------+----------+-------+---------+----------| 
     |                                | clk v        |          |       |   0.040 |   -0.219 | 
     | clk__L1_I0                     | I v -> ZN ^  | INVD24   | 0.027 |   0.067 |   -0.193 | 
     | clk__L2_I3                     | I ^ -> ZN v  | INVD24   | 0.020 |   0.087 |   -0.173 | 
     | clk__L3_I5                     | I v -> Z v   | BUFFD3   | 0.050 |   0.137 |   -0.123 | 
     | RC_CG_HIER_INST18/RC_CGIC_INST | CPN v -> Q v | CKLHQD1  | 0.075 |   0.212 |   -0.047 | 
     | x_reg[2]                       | CPN v -> Q ^ | DFNSND4  | 0.168 |   0.380 |    0.121 | 
     | g7259                          | A1 ^ -> ZN v | OAI22D4  | 0.042 |   0.423 |    0.163 | 
     | g7215                          | A1 v -> ZN ^ | NR3D4    | 0.034 |   0.457 |    0.198 | 
     | g7194                          | A2 ^ -> ZN v | MOAI22D1 | 0.034 |   0.491 |    0.232 | 
     | control_reg[3]                 | D v          | DFQD4    | 0.000 |   0.491 |    0.232 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.299 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.318 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.366 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.383 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |    0.470 | 
     | control_reg[3]                 | CP ^        | DFQD4   | 0.000 |   0.211 |    0.470 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin BC_reg[2]/CP 
Endpoint:   BC_reg[2]/D   (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.212
+ Hold                          0.042
+ Phase Shift                   0.000
= Required Time                 0.254
  Arrival Time                  0.517
  Slack Time                    0.263
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.223 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.204 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.182 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.166 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.128 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.086 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.048 | 
     | rst_int_reg        | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.110 | 
     | FE_RC_40_0         | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.136 | 
     | g19                | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.168 | 
     | FE_OCP_RBC13_n_470 | I ^ -> ZN v  | CKND16  | 0.036 |   0.467 |    0.204 | 
     | g6116              | A2 v -> Z v  | AN2XD1  | 0.050 |   0.517 |    0.254 | 
     | BC_reg[2]          | D v          | DFD1    | 0.000 |   0.517 |    0.254 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.303 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.322 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |    0.342 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |    0.357 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |    0.373 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.102 |   0.212 |    0.475 | 
     | BC_reg[2]                     | CP ^        | DFD1    | 0.000 |   0.212 |    0.475 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin y_min_reg[1]/CP 
Endpoint:   y_min_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.218
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.232
  Arrival Time                  0.496
  Slack Time                    0.264
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.224 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.205 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.182 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.167 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.129 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.086 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.048 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.098 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.126 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.153 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.189 | 
     | g6100              | A1 ^ -> ZN v | CKND2D0 | 0.043 |   0.496 |    0.232 | 
     | y_min_reg[1]       | D v          | DFQD4   | 0.000 |   0.496 |    0.232 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.304 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.323 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |    0.342 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6   | 0.013 |   0.091 |    0.355 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |    0.367 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |    0.401 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.218 |    0.482 | 
     | y_min_reg[1]                   | CP ^        | DFQD4   | 0.000 |   0.218 |    0.482 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin xi_ff_reg[2][2]/CP 
Endpoint:   xi_ff_reg[2][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.201
+ Hold                          0.029
+ Phase Shift                   0.000
= Required Time                 0.230
  Arrival Time                  0.494
  Slack Time                    0.264
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |   -0.224 | 
     | clk__L1_I0      | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.205 | 
     | clk__L2_I6      | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.183 | 
     | clk__L3_I9      | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.167 | 
     | clk__L4_I5      | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.129 | 
     | clk__L5_I3      | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.087 | 
     | clk__L6_I0      | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.049 | 
     | rst_int_reg     | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.109 | 
     | FE_RC_40_0      | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.135 | 
     | g19             | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.167 | 
     | g6096           | A1 ^ -> ZN v | NR2XD0  | 0.063 |   0.494 |    0.230 | 
     | xi_ff_reg[2][2] | D v          | DFQD1   | 0.000 |   0.494 |    0.230 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.304 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.323 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |    0.343 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |    0.358 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |    0.374 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |    0.465 | 
     | xi_ff_reg[2][2]                | CP ^        | DFQD1   | 0.000 |   0.201 |    0.466 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin x_min_reg[0]/CP 
Endpoint:   x_min_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.223
+ Hold                          0.012
+ Phase Shift                   0.000
= Required Time                 0.235
  Arrival Time                  0.500
  Slack Time                    0.265
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.225 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.206 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.184 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.168 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.131 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.088 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.050 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.096 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.124 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.152 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.188 | 
     | g6094              | B1 ^ -> ZN v | IND2D0  | 0.047 |   0.500 |    0.235 | 
     | x_min_reg[0]       | D v          | DFQD4   | 0.000 |   0.500 |    0.235 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.305 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.324 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |    0.344 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.018 |   0.097 |    0.362 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.014 |   0.111 |    0.376 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.143 |    0.408 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.079 |   0.222 |    0.488 | 
     | x_min_reg[0]                   | CP ^        | DFQD4   | 0.000 |   0.223 |    0.488 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin y_min_reg[0]/CP 
Endpoint:   y_min_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.218
+ Hold                          0.014
+ Phase Shift                   0.000
= Required Time                 0.232
  Arrival Time                  0.498
  Slack Time                    0.266
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                    |              |         |       |  Time   |   Time   | 
     |--------------------+--------------+---------+-------+---------+----------| 
     |                    | clk ^        |         |       |   0.040 |   -0.226 | 
     | clk__L1_I0         | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.207 | 
     | clk__L2_I6         | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.184 | 
     | clk__L3_I9         | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.169 | 
     | clk__L4_I5         | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.131 | 
     | clk__L5_I3         | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.088 | 
     | clk__L6_I0         | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.050 | 
     | rst_int_reg        | CP ^ -> Q v  | DFD4    | 0.146 |   0.362 |    0.096 | 
     | FE_RC_40_0         | A1 v -> ZN ^ | NR2XD4  | 0.028 |   0.389 |    0.124 | 
     | g19                | I ^ -> ZN v  | INVD8   | 0.028 |   0.417 |    0.151 | 
     | FE_OCP_RBC13_n_470 | I v -> ZN ^  | CKND16  | 0.036 |   0.453 |    0.187 | 
     | g6099              | A1 ^ -> ZN v | CKND2D0 | 0.045 |   0.498 |    0.232 | 
     | y_min_reg[0]       | D v          | DFQD4   | 0.000 |   0.498 |    0.232 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.306 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.325 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |    0.344 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6   | 0.013 |   0.091 |    0.357 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |    0.369 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |    0.403 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.218 |    0.484 | 
     | y_min_reg[0]                   | CP ^        | DFQD4   | 0.000 |   0.218 |    0.484 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin xi_ff_reg[1][0]/CP 
Endpoint:   xi_ff_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.207
+ Hold                          0.041
+ Phase Shift                   0.000
= Required Time                 0.248
  Arrival Time                  0.514
  Slack Time                    0.266
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |   -0.226 | 
     | clk__L1_I0      | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.207 | 
     | clk__L2_I6      | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.185 | 
     | clk__L3_I9      | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.169 | 
     | clk__L4_I5      | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.131 | 
     | clk__L5_I3      | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.089 | 
     | clk__L6_I0      | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.051 | 
     | rst_int_reg     | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.107 | 
     | g21             | A1 ^ -> ZN v | NR2XD2  | 0.061 |   0.434 |    0.168 | 
     | g7340           | A1 v -> Z v  | AN2XD1  | 0.079 |   0.514 |    0.248 | 
     | xi_ff_reg[1][0] | D v          | DFQD1   | 0.000 |   0.514 |    0.248 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.306 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.325 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |    0.344 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.128 |   0.206 |    0.472 | 
     | xi_ff_reg[1][0]               | CP ^        | DFQD1   | 0.000 |   0.207 |    0.473 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin x_max_reg[0]/CP 
Endpoint:   x_max_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.031
+ Phase Shift                   0.000
= Required Time                 0.246
  Arrival Time                  0.514
  Slack Time                    0.267
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | clk ^        |         |       |   0.040 |   -0.227 | 
     | clk__L1_I0   | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.208 | 
     | clk__L2_I6   | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.186 | 
     | clk__L3_I9   | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.170 | 
     | clk__L4_I5   | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.133 | 
     | clk__L5_I3   | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.090 | 
     | clk__L6_I0   | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.052 | 
     | rst_int_reg  | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.106 | 
     | g21          | A1 ^ -> ZN v | NR2XD2  | 0.061 |   0.434 |    0.167 | 
     | g7340        | A1 v -> Z v  | AN2XD1  | 0.079 |   0.514 |    0.246 | 
     | x_max_reg[0] | D v          | DFD2    | 0.000 |   0.514 |    0.246 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.307 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.327 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |    0.347 | 
     | clk__L3_I3                     | I ^ -> Z ^  | BUFFD1  | 0.049 |   0.129 |    0.396 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.086 |   0.215 |    0.483 | 
     | x_max_reg[0]                   | CP ^        | DFD2    | 0.000 |   0.215 |    0.483 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin xi_ff_reg[0][2]/CP 
Endpoint:   xi_ff_reg[0][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.211
+ Hold                          0.015
+ Phase Shift                   0.000
= Required Time                 0.226
  Arrival Time                  0.494
  Slack Time                    0.268
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |   -0.228 | 
     | clk__L1_I0      | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.209 | 
     | clk__L2_I6      | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.187 | 
     | clk__L3_I9      | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.171 | 
     | clk__L4_I5      | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.133 | 
     | clk__L5_I3      | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.091 | 
     | clk__L6_I0      | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.053 | 
     | rst_int_reg     | CP ^ -> Q ^  | DFD4    | 0.158 |   0.374 |    0.105 | 
     | FE_RC_40_0      | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.131 | 
     | g19             | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.163 | 
     | g6096           | A1 ^ -> ZN v | NR2XD0  | 0.063 |   0.494 |    0.226 | 
     | xi_ff_reg[0][2] | D v          | DFQD4   | 0.000 |   0.494 |    0.226 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.308 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.327 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.018 |   0.077 |    0.345 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |    0.358 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.014 |   0.104 |    0.372 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.107 |   0.211 |    0.479 | 
     | xi_ff_reg[0][2]                | CP ^        | DFQD4   | 0.000 |   0.211 |    0.479 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin xi_ff_reg[1][2]/CP 
Endpoint:   xi_ff_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.207
+ Hold                          0.018
+ Phase Shift                   0.000
= Required Time                 0.225
  Arrival Time                  0.494
  Slack Time                    0.269
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0      | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I6      | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.188 | 
     | clk__L3_I9      | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.172 | 
     | clk__L4_I5      | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.135 | 
     | clk__L5_I3      | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.092 | 
     | clk__L6_I0      | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.054 | 
     | rst_int_reg     | CP ^ -> Q ^  | DFD4    | 0.158 |   0.374 |    0.104 | 
     | FE_RC_40_0      | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.130 | 
     | g19             | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.162 | 
     | g6096           | A1 ^ -> ZN v | NR2XD0  | 0.063 |   0.494 |    0.225 | 
     | xi_ff_reg[1][2] | D v          | DFQD4   | 0.000 |   0.494 |    0.225 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.309 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.328 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |    0.348 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.128 |   0.206 |    0.476 | 
     | xi_ff_reg[1][2]               | CP ^        | DFQD4   | 0.001 |   0.207 |    0.476 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin A_reg[2]/CP 
Endpoint:   A_reg[2]/D    (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                          0.033
+ Phase Shift                   0.000
= Required Time                 0.253
  Arrival Time                  0.523
  Slack Time                    0.270
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |   -0.230 | 
     | clk__L1_I0  | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.211 | 
     | clk__L2_I6  | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.188 | 
     | clk__L3_I9  | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.173 | 
     | clk__L4_I5  | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.135 | 
     | clk__L5_I3  | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.092 | 
     | clk__L6_I0  | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.054 | 
     | rst_int_reg | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.104 | 
     | g21         | A1 ^ -> ZN v | NR2XD2  | 0.061 |   0.434 |    0.165 | 
     | g5944       | A2 v -> Z v  | AN2XD1  | 0.089 |   0.523 |    0.253 | 
     | A_reg[2]    | D v          | DFQD1   | 0.000 |   0.523 |    0.253 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.310 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.329 | 
     | clk__L2_I5                    | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.377 | 
     | clk__L3_I8                    | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.393 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.097 |   0.220 |    0.490 | 
     | A_reg[2]                      | CP ^        | DFQD1   | 0.000 |   0.221 |    0.490 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin x_max_reg[2]/CP 
Endpoint:   x_max_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q  (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.215
+ Hold                          0.008
+ Phase Shift                   0.000
= Required Time                 0.223
  Arrival Time                  0.494
  Slack Time                    0.271
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |              |              |         |       |  Time   |   Time   | 
     |--------------+--------------+---------+-------+---------+----------| 
     |              | clk ^        |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0   | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I6   | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.190 | 
     | clk__L3_I9   | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.174 | 
     | clk__L4_I5   | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.136 | 
     | clk__L5_I3   | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.094 | 
     | clk__L6_I0   | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.056 | 
     | rst_int_reg  | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.103 | 
     | FE_RC_40_0   | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.128 | 
     | g19          | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.160 | 
     | g6096        | A1 ^ -> ZN v | NR2XD0  | 0.063 |   0.494 |    0.223 | 
     | x_max_reg[2] | D v          | DFQD4   | 0.000 |   0.494 |    0.223 | 
     +--------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.311 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.330 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |    0.350 | 
     | clk__L3_I3                     | I ^ -> Z ^  | BUFFD1  | 0.049 |   0.129 |    0.400 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.086 |   0.215 |    0.486 | 
     | x_max_reg[2]                   | CP ^        | DFQD4   | 0.000 |   0.215 |    0.486 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin A_reg[3]/CP 
Endpoint:   A_reg[3]/D    (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                          0.031
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.526
  Slack Time                    0.274
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |   -0.234 | 
     | clk__L1_I0  | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.215 | 
     | clk__L2_I6  | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.193 | 
     | clk__L3_I9  | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.177 | 
     | clk__L4_I5  | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.139 | 
     | clk__L5_I3  | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.097 | 
     | clk__L6_I0  | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.059 | 
     | rst_int_reg | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.099 | 
     | g21         | A1 ^ -> ZN v | NR2XD2  | 0.061 |   0.434 |    0.160 | 
     | g5929       | A2 v -> Z v  | AN2XD1  | 0.092 |   0.526 |    0.252 | 
     | A_reg[3]    | D v          | DFQD1   | 0.000 |   0.526 |    0.252 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.314 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.333 | 
     | clk__L2_I5                    | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.381 | 
     | clk__L3_I8                    | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.398 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.097 |   0.220 |    0.494 | 
     | A_reg[3]                      | CP ^        | DFQD1   | 0.000 |   0.221 |    0.495 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin A_reg[6]/CP 
Endpoint:   A_reg[6]/D    (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.221
+ Hold                          0.031
+ Phase Shift                   0.000
= Required Time                 0.252
  Arrival Time                  0.527
  Slack Time                    0.275
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell   | Delay | Arrival | Required | 
     |             |              |         |       |  Time   |   Time   | 
     |-------------+--------------+---------+-------+---------+----------| 
     |             | clk ^        |         |       |   0.040 |   -0.235 | 
     | clk__L1_I0  | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.216 | 
     | clk__L2_I6  | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.194 | 
     | clk__L3_I9  | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.178 | 
     | clk__L4_I5  | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.140 | 
     | clk__L5_I3  | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.098 | 
     | clk__L6_I0  | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.060 | 
     | rst_int_reg | CP ^ -> Q ^  | DFD4    | 0.158 |   0.373 |    0.098 | 
     | g21         | A1 ^ -> ZN v | NR2XD2  | 0.061 |   0.434 |    0.159 | 
     | g5892       | A2 v -> Z v  | AN2XD1  | 0.092 |   0.527 |    0.252 | 
     | A_reg[6]    | D v          | DFQD1   | 0.000 |   0.527 |    0.252 | 
     +-------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |    0.315 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.334 | 
     | clk__L2_I5                    | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |    0.382 | 
     | clk__L3_I8                    | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |    0.399 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.097 |   0.220 |    0.496 | 
     | A_reg[6]                      | CP ^        | DFQD1   | 0.000 |   0.221 |    0.496 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin xi_ff_reg[2][1]/CP 
Endpoint:   xi_ff_reg[2][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: rst_int_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.201
+ Hold                          0.027
+ Phase Shift                   0.000
= Required Time                 0.229
  Arrival Time                  0.506
  Slack Time                    0.277
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | clk ^        |         |       |   0.040 |   -0.237 | 
     | clk__L1_I0      | I ^ -> ZN v  | INVD24  | 0.019 |   0.059 |   -0.218 | 
     | clk__L2_I6      | I v -> ZN ^  | INVD3   | 0.022 |   0.081 |   -0.196 | 
     | clk__L3_I9      | I ^ -> ZN v  | INVD4   | 0.016 |   0.097 |   -0.180 | 
     | clk__L4_I5      | I v -> Z v   | BUFFD12 | 0.038 |   0.135 |   -0.143 | 
     | clk__L5_I3      | I v -> Z v   | BUFFD2  | 0.043 |   0.177 |   -0.100 | 
     | clk__L6_I0      | I v -> ZN ^  | INVD1   | 0.038 |   0.215 |   -0.062 | 
     | rst_int_reg     | CP ^ -> Q ^  | DFD4    | 0.158 |   0.374 |    0.096 | 
     | FE_RC_40_0      | A1 ^ -> ZN v | NR2XD4  | 0.025 |   0.399 |    0.121 | 
     | g19             | I v -> ZN ^  | INVD8   | 0.032 |   0.431 |    0.154 | 
     | g6097           | A1 ^ -> ZN v | NR2XD0  | 0.075 |   0.506 |    0.228 | 
     | xi_ff_reg[2][1] | D v          | DFQD1   | 0.000 |   0.506 |    0.229 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |    0.317 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |    0.336 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |    0.356 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |    0.371 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |    0.387 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |    0.479 | 
     | xi_ff_reg[2][1]                | CP ^        | DFQD1   | 0.000 |   0.201 |    0.479 | 
     +-------------------------------------------------------------------------------------+ 

