# do main.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:15 on Mar 20,2018
# vlog -work work main.vo 
# -- Compiling module ALU
# -- Compiling module hard_block
# 
# Top level modules:
# 	ALU
# End time: 14:29:15 on Mar 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:15 on Mar 20,2018
# vlog -work work ALU/Waveform.vwf.vt 
# -- Compiling module ALU_vlg_vec_tst
# 
# Top level modules:
# 	ALU_vlg_vec_tst
# End time: 14:29:15 on Mar 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.ALU_vlg_vec_tst 
# Start time: 14:29:15 on Mar 20,2018
# Loading work.ALU_vlg_vec_tst
# Loading work.ALU
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_mac_mult
# Loading cycloneive_ver.cycloneive_mac_data_reg
# Loading cycloneive_ver.cycloneive_mac_sign_reg
# Loading cycloneive_ver.cycloneive_mac_mult_internal
# Loading cycloneive_ver.cycloneive_mac_out
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# after#26
# ** Note: $stop    : ALU/Waveform.vwf.vt(54)
#    Time: 1 us  Iteration: 0  Instance: /ALU_vlg_vec_tst
# Break in Module ALU_vlg_vec_tst at ALU/Waveform.vwf.vt line 54
# Stopped at ALU/Waveform.vwf.vt line 54
# End time: 14:29:16 on Mar 20,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
