

================================================================
== Vitis HLS Report for 'sobel_hls'
================================================================
* Date:           Fri Nov  8 22:16:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9842|     9842|  98.420 us|  98.420 us|  9843|  9843|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sobel_hls_Pipeline_1_fu_98                                 |sobel_hls_Pipeline_1                                |     2502|     2502|  25.020 us|  25.020 us|  2502|  2502|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104  |sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     2510|     2510|  25.100 us|  25.100 us|  2510|  2510|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125  |sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |     2317|     2317|  23.170 us|  23.170 us|  2317|  2317|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139  |sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8  |     2505|     2505|  25.050 us|  25.050 us|  2505|  2505|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (1.23ns)   --->   "%frame = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 10 'alloca' 'frame' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 11 [1/1] (1.23ns)   --->   "%frame_1 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 11 'alloca' 'frame_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 12 [1/1] (1.23ns)   --->   "%frame_2 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 12 'alloca' 'frame_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 13 [1/1] (1.23ns)   --->   "%frame_3 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 13 'alloca' 'frame_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 14 [1/1] (1.23ns)   --->   "%frame_4 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 14 'alloca' 'frame_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 15 [1/1] (1.23ns)   --->   "%frame_5 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 15 'alloca' 'frame_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 16 [1/1] (1.23ns)   --->   "%frame_6 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 16 'alloca' 'frame_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 17 [1/1] (1.23ns)   --->   "%frame_7 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 17 'alloca' 'frame_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 18 [1/1] (1.23ns)   --->   "%frame_8 = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:19]   --->   Operation 18 'alloca' 'frame_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 19 [1/1] (1.23ns)   --->   "%output = alloca i64 1" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:20]   --->   Operation 19 'alloca' 'output' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_1, i8 %output"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_1, i8 %output"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 22 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [2/2] (1.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%empty_14 = wait i32 @_ssdm_op_Wait"   --->   Operation 25 'wait' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4, i8 %output, i8 %frame, i8 %frame_1, i8 %frame_2, i8 %frame_3, i8 %frame_4, i8 %frame_5, i8 %frame_6, i8 %frame_7, i8 %frame_8"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%empty_15 = wait i32 @_ssdm_op_Wait"   --->   Operation 28 'wait' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8, i8 %output, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 30 [1/2] (2.23ns)   --->   "%call_ln0 = call void @sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8, i8 %output, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 2.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 31 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln12 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:12]   --->   Operation 32 'specinterface' 'specinterface_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 %S_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %S_AXIS_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %S_AXIS_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %S_AXIS_V_last_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 %M_AXIS_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M_AXIS_V_data_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_keep_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %M_AXIS_V_strb_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %M_AXIS_V_last_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %M_AXIS_V_data_V, i4 %M_AXIS_V_keep_V, i4 %M_AXIS_V_strb_V, i1 0, i1 %M_AXIS_V_last_V, i1 0, i1 0, void @empty_2"   --->   Operation 43 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %S_AXIS_V_data_V, i4 %S_AXIS_V_keep_V, i4 %S_AXIS_V_strb_V, i1 0, i1 %S_AXIS_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 44 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln63 = ret" [D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS.cpp:63]   --->   Operation 45 'ret' 'ret_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ S_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ S_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ M_AXIS_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
frame                   (alloca             ) [ 0011111000]
frame_1                 (alloca             ) [ 0011111000]
frame_2                 (alloca             ) [ 0011111000]
frame_3                 (alloca             ) [ 0011111000]
frame_4                 (alloca             ) [ 0011111000]
frame_5                 (alloca             ) [ 0011111000]
frame_6                 (alloca             ) [ 0011111000]
frame_7                 (alloca             ) [ 0011111000]
frame_8                 (alloca             ) [ 0011111000]
output                  (alloca             ) [ 0011111110]
call_ln0                (call               ) [ 0000000000]
empty                   (wait               ) [ 0000000000]
call_ln0                (call               ) [ 0000000000]
empty_14                (wait               ) [ 0000000000]
call_ln0                (call               ) [ 0000000000]
empty_15                (wait               ) [ 0000000000]
call_ln0                (call               ) [ 0000000000]
spectopmodule_ln12      (spectopmodule      ) [ 0000000000]
specinterface_ln12      (specinterface      ) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specinterface_ln0       (specinterface      ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specbitsmap_ln0         (specbitsmap        ) [ 0000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000000000]
ret_ln63                (ret                ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S_AXIS_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="S_AXIS_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="S_AXIS_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S_AXIS_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M_AXIS_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_AXIS_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_AXIS_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="M_AXIS_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_AXIS_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="frame_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="frame_1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="frame_2_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="frame_3_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_3/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="frame_4_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_4/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="frame_5_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_5/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="frame_6_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_6/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="frame_7_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_7/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="frame_8_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="frame_8/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_sobel_hls_Pipeline_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="108" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="109" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="113" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="114" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="115" dir="0" index="10" bw="32" slack="0"/>
<pin id="116" dir="0" index="11" bw="4" slack="0"/>
<pin id="117" dir="0" index="12" bw="4" slack="0"/>
<pin id="118" dir="0" index="13" bw="1" slack="0"/>
<pin id="119" dir="1" index="14" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="130" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="135" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="136" dir="0" index="10" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="32" slack="0"/>
<pin id="143" dir="0" index="3" bw="4" slack="0"/>
<pin id="144" dir="0" index="4" bw="4" slack="0"/>
<pin id="145" dir="0" index="5" bw="1" slack="0"/>
<pin id="146" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="94" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="104" pin=10"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="104" pin=11"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="104" pin=12"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="104" pin=13"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="147"><net_src comp="26" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="139" pin=4"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="139" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: M_AXIS_V_data_V | {7 8 }
	Port: M_AXIS_V_keep_V | {7 8 }
	Port: M_AXIS_V_strb_V | {7 8 }
	Port: M_AXIS_V_last_V | {7 8 }
 - Input state : 
	Port: sobel_hls : S_AXIS_V_data_V | {3 4 }
	Port: sobel_hls : S_AXIS_V_keep_V | {3 4 }
	Port: sobel_hls : S_AXIS_V_strb_V | {3 4 }
	Port: sobel_hls : S_AXIS_V_last_V | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                 grp_sobel_hls_Pipeline_1_fu_98                |    0    |    0    |    12   |    38   |
|   call   | grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104 |    0    |  0.854  |   310   |   359   |
|          | grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125 |    1    |  6.109  |   992   |   1819  |
|          | grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139 |    1    |  1.281  |    69   |   144   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |    2    |  8.244  |   1383  |   2360  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
| frame |    1   |    0   |    0   |    0   |
|frame_1|    1   |    0   |    0   |    0   |
|frame_2|    1   |    0   |    0   |    0   |
|frame_3|    1   |    0   |    0   |    0   |
|frame_4|    1   |    0   |    0   |    0   |
|frame_5|    1   |    0   |    0   |    0   |
|frame_6|    1   |    0   |    0   |    0   |
|frame_7|    1   |    0   |    0   |    0   |
|frame_8|    1   |    0   |    0   |    0   |
| output|    2   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |   11   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |  1383  |  2360  |    -   |
|   Memory  |   11   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   11   |    2   |    8   |  1383  |  2360  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
