<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jhu.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>full_radio</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">S00_AXI:m_axis</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.FREQ_TOLERANCE_HZ">-1</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9abfb19f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>full_radio_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9abfb19f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>de0d2fc6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fir2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fir1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/tuner_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fake_adc_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7d374308</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fir2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_1/fir_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fir2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fir_compiler_0/fir_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fir1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_1/dds_compiler_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/tuner_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dds_compiler_0/dds_compiler_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_full_radio_v1_0_S00_AXI_inst/fake_adc_dds</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/full_radio_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_dds_compiler_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="dds_compiler" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_cmpy_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="cmpy" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_xilinx_com_ip_fir_compiler_7_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fir_compiler" xilinx:version="7.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/data/full_radio.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/data/full_radio.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/full_radio_v1_0/src/full_radio_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/full_radio_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>full DDC</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">full_radio_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>full_radio_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:full_radio:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-08-07T17:47:16Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce88294_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edb5609_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62184866_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32196f6a_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@794539d7_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401e7813_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72c2e042_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e8fb206_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5e83ac_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d44086_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17ca8580_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d714d53_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26fb9d03_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0f9a12_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68496e08_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66074da2_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc72fde_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b442d5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68591509_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74e3d587_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b3ec950_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b9f8843_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33cfd987_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1417b5fa_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41adec52_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3d0a85_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a6154b_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2217f82c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d46e5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c14fd5_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598c291c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fd69058_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c08ef4_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30767828_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4f8c5f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@234a96ae_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e423375_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7133c991_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a863b8c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79cc54a6_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@190bac86_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2edcad57_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37572b79_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727b716e_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70f34bb7_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@282d5310_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb74726_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15e0c397_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50a92115_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c9212ab_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc49463_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6268d176_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22657b6e_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2ce164_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3780ff_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4df73853_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7cf11d_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8b1229_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5119ea_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0c9b7d_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3036234b_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40a33011_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50b32088_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29517c2c_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bf8e1db_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@551a37f_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a522f23_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59a0e916_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@535014f2_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a4736df_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@208b5bdc_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@293f9c33_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a93e721_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@609a74b4_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a80249_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51a0ce8a_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575a93d1_ARCHIVE_LOCATION">/home/doug/class/rpl_github/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1764a8cb_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cba6768_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@575f04e2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f3203af_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a2e1c9c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be26cc8_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c4089de_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23949bb4_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b2f4954_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30220459_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@638fd3b8_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43a9df2f_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35dd172c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f255477_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@110d9f07_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14a8df54_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e0bca22_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f7ec787_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30e2b065_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ea1c38_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58db8007_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37b3a4bf_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113356f3_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65f8c882_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f160521_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3db07cad_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e6d4f16_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@755a6c44_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2205e170_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@291e23bc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4365cb13_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@690420b7_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11df506e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14c3a7d5_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aae6006_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ead7af2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3391e68c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38701103_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aad1fb7_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68ba63a5_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56b33124_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@323e650e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20f3d18b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c4d579_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@706aafb7_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c8bf96_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3df823dd_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fea9f90_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35eba86e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb43a00_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@558544ab_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b7c57f1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71703c5a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17c1c3ea_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44256df0_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39be0fb1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c73802_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@400ab389_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118fd2d8_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63285aa2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25b86f6e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@260a845a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f44efa_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79c1dea6_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@796e7bdd_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82d31e2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fd44110_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@776d7ab0_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61c54706_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@720971dc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63e019_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f140330_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4050d525_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2559e5a9_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a917f2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@586110d3_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1521c317_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41cab34_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c598a00_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43d854ba_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dec0649_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e3d8e21_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a0caed3_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@102b43e5_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24345bfa_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17819e9d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42803943_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c51324_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48919f98_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52061c43_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e879e66_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e8e208_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49448149_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77af2087_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@236faa03_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@151b48a9_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57bf2552_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd1e576_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4abf5b9c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765d4e60_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65cd15fa_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a13c370_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e98df9_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347e2b15_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2467ddfc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@105d27fc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21b8fcc1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39a9c961_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f7482da_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a2016eb_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3adce101_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b8debdb_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@171f0a52_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30b0089a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fcfda9d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ec7a7b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7521bc6f_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37176b6d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3241571_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@122bd1d1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32168110_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d6cb8b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@150e8cca_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270263b8_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4597b4c2_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56cba66f_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aca1845_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5014f7a6_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72a3da07_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4941f493_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4115d08d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@413e2ead_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@172cab7b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8a4e753_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39c2ae84_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7777d67e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8b8c33_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e94f023_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@127ca587_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@224facdd_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26074262_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29582a8b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab056f1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@385790dd_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b2837c3_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ae00db_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34fdd66c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165abb94_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63062ac7_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c0a8cbe_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d33cd76_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52b97dee_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2025ece1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26155981_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b548c54_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea344dc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b3629b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1aab71_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69e455f6_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@217ea5e4_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bae8bad_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75b527de_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422b87b1_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27668807_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bc415b5_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eb274e_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5baa7d23_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7258088a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@789fb103_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@226b9a3f_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659a3008_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a819a00_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34e22de4_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5172aa3c_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7015a535_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ae8af15_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2cd711_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50fe1d6d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611ced66_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68ddc7fc_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3522ef8b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55228b79_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24001c89_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76b549b7_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1388ed5b_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69aedba8_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ef9ad9a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ad4ef45_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64aeff9_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a07875d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42943635_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e74551a_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22f535ad_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25650052_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36bb3281_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a0f696d_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c4c449f_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bb896c3_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3de21634_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62941882_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cff6a04_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc55dc9_ARCHIVE_LOCATION">c:/Users/rubingr1/vivado_projects/lab6/ip_repo/full_radio</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="5b355af0"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bdd46ec3"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d17f4143"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="f9f3267b"/>
      <xilinx:targetDRCs>
        <xilinx:targetDRC xilinx:tool="ipi">
          <xilinx:targetDRCOption xilinx:name="ignore_freq_hz" xilinx:value="true"/>
        </xilinx:targetDRC>
      </xilinx:targetDRCs>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
