// Seed: 3220578571
module module_0;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    input  logic id_0,
    input  tri   id_1,
    input  wand  id_2,
    output logic id_3,
    input  tri0  id_4
);
  wire id_6;
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    assert (1);
    id_3 <= id_0;
  end
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_9 = id_2;
  module_2 modCall_1 (
      id_8,
      id_2,
      id_2
  );
endmodule
