* Z:\mnt\design.r\spice\examples\4053-4.2.asc
V3 N001 0 PWL(0 0 1m 5)
CBAT N010 0 200m
R1 N012 0 1.5K
R5 N001 N005 1K
R2 N001 N004 1K
D1 N004 N003 NSPW500BS
R3 N001 N008 1K
R4 N001 N009 4K
RTHERMISTOR N009 0 R=9.1K*EXP(3490/(V(temp)+273) - 3490/300)
V1 temp 0 PWL(0 25 10 45 11 65 12 45)
S1 0 N010 N011 0 SLOAD
V2 N011 0 PWL(0 0 29 0 +100n 1)
D2 N008 N007 NSPW500BS
D3 N005 N006 NSPW500BS
V4 N002 0 PWL(0 0 5 0 +100n 5)
XU1 N006 N001 N007 MP_01 0 N009 N012 N002 N010 N003 LTC4053-4.2 TimeOut=22
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 30
.model SLOAD SW(Ron=100 Roff=1G Vt=.5 Vh=-.3)
* Current Limit to Control Die Temperature NOT MODELED
.lib LTC4053-4.2.sub
.backanno
.end
