#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002b4ddca8d60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002b4ddcab4b0 .scope module, "posit_add_tb" "posit_add_tb" 3 3;
 .timescale -9 -12;
P_000002b4ddb39b10 .param/l "Bs" 0 3 18, C4<00000000000000000000000000000100>;
P_000002b4ddb39b48 .param/l "N" 0 3 17, +C4<00000000000000000000000000010000>;
P_000002b4ddb39b80 .param/l "es" 0 3 19, +C4<00000000000000000000000000000010>;
v000002b4ddd5ab70_0 .net "done", 0 0, L_000002b4dddb8650;  1 drivers
v000002b4ddd5cc90_0 .var "in1", 15 0;
v000002b4ddd5be30_0 .var "in2", 15 0;
v000002b4ddd5bd90_0 .net "inf", 0 0, L_000002b4ddca7650;  1 drivers
v000002b4ddd5a990_0 .net "out", 15 0, L_000002b4dddcfd50;  1 drivers
v000002b4ddd5ac10_0 .var "start", 0 0;
v000002b4ddd5ad50_0 .net "zero", 0 0, L_000002b4ddca7e30;  1 drivers
S_000002b4ddcab640 .scope function.vec4.s32, "log2" "log2" 3 7, 3 7 0, S_000002b4ddcab4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddcab640
v000002b4ddca5310_0 .var "value", 31 0;
TD_posit_add_tb.log2 ;
    %load/vec4 v000002b4ddca5310_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddca5310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002b4ddca5310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002b4ddca5310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddca5310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002b4ddb461c0 .scope module, "uut_posit_add" "posit_add" 3 36, 4 2 0, S_000002b4ddcab4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_000002b4ddb3aa30 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_000002b4ddb3aa68 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_000002b4ddb3aaa0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_000002b4ddca7340 .functor BUFZ 1, v000002b4ddd5ac10_0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca6930 .functor NOT 1, L_000002b4ddd5cb50, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7dc0 .functor AND 1, L_000002b4ddd5b890, L_000002b4ddca6930, C4<1>, C4<1>;
L_000002b4ddca73b0 .functor NOT 1, L_000002b4ddd5af30, C4<0>, C4<0>, C4<0>;
L_000002b4ddca75e0 .functor AND 1, L_000002b4ddd5afd0, L_000002b4ddca73b0, C4<1>, C4<1>;
L_000002b4ddca6c40 .functor OR 1, L_000002b4ddd5b4d0, L_000002b4ddd5cb50, C4<0>, C4<0>;
L_000002b4ddca6620 .functor NOT 1, L_000002b4ddca6c40, C4<0>, C4<0>, C4<0>;
L_000002b4ddca6cb0 .functor OR 1, L_000002b4ddd5cab0, L_000002b4ddd5af30, C4<0>, C4<0>;
L_000002b4ddca6a10 .functor NOT 1, L_000002b4ddca6cb0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7650 .functor OR 1, L_000002b4ddca7dc0, L_000002b4ddca75e0, C4<0>, C4<0>;
L_000002b4ddca7e30 .functor AND 1, L_000002b4ddca6620, L_000002b4ddca6a10, C4<1>, C4<1>;
L_000002b4dddb8c70 .functor XNOR 1, L_000002b4ddd5cbf0, L_000002b4ddd5c6f0, C4<0>, C4<0>;
L_000002b4dddb91b0 .functor BUFZ 4, L_000002b4dddc9270, C4<0000>, C4<0000>, C4<0000>;
L_000002b4dddb8ea0 .functor OR 1, L_000002b4dddca530, L_000002b4dddc9d10, C4<0>, C4<0>;
L_000002b4dddb88f0 .functor OR 1, L_000002b4dddcf490, L_000002b4dddcedb0, C4<0>, C4<0>;
L_000002b4dddb8f80 .functor AND 1, L_000002b4dddced10, L_000002b4dddb88f0, C4<1>, C4<1>;
L_000002b4dddb8110 .functor AND 1, L_000002b4dddceb30, L_000002b4dddced10, C4<1>, C4<1>;
L_000002b4dddb9370 .functor OR 1, L_000002b4dddcf490, L_000002b4dddcedb0, C4<0>, C4<0>;
L_000002b4dddb97d0 .functor NOT 1, L_000002b4dddb9370, C4<0>, C4<0>, C4<0>;
L_000002b4dddb94c0 .functor AND 1, L_000002b4dddb8110, L_000002b4dddb97d0, C4<1>, C4<1>;
L_000002b4dddb9530 .functor OR 1, L_000002b4dddb8f80, L_000002b4dddb94c0, C4<0>, C4<0>;
L_000002b4dddb8500 .functor OR 1, L_000002b4ddca7650, L_000002b4ddca7e30, C4<0>, C4<0>;
L_000002b4dddb85e0 .functor NOT 1, L_000002b4dddcffd0, C4<0>, C4<0>, C4<0>;
L_000002b4dddb98b0 .functor OR 1, L_000002b4dddb8500, L_000002b4dddb85e0, C4<0>, C4<0>;
L_000002b4dddb8650 .functor BUFZ 1, L_000002b4ddca7340, C4<0>, C4<0>, C4<0>;
v000002b4ddd497e0_0 .net "DSR_e_diff", 3 0, L_000002b4dddb91b0;  1 drivers
v000002b4ddd49240_0 .net "DSR_left_out", 15 0, L_000002b4dddce8b0;  1 drivers
v000002b4ddd49c40_0 .net "DSR_left_out_t", 15 0, L_000002b4dddb9920;  1 drivers
v000002b4ddd49880_0 .net "DSR_right_in", 15 0, L_000002b4ddd5acb0;  1 drivers
v000002b4ddd48200_0 .net "DSR_right_out", 15 0, L_000002b4dddb8ce0;  1 drivers
v000002b4ddd48f20_0 .net "G", 0 0, L_000002b4dddced10;  1 drivers
v000002b4ddd49060_0 .net "L", 0 0, L_000002b4dddceb30;  1 drivers
v000002b4ddd492e0_0 .net "LOD_in", 15 0, L_000002b4dddc9e50;  1 drivers
v000002b4ddd48160_0 .net "R", 0 0, L_000002b4dddcf490;  1 drivers
v000002b4ddd487a0_0 .net "St", 0 0, L_000002b4dddcedb0;  1 drivers
v000002b4ddd483e0_0 .net *"_ivl_10", 14 0, L_000002b4ddd5c790;  1 drivers
v000002b4ddd482a0_0 .net *"_ivl_100", 0 0, L_000002b4dddc9a90;  1 drivers
L_000002b4ddd60cc0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002b4ddd48660_0 .net/2u *"_ivl_101", 3 0, L_000002b4ddd60cc0;  1 drivers
v000002b4ddd49a60_0 .net *"_ivl_104", 3 0, L_000002b4dddc8af0;  1 drivers
v000002b4ddd49920_0 .net *"_ivl_112", 0 0, L_000002b4dddca530;  1 drivers
v000002b4ddd496a0_0 .net *"_ivl_114", 0 0, L_000002b4dddc9d10;  1 drivers
v000002b4ddd4a820_0 .net *"_ivl_115", 0 0, L_000002b4dddb8ea0;  1 drivers
v000002b4ddd49380_0 .net *"_ivl_118", 14 0, L_000002b4dddc9db0;  1 drivers
v000002b4ddd48d40_0 .net *"_ivl_124", 0 0, L_000002b4dddcda50;  1 drivers
v000002b4ddd4a1e0_0 .net *"_ivl_126", 14 0, L_000002b4dddcdb90;  1 drivers
L_000002b4ddd61260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd49420_0 .net/2u *"_ivl_127", 0 0, L_000002b4ddd61260;  1 drivers
v000002b4ddd4a280_0 .net *"_ivl_129", 15 0, L_000002b4dddcd4b0;  1 drivers
L_000002b4ddd61338 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd48de0_0 .net/2u *"_ivl_135", 2 0, L_000002b4ddd61338;  1 drivers
v000002b4ddd49600_0 .net *"_ivl_14", 14 0, L_000002b4ddd5aa30;  1 drivers
L_000002b4ddd61578 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd494c0_0 .net/2u *"_ivl_143", 15 0, L_000002b4ddd61578;  1 drivers
v000002b4ddd48840_0 .net *"_ivl_154", 17 0, L_000002b4dddce310;  1 drivers
v000002b4ddd49d80_0 .net *"_ivl_157", 0 0, L_000002b4dddb88f0;  1 drivers
v000002b4ddd49e20_0 .net *"_ivl_159", 0 0, L_000002b4dddb8f80;  1 drivers
v000002b4ddd49b00_0 .net *"_ivl_161", 0 0, L_000002b4dddb8110;  1 drivers
v000002b4ddd49ec0_0 .net *"_ivl_163", 0 0, L_000002b4dddb9370;  1 drivers
v000002b4ddd48480_0 .net *"_ivl_165", 0 0, L_000002b4dddb97d0;  1 drivers
v000002b4ddd488e0_0 .net *"_ivl_167", 0 0, L_000002b4dddb94c0;  1 drivers
L_000002b4ddd615c0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd49f60_0 .net/2u *"_ivl_171", 14 0, L_000002b4ddd615c0;  1 drivers
v000002b4ddd49560_0 .net *"_ivl_177", 31 0, L_000002b4dddcf2b0;  1 drivers
v000002b4ddd49740_0 .net *"_ivl_18", 0 0, L_000002b4ddd5b890;  1 drivers
L_000002b4ddd61698 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd48a20_0 .net *"_ivl_180", 27 0, L_000002b4ddd61698;  1 drivers
L_000002b4ddd616e0 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v000002b4ddd499c0_0 .net/2u *"_ivl_181", 31 0, L_000002b4ddd616e0;  1 drivers
v000002b4ddd48700_0 .net *"_ivl_183", 0 0, L_000002b4dddcd190;  1 drivers
v000002b4ddd48ac0_0 .net *"_ivl_186", 15 0, L_000002b4dddcf5d0;  1 drivers
v000002b4ddd49ba0_0 .net *"_ivl_188", 15 0, L_000002b4dddcf7b0;  1 drivers
v000002b4ddd48b60_0 .net *"_ivl_19", 0 0, L_000002b4ddca6930;  1 drivers
L_000002b4ddd61728 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd48c00_0 .net *"_ivl_191", 15 0, L_000002b4ddd61728;  1 drivers
v000002b4ddd49ce0_0 .net *"_ivl_194", 15 0, L_000002b4dddcd0f0;  1 drivers
v000002b4ddd4a320_0 .net *"_ivl_197", 0 0, L_000002b4dddb8500;  1 drivers
v000002b4ddd4a000_0 .net *"_ivl_200", 0 0, L_000002b4dddcffd0;  1 drivers
v000002b4ddd4a640_0 .net *"_ivl_201", 0 0, L_000002b4dddb85e0;  1 drivers
v000002b4ddd4a0a0_0 .net *"_ivl_203", 0 0, L_000002b4dddb98b0;  1 drivers
L_000002b4ddd61770 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd48ca0_0 .net/2u *"_ivl_205", 14 0, L_000002b4ddd61770;  1 drivers
v000002b4ddd4a140_0 .net *"_ivl_207", 15 0, L_000002b4dddcfad0;  1 drivers
v000002b4ddd4a3c0_0 .net *"_ivl_210", 14 0, L_000002b4dddcfcb0;  1 drivers
v000002b4ddd4a460_0 .net *"_ivl_211", 15 0, L_000002b4dddcfdf0;  1 drivers
v000002b4ddd480c0_0 .net *"_ivl_24", 0 0, L_000002b4ddd5afd0;  1 drivers
v000002b4ddd48e80_0 .net *"_ivl_25", 0 0, L_000002b4ddca73b0;  1 drivers
v000002b4ddd4a500_0 .net *"_ivl_30", 0 0, L_000002b4ddd5b4d0;  1 drivers
v000002b4ddd4a5a0_0 .net *"_ivl_31", 0 0, L_000002b4ddca6c40;  1 drivers
v000002b4ddd4a6e0_0 .net *"_ivl_36", 0 0, L_000002b4ddd5cab0;  1 drivers
v000002b4ddd4a780_0 .net *"_ivl_37", 0 0, L_000002b4ddca6cb0;  1 drivers
L_000002b4ddd60180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4b360_0 .net *"_ivl_45", 15 0, L_000002b4ddd60180;  1 drivers
v000002b4ddd4ce40_0 .net *"_ivl_48", 15 0, L_000002b4ddd5aad0;  1 drivers
L_000002b4ddd601c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4b220_0 .net *"_ivl_51", 15 0, L_000002b4ddd601c8;  1 drivers
v000002b4ddd4a960_0 .net *"_ivl_54", 15 0, L_000002b4ddd5b750;  1 drivers
v000002b4ddd4aa00_0 .net *"_ivl_62", 14 0, L_000002b4dddc8910;  1 drivers
v000002b4ddd4aaa0_0 .net *"_ivl_64", 14 0, L_000002b4dddc8ff0;  1 drivers
v000002b4ddd4c8a0_0 .net *"_ivl_65", 0 0, L_000002b4dddc9ef0;  1 drivers
L_000002b4ddd609f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4adc0_0 .net/2u *"_ivl_67", 0 0, L_000002b4ddd609f0;  1 drivers
L_000002b4ddd60a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4afa0_0 .net/2u *"_ivl_69", 0 0, L_000002b4ddd60a38;  1 drivers
v000002b4ddd4b540_0 .net *"_ivl_98", 2 0, L_000002b4dddca170;  1 drivers
v000002b4ddd4c9e0_0 .net "add_m", 16 0, L_000002b4dddc9c70;  1 drivers
v000002b4ddd4cda0_0 .net "add_m_in1", 15 0, L_000002b4ddd5cf10;  1 drivers
v000002b4ddd4b9a0_0 .net "diff", 7 0, L_000002b4dddc89b0;  1 drivers
v000002b4ddd4bd60_0 .net "done", 0 0, L_000002b4dddb8650;  alias, 1 drivers
v000002b4ddd4c940_0 .net "e1", 1 0, L_000002b4ddd5e630;  1 drivers
v000002b4ddd4c580_0 .net "e2", 1 0, L_000002b4ddd59590;  1 drivers
v000002b4ddd4c620_0 .net "e_o", 1 0, L_000002b4dddcf530;  1 drivers
v000002b4ddd4abe0_0 .net "exp_diff", 3 0, L_000002b4dddc9270;  1 drivers
v000002b4ddd4ba40_0 .net "in1", 15 0, v000002b4ddd5cc90_0;  1 drivers
v000002b4ddd4ab40_0 .net "in1_gt_in2", 0 0, L_000002b4dddc9590;  1 drivers
v000002b4ddd4b5e0_0 .net "in2", 15 0, v000002b4ddd5be30_0;  1 drivers
v000002b4ddd4c800_0 .net "inf", 0 0, L_000002b4ddca7650;  alias, 1 drivers
v000002b4ddd4b900_0 .net "inf1", 0 0, L_000002b4ddca7dc0;  1 drivers
v000002b4ddd4ac80_0 .net "inf2", 0 0, L_000002b4ddca75e0;  1 drivers
v000002b4ddd4c440_0 .net "le", 1 0, L_000002b4dddca5d0;  1 drivers
v000002b4ddd4bb80_0 .net "le_o", 7 0, L_000002b4dddcdf50;  1 drivers
v000002b4ddd4ca80_0 .net "le_o_tmp", 7 0, L_000002b4dddce6d0;  1 drivers
v000002b4ddd4be00_0 .net "left_shift", 3 0, L_000002b4dddcc290;  1 drivers
v000002b4ddd4cb20_0 .net "lm", 14 0, L_000002b4dddc8d70;  1 drivers
v000002b4ddd4a8c0_0 .net "lr", 3 0, L_000002b4dddc8190;  1 drivers
v000002b4ddd4c6c0_0 .net "lr_N", 4 0, L_000002b4dddc8370;  1 drivers
v000002b4ddd4af00_0 .net "lrc", 0 0, L_000002b4dddc8a50;  1 drivers
v000002b4ddd4cbc0_0 .net "ls", 0 0, L_000002b4dddc96d0;  1 drivers
v000002b4ddd4ad20_0 .net "m1", 14 0, L_000002b4ddd5a710;  1 drivers
v000002b4ddd4b860_0 .net "m2", 14 0, L_000002b4dddc8f50;  1 drivers
v000002b4ddd4b720_0 .net "mant1", 13 0, L_000002b4ddd5f350;  1 drivers
v000002b4ddd4d020_0 .net "mant2", 13 0, L_000002b4ddd5a5d0;  1 drivers
v000002b4ddd4b040_0 .net "mant_ovf", 1 0, L_000002b4dddca490;  1 drivers
v000002b4ddd4c760_0 .net "op", 0 0, L_000002b4dddb8c70;  1 drivers
v000002b4ddd4bea0_0 .net "out", 15 0, L_000002b4dddcfd50;  alias, 1 drivers
v000002b4ddd4c3a0_0 .net "r_o", 3 0, L_000002b4dddce130;  1 drivers
v000002b4ddd4cc60_0 .net "rc1", 0 0, L_000002b4ddd5b390;  1 drivers
v000002b4ddd4cd00_0 .net "rc2", 0 0, L_000002b4ddd5e6d0;  1 drivers
v000002b4ddd4ae60_0 .net "regime1", 3 0, L_000002b4ddd5dc30;  1 drivers
v000002b4ddd4b400_0 .net "regime2", 3 0, L_000002b4ddd58190;  1 drivers
v000002b4ddd4b7c0_0 .net "rnd_ulp", 15 0, L_000002b4dddceef0;  1 drivers
v000002b4ddd4cee0_0 .net "s1", 0 0, L_000002b4ddd5cbf0;  1 drivers
v000002b4ddd4cf80_0 .net "s2", 0 0, L_000002b4ddd5c6f0;  1 drivers
v000002b4ddd4b0e0_0 .net "se", 1 0, L_000002b4dddc82d0;  1 drivers
v000002b4ddd4bf40_0 .net "sm", 14 0, L_000002b4dddc9f90;  1 drivers
v000002b4ddd4bcc0_0 .net "sr", 3 0, L_000002b4dddc8230;  1 drivers
v000002b4ddd4c260_0 .net "sr_N", 4 0, L_000002b4dddc99f0;  1 drivers
v000002b4ddd4bc20_0 .net "src", 0 0, L_000002b4dddc8690;  1 drivers
v000002b4ddd4b180_0 .net "start", 0 0, v000002b4ddd5ac10_0;  1 drivers
v000002b4ddd4b2c0_0 .net "start0", 0 0, L_000002b4ddca7340;  1 drivers
v000002b4ddd4bfe0_0 .net "tmp1_o", 50 0, L_000002b4dddb83b0;  1 drivers
v000002b4ddd4b4a0_0 .net "tmp1_oN", 15 0, L_000002b4dddcfc10;  1 drivers
v000002b4ddd4c080_0 .net "tmp1_o_rnd", 15 0, L_000002b4dddcf850;  1 drivers
v000002b4ddd4c120_0 .net "tmp1_o_rnd_ulp", 16 0, L_000002b4dddcf210;  1 drivers
v000002b4ddd4b680_0 .net "tmp_o", 34 0, L_000002b4ddd5c0b0;  1 drivers
v000002b4ddd4bae0_0 .net "ulp", 0 0, L_000002b4dddb9530;  1 drivers
v000002b4ddd4c1c0_0 .net "xin1", 15 0, L_000002b4ddd5bb10;  1 drivers
v000002b4ddd4c300_0 .net "xin2", 15 0, L_000002b4ddd5bed0;  1 drivers
v000002b4ddd4c4e0_0 .net "zero", 0 0, L_000002b4ddca7e30;  alias, 1 drivers
v000002b4ddd5ba70_0 .net "zero1", 0 0, L_000002b4ddca6620;  1 drivers
v000002b4ddd5ce70_0 .net "zero2", 0 0, L_000002b4ddca6a10;  1 drivers
v000002b4ddd5b250_0 .net "zero_tmp1", 0 0, L_000002b4ddd5cb50;  1 drivers
v000002b4ddd5ae90_0 .net "zero_tmp2", 0 0, L_000002b4ddd5af30;  1 drivers
L_000002b4ddd5d050 .part L_000002b4dddcdf50, 6, 1;
L_000002b4ddd5adf0 .part L_000002b4dddcdf50, 6, 1;
L_000002b4ddd5b2f0 .part L_000002b4dddce8b0, 0, 15;
L_000002b4ddd5cbf0 .part v000002b4ddd5cc90_0, 15, 1;
L_000002b4ddd5c6f0 .part v000002b4ddd5be30_0, 15, 1;
L_000002b4ddd5c790 .part v000002b4ddd5cc90_0, 0, 15;
L_000002b4ddd5cb50 .reduce/or L_000002b4ddd5c790;
L_000002b4ddd5aa30 .part v000002b4ddd5be30_0, 0, 15;
L_000002b4ddd5af30 .reduce/or L_000002b4ddd5aa30;
L_000002b4ddd5b890 .part v000002b4ddd5cc90_0, 15, 1;
L_000002b4ddd5afd0 .part v000002b4ddd5be30_0, 15, 1;
L_000002b4ddd5b4d0 .part v000002b4ddd5cc90_0, 15, 1;
L_000002b4ddd5cab0 .part v000002b4ddd5be30_0, 15, 1;
L_000002b4ddd5aad0 .arith/sub 16, L_000002b4ddd60180, v000002b4ddd5cc90_0;
L_000002b4ddd5bb10 .functor MUXZ 16, v000002b4ddd5cc90_0, L_000002b4ddd5aad0, L_000002b4ddd5cbf0, C4<>;
L_000002b4ddd5b750 .arith/sub 16, L_000002b4ddd601c8, v000002b4ddd5be30_0;
L_000002b4ddd5bed0 .functor MUXZ 16, v000002b4ddd5be30_0, L_000002b4ddd5b750, L_000002b4ddd5c6f0, C4<>;
L_000002b4ddd5a710 .concat [ 14 1 0 0], L_000002b4ddd5f350, L_000002b4ddd5cb50;
L_000002b4dddc8f50 .concat [ 14 1 0 0], L_000002b4ddd5a5d0, L_000002b4ddd5af30;
L_000002b4dddc8910 .part L_000002b4ddd5bb10, 0, 15;
L_000002b4dddc8ff0 .part L_000002b4ddd5bed0, 0, 15;
L_000002b4dddc9ef0 .cmp/ge 15, L_000002b4dddc8910, L_000002b4dddc8ff0;
L_000002b4dddc9590 .functor MUXZ 1, L_000002b4ddd60a38, L_000002b4ddd609f0, L_000002b4dddc9ef0, C4<>;
L_000002b4dddc96d0 .functor MUXZ 1, L_000002b4ddd5c6f0, L_000002b4ddd5cbf0, L_000002b4dddc9590, C4<>;
L_000002b4dddc8a50 .functor MUXZ 1, L_000002b4ddd5e6d0, L_000002b4ddd5b390, L_000002b4dddc9590, C4<>;
L_000002b4dddc8690 .functor MUXZ 1, L_000002b4ddd5b390, L_000002b4ddd5e6d0, L_000002b4dddc9590, C4<>;
L_000002b4dddc8190 .functor MUXZ 4, L_000002b4ddd58190, L_000002b4ddd5dc30, L_000002b4dddc9590, C4<>;
L_000002b4dddc8230 .functor MUXZ 4, L_000002b4ddd5dc30, L_000002b4ddd58190, L_000002b4dddc9590, C4<>;
L_000002b4dddca5d0 .functor MUXZ 2, L_000002b4ddd59590, L_000002b4ddd5e630, L_000002b4dddc9590, C4<>;
L_000002b4dddc82d0 .functor MUXZ 2, L_000002b4ddd5e630, L_000002b4ddd59590, L_000002b4dddc9590, C4<>;
L_000002b4dddc8d70 .functor MUXZ 15, L_000002b4dddc8f50, L_000002b4ddd5a710, L_000002b4dddc9590, C4<>;
L_000002b4dddc9f90 .functor MUXZ 15, L_000002b4ddd5a710, L_000002b4dddc8f50, L_000002b4dddc9590, C4<>;
L_000002b4dddca030 .concat [ 2 5 0 0], L_000002b4dddca5d0, L_000002b4dddc8370;
L_000002b4dddc94f0 .concat [ 2 5 0 0], L_000002b4dddc82d0, L_000002b4dddc99f0;
L_000002b4dddca170 .part L_000002b4dddc89b0, 4, 3;
L_000002b4dddc9a90 .reduce/or L_000002b4dddca170;
L_000002b4dddc8af0 .part L_000002b4dddc89b0, 0, 4;
L_000002b4dddc9270 .functor MUXZ 4, L_000002b4dddc8af0, L_000002b4ddd60cc0, L_000002b4dddc9a90, C4<>;
L_000002b4dddca490 .part L_000002b4dddc9c70, 15, 2;
L_000002b4dddca530 .part L_000002b4dddc9c70, 16, 1;
L_000002b4dddc9d10 .part L_000002b4dddc9c70, 15, 1;
L_000002b4dddc9db0 .part L_000002b4dddc9c70, 0, 15;
L_000002b4dddc9e50 .concat [ 15 1 0 0], L_000002b4dddc9db0, L_000002b4dddb8ea0;
L_000002b4dddce9f0 .part L_000002b4dddc9c70, 1, 16;
L_000002b4dddcda50 .part L_000002b4dddb9920, 15, 1;
L_000002b4dddcdb90 .part L_000002b4dddb9920, 0, 15;
L_000002b4dddcd4b0 .concat [ 1 15 0 0], L_000002b4ddd61260, L_000002b4dddcdb90;
L_000002b4dddce8b0 .functor MUXZ 16, L_000002b4dddcd4b0, L_000002b4dddb9920, L_000002b4dddcda50, C4<>;
L_000002b4dddcd9b0 .concat [ 2 5 0 0], L_000002b4dddca5d0, L_000002b4dddc8370;
L_000002b4dddcd230 .concat [ 4 3 0 0], L_000002b4dddcc290, L_000002b4ddd61338;
L_000002b4dddcea90 .part L_000002b4dddca490, 1, 1;
L_000002b4dddcdc30 .part L_000002b4dddcdf50, 0, 7;
L_000002b4dddcf670 .concat [ 16 35 0 0], L_000002b4ddd61578, L_000002b4ddd5c0b0;
L_000002b4dddceb30 .part L_000002b4dddb83b0, 20, 1;
L_000002b4dddced10 .part L_000002b4dddb83b0, 19, 1;
L_000002b4dddcf490 .part L_000002b4dddb83b0, 18, 1;
L_000002b4dddce310 .part L_000002b4dddb83b0, 0, 18;
L_000002b4dddcedb0 .reduce/or L_000002b4dddce310;
L_000002b4dddceef0 .concat [ 1 15 0 0], L_000002b4dddb9530, L_000002b4ddd615c0;
L_000002b4dddcf710 .part L_000002b4dddb83b0, 19, 16;
L_000002b4dddcf2b0 .concat [ 4 28 0 0], L_000002b4dddce130, L_000002b4ddd61698;
L_000002b4dddcd190 .cmp/gt 32, L_000002b4ddd616e0, L_000002b4dddcf2b0;
L_000002b4dddcf5d0 .part L_000002b4dddcf210, 0, 16;
L_000002b4dddcf7b0 .part L_000002b4dddb83b0, 19, 16;
L_000002b4dddcf850 .functor MUXZ 16, L_000002b4dddcf7b0, L_000002b4dddcf5d0, L_000002b4dddcd190, C4<>;
L_000002b4dddcd0f0 .arith/sub 16, L_000002b4ddd61728, L_000002b4dddcf850;
L_000002b4dddcfc10 .functor MUXZ 16, L_000002b4dddcf850, L_000002b4dddcd0f0, L_000002b4dddc96d0, C4<>;
L_000002b4dddcffd0 .part L_000002b4dddce8b0, 15, 1;
L_000002b4dddcfad0 .concat [ 15 1 0 0], L_000002b4ddd61770, L_000002b4ddca7650;
L_000002b4dddcfcb0 .part L_000002b4dddcfc10, 1, 15;
L_000002b4dddcfdf0 .concat [ 15 1 0 0], L_000002b4dddcfcb0, L_000002b4dddc96d0;
L_000002b4dddcfd50 .functor MUXZ 16, L_000002b4dddcfdf0, L_000002b4dddcfad0, L_000002b4dddb98b0, C4<>;
S_000002b4ddb46350 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_000002b4ddba0200 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_000002b4ddba0238 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_000002b4dddb9920 .functor BUFZ 16, L_000002b4dddcef90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd61218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddca6030_0 .net *"_ivl_10", 0 0, L_000002b4ddd61218;  1 drivers
v000002b4ddd084c0_0 .net *"_ivl_5", 0 0, L_000002b4dddcdd70;  1 drivers
v000002b4ddd08100_0 .net *"_ivl_6", 15 0, L_000002b4dddcd870;  1 drivers
v000002b4ddd08740_0 .net *"_ivl_8", 14 0, L_000002b4dddcd370;  1 drivers
v000002b4ddd077a0_0 .net "a", 15 0, L_000002b4dddce9f0;  1 drivers
v000002b4ddd078e0_0 .net "b", 3 0, L_000002b4dddcc290;  alias, 1 drivers
v000002b4ddd07840_0 .net "c", 15 0, L_000002b4dddb9920;  alias, 1 drivers
v000002b4ddd07a20 .array "tmp", 0 3;
v000002b4ddd07a20_0 .net v000002b4ddd07a20 0, 15 0, L_000002b4dddcd910; 1 drivers
v000002b4ddd07a20_1 .net v000002b4ddd07a20 1, 15 0, L_000002b4dddcc970; 1 drivers
v000002b4ddd07a20_2 .net v000002b4ddd07a20 2, 15 0, L_000002b4dddcaf30; 1 drivers
v000002b4ddd07a20_3 .net v000002b4ddd07a20 3, 15 0, L_000002b4dddcef90; 1 drivers
L_000002b4dddcb070 .part L_000002b4dddcc290, 1, 1;
L_000002b4dddcad50 .part L_000002b4dddcc290, 2, 1;
L_000002b4dddccab0 .part L_000002b4dddcc290, 3, 1;
L_000002b4dddcdd70 .part L_000002b4dddcc290, 0, 1;
L_000002b4dddcd370 .part L_000002b4dddce9f0, 0, 15;
L_000002b4dddcd870 .concat [ 1 15 0 0], L_000002b4ddd61218, L_000002b4dddcd370;
L_000002b4dddcd910 .functor MUXZ 16, L_000002b4dddce9f0, L_000002b4dddcd870, L_000002b4dddcdd70, C4<>;
S_000002b4ddb53a30 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_000002b4ddb46350;
 .timescale -9 -12;
P_000002b4ddc887a0 .param/l "i" 0 4 296, +C4<01>;
v000002b4ddca53b0_0 .net *"_ivl_1", 0 0, L_000002b4dddcb070;  1 drivers
v000002b4ddca5450_0 .net *"_ivl_3", 15 0, L_000002b4dddcc330;  1 drivers
v000002b4ddca54f0_0 .net *"_ivl_5", 13 0, L_000002b4dddcc830;  1 drivers
L_000002b4ddd61140 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddca5590_0 .net *"_ivl_7", 1 0, L_000002b4ddd61140;  1 drivers
L_000002b4dddcc830 .part L_000002b4dddcd910, 0, 14;
L_000002b4dddcc330 .concat [ 2 14 0 0], L_000002b4ddd61140, L_000002b4dddcc830;
L_000002b4dddcc970 .functor MUXZ 16, L_000002b4dddcd910, L_000002b4dddcc330, L_000002b4dddcb070, C4<>;
S_000002b4ddb53bc0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_000002b4ddb46350;
 .timescale -9 -12;
P_000002b4ddc88860 .param/l "i" 0 4 296, +C4<010>;
v000002b4ddca5810_0 .net *"_ivl_1", 0 0, L_000002b4dddcad50;  1 drivers
v000002b4ddca56d0_0 .net *"_ivl_3", 15 0, L_000002b4dddcae90;  1 drivers
v000002b4ddca59f0_0 .net *"_ivl_5", 11 0, L_000002b4dddcc510;  1 drivers
L_000002b4ddd61188 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b4ddca5d10_0 .net *"_ivl_7", 3 0, L_000002b4ddd61188;  1 drivers
L_000002b4dddcc510 .part L_000002b4dddcc970, 0, 12;
L_000002b4dddcae90 .concat [ 4 12 0 0], L_000002b4ddd61188, L_000002b4dddcc510;
L_000002b4dddcaf30 .functor MUXZ 16, L_000002b4dddcc970, L_000002b4dddcae90, L_000002b4dddcad50, C4<>;
S_000002b4ddb12cc0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_000002b4ddb46350;
 .timescale -9 -12;
P_000002b4ddc888a0 .param/l "i" 0 4 296, +C4<011>;
v000002b4ddca5a90_0 .net *"_ivl_1", 0 0, L_000002b4dddccab0;  1 drivers
v000002b4ddca5db0_0 .net *"_ivl_3", 15 0, L_000002b4dddce450;  1 drivers
v000002b4ddca5e50_0 .net *"_ivl_5", 7 0, L_000002b4dddcafd0;  1 drivers
L_000002b4ddd611d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddca5ef0_0 .net *"_ivl_7", 7 0, L_000002b4ddd611d0;  1 drivers
L_000002b4dddcafd0 .part L_000002b4dddcaf30, 0, 8;
L_000002b4dddce450 .concat [ 8 8 0 0], L_000002b4ddd611d0, L_000002b4dddcafd0;
L_000002b4dddcef90 .functor MUXZ 16, L_000002b4dddcaf30, L_000002b4dddce450, L_000002b4dddccab0, C4<>;
S_000002b4ddb12e50 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_000002b4ddb9e880 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_000002b4ddb9e8b8 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_000002b4dddb8ce0 .functor BUFZ 16, L_000002b4dddc8e10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd60de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd07ca0_0 .net *"_ivl_10", 0 0, L_000002b4ddd60de0;  1 drivers
v000002b4ddd07e80_0 .net *"_ivl_5", 0 0, L_000002b4dddc93b0;  1 drivers
v000002b4ddd08c40_0 .net *"_ivl_6", 15 0, L_000002b4dddc87d0;  1 drivers
v000002b4ddd07d40_0 .net *"_ivl_8", 14 0, L_000002b4dddca0d0;  1 drivers
v000002b4ddd07fc0_0 .net "a", 15 0, L_000002b4ddd5acb0;  alias, 1 drivers
v000002b4ddd08b00_0 .net "b", 3 0, L_000002b4dddb91b0;  alias, 1 drivers
v000002b4ddd087e0_0 .net "c", 15 0, L_000002b4dddb8ce0;  alias, 1 drivers
v000002b4ddd08e20 .array "tmp", 0 3;
v000002b4ddd08e20_0 .net v000002b4ddd08e20 0, 15 0, L_000002b4dddc8eb0; 1 drivers
v000002b4ddd08e20_1 .net v000002b4ddd08e20 1, 15 0, L_000002b4dddc9770; 1 drivers
v000002b4ddd08e20_2 .net v000002b4ddd08e20 2, 15 0, L_000002b4dddc8b90; 1 drivers
v000002b4ddd08e20_3 .net v000002b4ddd08e20 3, 15 0, L_000002b4dddc8e10; 1 drivers
L_000002b4dddc8550 .part L_000002b4dddb91b0, 1, 1;
L_000002b4dddc9310 .part L_000002b4dddb91b0, 2, 1;
L_000002b4dddca710 .part L_000002b4dddb91b0, 3, 1;
L_000002b4dddc93b0 .part L_000002b4dddb91b0, 0, 1;
L_000002b4dddca0d0 .part L_000002b4ddd5acb0, 1, 15;
L_000002b4dddc87d0 .concat [ 15 1 0 0], L_000002b4dddca0d0, L_000002b4ddd60de0;
L_000002b4dddc8eb0 .functor MUXZ 16, L_000002b4ddd5acb0, L_000002b4dddc87d0, L_000002b4dddc93b0, C4<>;
S_000002b4ddb43fb0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_000002b4ddb12e50;
 .timescale -9 -12;
P_000002b4ddc888e0 .param/l "i" 0 4 317, +C4<01>;
v000002b4ddd08ba0_0 .net *"_ivl_1", 0 0, L_000002b4dddc8550;  1 drivers
v000002b4ddd07ac0_0 .net *"_ivl_3", 15 0, L_000002b4dddc9630;  1 drivers
v000002b4ddd08560_0 .net *"_ivl_5", 13 0, L_000002b4dddc85f0;  1 drivers
L_000002b4ddd60d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd082e0_0 .net *"_ivl_7", 1 0, L_000002b4ddd60d08;  1 drivers
L_000002b4dddc85f0 .part L_000002b4dddc8eb0, 2, 14;
L_000002b4dddc9630 .concat [ 14 2 0 0], L_000002b4dddc85f0, L_000002b4ddd60d08;
L_000002b4dddc9770 .functor MUXZ 16, L_000002b4dddc8eb0, L_000002b4dddc9630, L_000002b4dddc8550, C4<>;
S_000002b4ddb44140 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_000002b4ddb12e50;
 .timescale -9 -12;
P_000002b4ddc88920 .param/l "i" 0 4 317, +C4<010>;
v000002b4ddd07f20_0 .net *"_ivl_1", 0 0, L_000002b4dddc9310;  1 drivers
v000002b4ddd07de0_0 .net *"_ivl_3", 15 0, L_000002b4dddca670;  1 drivers
v000002b4ddd08d80_0 .net *"_ivl_5", 11 0, L_000002b4dddc8cd0;  1 drivers
L_000002b4ddd60d50 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd08a60_0 .net *"_ivl_7", 3 0, L_000002b4ddd60d50;  1 drivers
L_000002b4dddc8cd0 .part L_000002b4dddc9770, 4, 12;
L_000002b4dddca670 .concat [ 12 4 0 0], L_000002b4dddc8cd0, L_000002b4ddd60d50;
L_000002b4dddc8b90 .functor MUXZ 16, L_000002b4dddc9770, L_000002b4dddca670, L_000002b4dddc9310, C4<>;
S_000002b4ddb525a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_000002b4ddb12e50;
 .timescale -9 -12;
P_000002b4ddc88f20 .param/l "i" 0 4 317, +C4<011>;
v000002b4ddd08240_0 .net *"_ivl_1", 0 0, L_000002b4dddca710;  1 drivers
v000002b4ddd07b60_0 .net *"_ivl_3", 15 0, L_000002b4dddc8c30;  1 drivers
v000002b4ddd07c00_0 .net *"_ivl_5", 7 0, L_000002b4dddc8730;  1 drivers
L_000002b4ddd60d98 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd08600_0 .net *"_ivl_7", 7 0, L_000002b4ddd60d98;  1 drivers
L_000002b4dddc8730 .part L_000002b4dddc8b90, 8, 8;
L_000002b4dddc8c30 .concat [ 8 8 0 0], L_000002b4dddc8730, L_000002b4ddd60d98;
L_000002b4dddc8e10 .functor MUXZ 16, L_000002b4dddc8b90, L_000002b4dddc8c30, L_000002b4dddca710, C4<>;
S_000002b4ddb52730 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_000002b4ddb9f580 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_000002b4ddb9f5b8 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_000002b4dddb83b0 .functor BUFZ 51, L_000002b4dddcf3f0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_000002b4ddd61530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd07020_0 .net *"_ivl_10", 0 0, L_000002b4ddd61530;  1 drivers
v000002b4ddd05c20_0 .net *"_ivl_5", 0 0, L_000002b4dddce1d0;  1 drivers
v000002b4ddd059a0_0 .net *"_ivl_6", 50 0, L_000002b4dddcf170;  1 drivers
v000002b4ddd06c60_0 .net *"_ivl_8", 49 0, L_000002b4dddce270;  1 drivers
v000002b4ddd06e40_0 .net "a", 50 0, L_000002b4dddcf670;  1 drivers
v000002b4ddd070c0_0 .net "b", 3 0, L_000002b4dddce130;  alias, 1 drivers
v000002b4ddd06bc0_0 .net "c", 50 0, L_000002b4dddb83b0;  alias, 1 drivers
v000002b4ddd057c0 .array "tmp", 0 3;
v000002b4ddd057c0_0 .net v000002b4ddd057c0 0, 50 0, L_000002b4dddcd5f0; 1 drivers
v000002b4ddd057c0_1 .net v000002b4ddd057c0 1, 50 0, L_000002b4dddcde10; 1 drivers
v000002b4ddd057c0_2 .net v000002b4ddd057c0 2, 50 0, L_000002b4dddcdff0; 1 drivers
v000002b4ddd057c0_3 .net v000002b4ddd057c0 3, 50 0, L_000002b4dddcf3f0; 1 drivers
L_000002b4dddcd2d0 .part L_000002b4dddce130, 1, 1;
L_000002b4dddcf0d0 .part L_000002b4dddce130, 2, 1;
L_000002b4dddcd550 .part L_000002b4dddce130, 3, 1;
L_000002b4dddce1d0 .part L_000002b4dddce130, 0, 1;
L_000002b4dddce270 .part L_000002b4dddcf670, 1, 50;
L_000002b4dddcf170 .concat [ 50 1 0 0], L_000002b4dddce270, L_000002b4ddd61530;
L_000002b4dddcd5f0 .functor MUXZ 51, L_000002b4dddcf670, L_000002b4dddcf170, L_000002b4dddce1d0, C4<>;
S_000002b4ddb46a50 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_000002b4ddb52730;
 .timescale -9 -12;
P_000002b4ddc889a0 .param/l "i" 0 4 317, +C4<01>;
v000002b4ddd089c0_0 .net *"_ivl_1", 0 0, L_000002b4dddcd2d0;  1 drivers
v000002b4ddd08060_0 .net *"_ivl_3", 50 0, L_000002b4dddcd410;  1 drivers
v000002b4ddd08880_0 .net *"_ivl_5", 48 0, L_000002b4dddce950;  1 drivers
L_000002b4ddd61458 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd081a0_0 .net *"_ivl_7", 1 0, L_000002b4ddd61458;  1 drivers
L_000002b4dddce950 .part L_000002b4dddcd5f0, 2, 49;
L_000002b4dddcd410 .concat [ 49 2 0 0], L_000002b4dddce950, L_000002b4ddd61458;
L_000002b4dddcde10 .functor MUXZ 51, L_000002b4dddcd5f0, L_000002b4dddcd410, L_000002b4dddcd2d0, C4<>;
S_000002b4ddb46be0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_000002b4ddb52730;
 .timescale -9 -12;
P_000002b4ddc88ae0 .param/l "i" 0 4 317, +C4<010>;
v000002b4ddd08380_0 .net *"_ivl_1", 0 0, L_000002b4dddcf0d0;  1 drivers
v000002b4ddd08ce0_0 .net *"_ivl_3", 50 0, L_000002b4dddcd730;  1 drivers
v000002b4ddd08420_0 .net *"_ivl_5", 46 0, L_000002b4dddcdeb0;  1 drivers
L_000002b4ddd614a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd07980_0 .net *"_ivl_7", 3 0, L_000002b4ddd614a0;  1 drivers
L_000002b4dddcdeb0 .part L_000002b4dddcde10, 4, 47;
L_000002b4dddcd730 .concat [ 47 4 0 0], L_000002b4dddcdeb0, L_000002b4ddd614a0;
L_000002b4dddcdff0 .functor MUXZ 51, L_000002b4dddcde10, L_000002b4dddcd730, L_000002b4dddcf0d0, C4<>;
S_000002b4ddb5e6f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_000002b4ddb52730;
 .timescale -9 -12;
P_000002b4ddc88a20 .param/l "i" 0 4 317, +C4<011>;
v000002b4ddd08920_0 .net *"_ivl_1", 0 0, L_000002b4dddcd550;  1 drivers
v000002b4ddd086a0_0 .net *"_ivl_3", 50 0, L_000002b4dddce090;  1 drivers
v000002b4ddd05900_0 .net *"_ivl_5", 42 0, L_000002b4dddcdcd0;  1 drivers
L_000002b4ddd614e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd075c0_0 .net *"_ivl_7", 7 0, L_000002b4ddd614e8;  1 drivers
L_000002b4dddcdcd0 .part L_000002b4dddcdff0, 8, 43;
L_000002b4dddce090 .concat [ 43 8 0 0], L_000002b4dddcdcd0, L_000002b4ddd614e8;
L_000002b4dddcf3f0 .functor MUXZ 51, L_000002b4dddcdff0, L_000002b4dddce090, L_000002b4dddcd550, C4<>;
S_000002b4ddb5e880 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_000002b4ddb461c0;
 .timescale -9 -12;
L_000002b4ddd600a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd063a0_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd600a8;  1 drivers
L_000002b4ddd5acb0 .concat [ 1 15 0 0], L_000002b4ddd600a8, L_000002b4dddc9f90;
S_000002b4ddd09770 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_000002b4ddb461c0;
 .timescale -9 -12;
L_000002b4ddd600f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd07160_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd600f0;  1 drivers
L_000002b4ddd5cf10 .concat [ 1 15 0 0], L_000002b4ddd600f0, L_000002b4dddc8d70;
S_000002b4ddd08fa0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_000002b4ddb461c0;
 .timescale -9 -12;
L_000002b4ddca6bd0 .functor NOT 1, L_000002b4ddd5d050, C4<0>, C4<0>, C4<0>;
v000002b4ddd07200_0 .net *"_ivl_0", 0 0, L_000002b4ddd5d050;  1 drivers
v000002b4ddd06760_0 .net *"_ivl_1", 0 0, L_000002b4ddca6bd0;  1 drivers
v000002b4ddd06440_0 .net *"_ivl_3", 15 0, L_000002b4ddd5c330;  1 drivers
v000002b4ddd072a0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5adf0;  1 drivers
v000002b4ddd04fa0_0 .net *"_ivl_6", 14 0, L_000002b4ddd5b2f0;  1 drivers
L_000002b4ddd60138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd07340_0 .net/2u *"_ivl_7", 0 0, L_000002b4ddd60138;  1 drivers
LS_000002b4ddd5c330_0_0 .concat [ 1 1 1 1], L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0;
LS_000002b4ddd5c330_0_4 .concat [ 1 1 1 1], L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0;
LS_000002b4ddd5c330_0_8 .concat [ 1 1 1 1], L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0;
LS_000002b4ddd5c330_0_12 .concat [ 1 1 1 1], L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0, L_000002b4ddca6bd0;
L_000002b4ddd5c330 .concat [ 4 4 4 4], LS_000002b4ddd5c330_0_0, LS_000002b4ddd5c330_0_4, LS_000002b4ddd5c330_0_8, LS_000002b4ddd5c330_0_12;
LS_000002b4ddd5c0b0_0_0 .concat [ 1 15 2 1], L_000002b4ddd60138, L_000002b4ddd5b2f0, L_000002b4dddcf530, L_000002b4ddd5adf0;
LS_000002b4ddd5c0b0_0_4 .concat [ 16 0 0 0], L_000002b4ddd5c330;
L_000002b4ddd5c0b0 .concat [ 19 16 0 0], LS_000002b4ddd5c0b0_0_0, LS_000002b4ddd5c0b0_0_4;
S_000002b4ddd09db0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_000002b4ddb9fe00 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_000002b4ddb9fe38 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v000002b4ddd1cc90_0 .net "in", 15 0, L_000002b4dddc9e50;  alias, 1 drivers
v000002b4ddd1c3d0_0 .net "out", 3 0, L_000002b4dddcc290;  alias, 1 drivers
v000002b4ddd1e3b0_0 .net "vld", 0 0, L_000002b4dddb8880;  1 drivers
S_000002b4ddd092c0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_000002b4ddd09db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9fd00 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_000002b4ddb9fd38 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v000002b4ddd178c0_0 .net "in", 15 0, L_000002b4dddc9e50;  alias, 1 drivers
v000002b4ddd17780_0 .net "out", 3 0, L_000002b4dddcc290;  alias, 1 drivers
v000002b4ddd1d0f0_0 .net "vld", 0 0, L_000002b4dddb8880;  alias, 1 drivers
L_000002b4dddcc8d0 .part L_000002b4dddc9e50, 0, 8;
L_000002b4dddcc010 .part L_000002b4dddc9e50, 8, 8;
S_000002b4ddd09a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd092c0;
 .timescale -9 -12;
L_000002b4dddb8880 .functor OR 1, L_000002b4dddb9ae0, L_000002b4dddb9300, C4<0>, C4<0>;
L_000002b4ddd610f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd17b40_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd610f8;  1 drivers
v000002b4ddd16f60_0 .net *"_ivl_6", 3 0, L_000002b4dddcc0b0;  1 drivers
v000002b4ddd17140_0 .net *"_ivl_8", 3 0, L_000002b4dddcacb0;  1 drivers
v000002b4ddd16e20_0 .net "out_h", 2 0, L_000002b4dddcaa30;  1 drivers
v000002b4ddd171e0_0 .net "out_l", 2 0, L_000002b4dddccdd0;  1 drivers
v000002b4ddd175a0_0 .net "out_vh", 0 0, L_000002b4dddb9300;  1 drivers
v000002b4ddd176e0_0 .net "out_vl", 0 0, L_000002b4dddb9ae0;  1 drivers
L_000002b4dddcc0b0 .concat [ 3 1 0 0], L_000002b4dddcaa30, L_000002b4ddd610f8;
L_000002b4dddcacb0 .concat [ 3 1 0 0], L_000002b4dddccdd0, L_000002b4dddb9ae0;
L_000002b4dddcc290 .functor MUXZ 4, L_000002b4dddcacb0, L_000002b4dddcc0b0, L_000002b4dddb9300, C4<>;
S_000002b4ddd09130 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd09a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9f600 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddb9f638 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd16060_0 .net "in", 7 0, L_000002b4dddcc010;  1 drivers
v000002b4ddd14c60_0 .net "out", 2 0, L_000002b4dddcaa30;  alias, 1 drivers
v000002b4ddd149e0_0 .net "vld", 0 0, L_000002b4dddb9300;  alias, 1 drivers
L_000002b4dddcb6b0 .part L_000002b4dddcc010, 0, 4;
L_000002b4dddcbf70 .part L_000002b4dddcc010, 4, 4;
S_000002b4ddd09c20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd09130;
 .timescale -9 -12;
L_000002b4dddb9300 .functor OR 1, L_000002b4dddb8b90, L_000002b4dddb8e30, C4<0>, C4<0>;
L_000002b4ddd610b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd13fe0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd610b0;  1 drivers
v000002b4ddd15de0_0 .net *"_ivl_6", 2 0, L_000002b4dddca8f0;  1 drivers
v000002b4ddd14120_0 .net *"_ivl_8", 2 0, L_000002b4dddcca10;  1 drivers
v000002b4ddd14940_0 .net "out_h", 1 0, L_000002b4dddcc470;  1 drivers
v000002b4ddd14b20_0 .net "out_l", 1 0, L_000002b4dddccbf0;  1 drivers
v000002b4ddd141c0_0 .net "out_vh", 0 0, L_000002b4dddb8e30;  1 drivers
v000002b4ddd16560_0 .net "out_vl", 0 0, L_000002b4dddb8b90;  1 drivers
L_000002b4dddca8f0 .concat [ 2 1 0 0], L_000002b4dddcc470, L_000002b4ddd610b0;
L_000002b4dddcca10 .concat [ 2 1 0 0], L_000002b4dddccbf0, L_000002b4dddb8b90;
L_000002b4dddcaa30 .functor MUXZ 3, L_000002b4dddcca10, L_000002b4dddca8f0, L_000002b4dddb8e30, C4<>;
S_000002b4ddd09450 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd09c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9fb80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddb9fbb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd05040_0 .net "in", 3 0, L_000002b4dddcbf70;  1 drivers
v000002b4ddd06580_0 .net "out", 1 0, L_000002b4dddcc470;  alias, 1 drivers
v000002b4ddd05540_0 .net "vld", 0 0, L_000002b4dddb8e30;  alias, 1 drivers
L_000002b4dddcba70 .part L_000002b4dddcbf70, 0, 2;
L_000002b4dddcbe30 .part L_000002b4dddcbf70, 2, 2;
S_000002b4ddd095e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd09450;
 .timescale -9 -12;
L_000002b4dddb8e30 .functor OR 1, L_000002b4dddcce70, L_000002b4dddcc1f0, C4<0>, C4<0>;
L_000002b4ddd61068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd05360_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd61068;  1 drivers
v000002b4ddd07480_0 .net *"_ivl_6", 1 0, L_000002b4dddcab70;  1 drivers
v000002b4ddd05b80_0 .net *"_ivl_8", 1 0, L_000002b4dddcbed0;  1 drivers
v000002b4ddd05220_0 .net "out_h", 0 0, L_000002b4dddb8dc0;  1 drivers
v000002b4ddd064e0_0 .net "out_l", 0 0, L_000002b4dddb8490;  1 drivers
v000002b4ddd066c0_0 .net "out_vh", 0 0, L_000002b4dddcc1f0;  1 drivers
v000002b4ddd07660_0 .net "out_vl", 0 0, L_000002b4dddcce70;  1 drivers
L_000002b4dddcab70 .concat [ 1 1 0 0], L_000002b4dddb8dc0, L_000002b4ddd61068;
L_000002b4dddcbed0 .concat [ 1 1 0 0], L_000002b4dddb8490, L_000002b4dddcce70;
L_000002b4dddcc470 .functor MUXZ 2, L_000002b4dddcbed0, L_000002b4dddcab70, L_000002b4dddcc1f0, C4<>;
S_000002b4ddd09900 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd095e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9fc00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddb9fc38 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd05ae0_0 .net "in", 1 0, L_000002b4dddcbe30;  1 drivers
v000002b4ddd05860_0 .net "out", 0 0, L_000002b4dddb8dc0;  alias, 1 drivers
v000002b4ddd073e0_0 .net "vld", 0 0, L_000002b4dddcc1f0;  alias, 1 drivers
L_000002b4dddcbb10 .part L_000002b4dddcbe30, 1, 1;
L_000002b4dddcd050 .part L_000002b4dddcbe30, 0, 1;
S_000002b4ddd130f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd09900;
 .timescale -9 -12;
L_000002b4dddb9290 .functor NOT 1, L_000002b4dddcbb10, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8dc0 .functor AND 1, L_000002b4dddb9290, L_000002b4dddcd050, C4<1>, C4<1>;
v000002b4ddd05a40_0 .net *"_ivl_2", 0 0, L_000002b4dddcbb10;  1 drivers
v000002b4ddd07520_0 .net *"_ivl_3", 0 0, L_000002b4dddb9290;  1 drivers
v000002b4ddd05400_0 .net *"_ivl_5", 0 0, L_000002b4dddcd050;  1 drivers
L_000002b4dddcc1f0 .reduce/or L_000002b4dddcbe30;
S_000002b4ddd13280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd09900;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd13280
v000002b4ddd054a0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd054a0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd054a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000002b4ddd054a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002b4ddd054a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd054a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000002b4ddd13be0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd095e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9fc80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddb9fcb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd06d00_0 .net "in", 1 0, L_000002b4dddcba70;  1 drivers
v000002b4ddd07700_0 .net "out", 0 0, L_000002b4dddb8490;  alias, 1 drivers
v000002b4ddd06120_0 .net "vld", 0 0, L_000002b4dddcce70;  alias, 1 drivers
L_000002b4dddcc150 .part L_000002b4dddcba70, 1, 1;
L_000002b4dddccfb0 .part L_000002b4dddcba70, 0, 1;
S_000002b4ddd13d70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd13be0;
 .timescale -9 -12;
L_000002b4dddb8810 .functor NOT 1, L_000002b4dddcc150, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8490 .functor AND 1, L_000002b4dddb8810, L_000002b4dddccfb0, C4<1>, C4<1>;
v000002b4ddd050e0_0 .net *"_ivl_2", 0 0, L_000002b4dddcc150;  1 drivers
v000002b4ddd06620_0 .net *"_ivl_3", 0 0, L_000002b4dddb8810;  1 drivers
v000002b4ddd05680_0 .net *"_ivl_5", 0 0, L_000002b4dddccfb0;  1 drivers
L_000002b4dddcce70 .reduce/or L_000002b4dddcba70;
S_000002b4ddd12c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd13be0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd12c40
v000002b4ddd055e0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd055e0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd055e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000002b4ddd055e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000002b4ddd055e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd055e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000002b4ddd135a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd09450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd135a0
v000002b4ddd05cc0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd05cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd05cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000002b4ddd05cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000002b4ddd05cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd05cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000002b4ddd13730 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd09c20;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9ff80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddb9ffb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd164c0_0 .net "in", 3 0, L_000002b4dddcb6b0;  1 drivers
v000002b4ddd14080_0 .net "out", 1 0, L_000002b4dddccbf0;  alias, 1 drivers
v000002b4ddd15200_0 .net "vld", 0 0, L_000002b4dddb8b90;  alias, 1 drivers
L_000002b4dddcc3d0 .part L_000002b4dddcb6b0, 0, 2;
L_000002b4dddcb930 .part L_000002b4dddcb6b0, 2, 2;
S_000002b4ddd11fc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd13730;
 .timescale -9 -12;
L_000002b4dddb8b90 .functor OR 1, L_000002b4dddcc5b0, L_000002b4dddcbd90, C4<0>, C4<0>;
L_000002b4ddd61020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd06b20_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd61020;  1 drivers
v000002b4ddd06da0_0 .net *"_ivl_6", 1 0, L_000002b4dddcb610;  1 drivers
v000002b4ddd14a80_0 .net *"_ivl_8", 1 0, L_000002b4dddcb110;  1 drivers
v000002b4ddd15520_0 .net "out_h", 0 0, L_000002b4dddb8570;  1 drivers
v000002b4ddd152a0_0 .net "out_l", 0 0, L_000002b4dddb90d0;  1 drivers
v000002b4ddd14260_0 .net "out_vh", 0 0, L_000002b4dddcbd90;  1 drivers
v000002b4ddd148a0_0 .net "out_vl", 0 0, L_000002b4dddcc5b0;  1 drivers
L_000002b4dddcb610 .concat [ 1 1 0 0], L_000002b4dddb8570, L_000002b4ddd61020;
L_000002b4dddcb110 .concat [ 1 1 0 0], L_000002b4dddb90d0, L_000002b4dddcc5b0;
L_000002b4dddccbf0 .functor MUXZ 2, L_000002b4dddcb110, L_000002b4dddcb610, L_000002b4dddcbd90, C4<>;
S_000002b4ddd12150 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd11fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9ee80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddb9eeb8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd06ee0_0 .net "in", 1 0, L_000002b4dddcb930;  1 drivers
v000002b4ddd05e00_0 .net "out", 0 0, L_000002b4dddb8570;  alias, 1 drivers
v000002b4ddd06300_0 .net "vld", 0 0, L_000002b4dddcbd90;  alias, 1 drivers
L_000002b4dddccf10 .part L_000002b4dddcb930, 1, 1;
L_000002b4dddcc650 .part L_000002b4dddcb930, 0, 1;
S_000002b4ddd122e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd12150;
 .timescale -9 -12;
L_000002b4dddb9760 .functor NOT 1, L_000002b4dddccf10, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8570 .functor AND 1, L_000002b4dddb9760, L_000002b4dddcc650, C4<1>, C4<1>;
v000002b4ddd05180_0 .net *"_ivl_2", 0 0, L_000002b4dddccf10;  1 drivers
v000002b4ddd052c0_0 .net *"_ivl_3", 0 0, L_000002b4dddb9760;  1 drivers
v000002b4ddd05ea0_0 .net *"_ivl_5", 0 0, L_000002b4dddcc650;  1 drivers
L_000002b4dddcbd90 .reduce/or L_000002b4dddcb930;
S_000002b4ddd12600 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd12150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd12600
v000002b4ddd05d60_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd05d60_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd05d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000002b4ddd05d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000002b4ddd05d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd05d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000002b4ddd13410 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd11fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddba0100 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddba0138 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd068a0_0 .net "in", 1 0, L_000002b4dddcc3d0;  1 drivers
v000002b4ddd069e0_0 .net "out", 0 0, L_000002b4dddb90d0;  alias, 1 drivers
v000002b4ddd06a80_0 .net "vld", 0 0, L_000002b4dddcc5b0;  alias, 1 drivers
L_000002b4dddcac10 .part L_000002b4dddcc3d0, 1, 1;
L_000002b4dddcb9d0 .part L_000002b4dddcc3d0, 0, 1;
S_000002b4ddd13a50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd13410;
 .timescale -9 -12;
L_000002b4dddb9680 .functor NOT 1, L_000002b4dddcac10, C4<0>, C4<0>, C4<0>;
L_000002b4dddb90d0 .functor AND 1, L_000002b4dddb9680, L_000002b4dddcb9d0, C4<1>, C4<1>;
v000002b4ddd05f40_0 .net *"_ivl_2", 0 0, L_000002b4dddcac10;  1 drivers
v000002b4ddd06800_0 .net *"_ivl_3", 0 0, L_000002b4dddb9680;  1 drivers
v000002b4ddd06080_0 .net *"_ivl_5", 0 0, L_000002b4dddcb9d0;  1 drivers
L_000002b4dddcc5b0 .reduce/or L_000002b4dddcc3d0;
S_000002b4ddd12790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd13410;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd12790
v000002b4ddd06260_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd06260_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd06260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000002b4ddd06260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000002b4ddd06260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd06260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000002b4ddd138c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd13730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd138c0
v000002b4ddd15d40_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd15d40_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd15d40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000002b4ddd15d40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000002b4ddd15d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd15d40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000002b4ddd12470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd09130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd12470
v000002b4ddd15340_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd15340_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd15340_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000002b4ddd15340_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000002b4ddd15340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd15340_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000002b4ddd12920 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd09a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddba0280 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddba02b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd16ce0_0 .net "in", 7 0, L_000002b4dddcc8d0;  1 drivers
v000002b4ddd17280_0 .net "out", 2 0, L_000002b4dddccdd0;  alias, 1 drivers
v000002b4ddd170a0_0 .net "vld", 0 0, L_000002b4dddb9ae0;  alias, 1 drivers
L_000002b4dddcc6f0 .part L_000002b4dddcc8d0, 0, 4;
L_000002b4dddca990 .part L_000002b4dddcc8d0, 4, 4;
S_000002b4ddd12f60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd12920;
 .timescale -9 -12;
L_000002b4dddb9ae0 .functor OR 1, L_000002b4dddb8ff0, L_000002b4dddb9840, C4<0>, C4<0>;
L_000002b4ddd60fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd16ba0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60fd8;  1 drivers
v000002b4ddd17000_0 .net *"_ivl_6", 2 0, L_000002b4dddcb570;  1 drivers
v000002b4ddd16c40_0 .net *"_ivl_8", 2 0, L_000002b4dddcb890;  1 drivers
v000002b4ddd16d80_0 .net "out_h", 1 0, L_000002b4dddcbcf0;  1 drivers
v000002b4ddd17500_0 .net "out_l", 1 0, L_000002b4dddcb1b0;  1 drivers
v000002b4ddd16ec0_0 .net "out_vh", 0 0, L_000002b4dddb9840;  1 drivers
v000002b4ddd167e0_0 .net "out_vl", 0 0, L_000002b4dddb8ff0;  1 drivers
L_000002b4dddcb570 .concat [ 2 1 0 0], L_000002b4dddcbcf0, L_000002b4ddd60fd8;
L_000002b4dddcb890 .concat [ 2 1 0 0], L_000002b4dddcb1b0, L_000002b4dddb8ff0;
L_000002b4dddccdd0 .functor MUXZ 3, L_000002b4dddcb890, L_000002b4dddcb570, L_000002b4dddb9840, C4<>;
S_000002b4ddd12ab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd12f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9e700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddb9e738 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd144e0_0 .net "in", 3 0, L_000002b4dddca990;  1 drivers
v000002b4ddd14e40_0 .net "out", 1 0, L_000002b4dddcbcf0;  alias, 1 drivers
v000002b4ddd14f80_0 .net "vld", 0 0, L_000002b4dddb9840;  alias, 1 drivers
L_000002b4dddcaad0 .part L_000002b4dddca990, 0, 2;
L_000002b4dddcb4d0 .part L_000002b4dddca990, 2, 2;
S_000002b4ddd12dd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd12ab0;
 .timescale -9 -12;
L_000002b4dddb9840 .functor OR 1, L_000002b4dddccd30, L_000002b4dddcb430, C4<0>, C4<0>;
L_000002b4ddd60f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd143a0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60f90;  1 drivers
v000002b4ddd14d00_0 .net *"_ivl_6", 1 0, L_000002b4dddccc90;  1 drivers
v000002b4ddd15840_0 .net *"_ivl_8", 1 0, L_000002b4dddcbbb0;  1 drivers
v000002b4ddd158e0_0 .net "out_h", 0 0, L_000002b4dddb9060;  1 drivers
v000002b4ddd14da0_0 .net "out_l", 0 0, L_000002b4dddb8340;  1 drivers
v000002b4ddd16600_0 .net "out_vh", 0 0, L_000002b4dddcb430;  1 drivers
v000002b4ddd14ee0_0 .net "out_vl", 0 0, L_000002b4dddccd30;  1 drivers
L_000002b4dddccc90 .concat [ 1 1 0 0], L_000002b4dddb9060, L_000002b4ddd60f90;
L_000002b4dddcbbb0 .concat [ 1 1 0 0], L_000002b4dddb8340, L_000002b4dddccd30;
L_000002b4dddcbcf0 .functor MUXZ 2, L_000002b4dddcbbb0, L_000002b4dddccc90, L_000002b4dddcb430, C4<>;
S_000002b4ddd18ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd12dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddb9f080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddb9f0b8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd14760_0 .net "in", 1 0, L_000002b4dddcb4d0;  1 drivers
v000002b4ddd14300_0 .net "out", 0 0, L_000002b4dddb9060;  alias, 1 drivers
v000002b4ddd162e0_0 .net "vld", 0 0, L_000002b4dddcb430;  alias, 1 drivers
L_000002b4dddcadf0 .part L_000002b4dddcb4d0, 1, 1;
L_000002b4dddcb7f0 .part L_000002b4dddcb4d0, 0, 1;
S_000002b4ddd18490 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd18ad0;
 .timescale -9 -12;
L_000002b4dddb9140 .functor NOT 1, L_000002b4dddcadf0, C4<0>, C4<0>, C4<0>;
L_000002b4dddb9060 .functor AND 1, L_000002b4dddb9140, L_000002b4dddcb7f0, C4<1>, C4<1>;
v000002b4ddd15f20_0 .net *"_ivl_2", 0 0, L_000002b4dddcadf0;  1 drivers
v000002b4ddd14bc0_0 .net *"_ivl_3", 0 0, L_000002b4dddb9140;  1 drivers
v000002b4ddd166a0_0 .net *"_ivl_5", 0 0, L_000002b4dddcb7f0;  1 drivers
L_000002b4dddcb430 .reduce/or L_000002b4dddcb4d0;
S_000002b4ddd17fe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd18ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd17fe0
v000002b4ddd157a0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd157a0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd157a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000002b4ddd157a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000002b4ddd157a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd157a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000002b4ddd198e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd12dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a1f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a228 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd16420_0 .net "in", 1 0, L_000002b4dddcaad0;  1 drivers
v000002b4ddd14440_0 .net "out", 0 0, L_000002b4dddb8340;  alias, 1 drivers
v000002b4ddd16380_0 .net "vld", 0 0, L_000002b4dddccd30;  alias, 1 drivers
L_000002b4dddccb50 .part L_000002b4dddcaad0, 1, 1;
L_000002b4dddcb750 .part L_000002b4dddcaad0, 0, 1;
S_000002b4ddd18620 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd198e0;
 .timescale -9 -12;
L_000002b4dddb8180 .functor NOT 1, L_000002b4dddccb50, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8340 .functor AND 1, L_000002b4dddb8180, L_000002b4dddcb750, C4<1>, C4<1>;
v000002b4ddd155c0_0 .net *"_ivl_2", 0 0, L_000002b4dddccb50;  1 drivers
v000002b4ddd16100_0 .net *"_ivl_3", 0 0, L_000002b4dddb8180;  1 drivers
v000002b4ddd161a0_0 .net *"_ivl_5", 0 0, L_000002b4dddcb750;  1 drivers
L_000002b4dddccd30 .reduce/or L_000002b4dddcaad0;
S_000002b4ddd192a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd198e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd192a0
v000002b4ddd16240_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd16240_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd16240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000002b4ddd16240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000002b4ddd16240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd16240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000002b4ddd187b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd12ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd187b0
v000002b4ddd14800_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd14800_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd14800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000002b4ddd14800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000002b4ddd14800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd14800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000002b4ddd18940 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd12f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1b070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1b0a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd17820_0 .net "in", 3 0, L_000002b4dddcc6f0;  1 drivers
v000002b4ddd17a00_0 .net "out", 1 0, L_000002b4dddcb1b0;  alias, 1 drivers
v000002b4ddd17c80_0 .net "vld", 0 0, L_000002b4dddb8ff0;  alias, 1 drivers
L_000002b4dddca7b0 .part L_000002b4dddcc6f0, 0, 2;
L_000002b4dddcbc50 .part L_000002b4dddcc6f0, 2, 2;
S_000002b4ddd18170 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd18940;
 .timescale -9 -12;
L_000002b4dddb8ff0 .functor OR 1, L_000002b4dddca2b0, L_000002b4dddca850, C4<0>, C4<0>;
L_000002b4ddd60f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd17dc0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60f48;  1 drivers
v000002b4ddd173c0_0 .net *"_ivl_6", 1 0, L_000002b4dddcb250;  1 drivers
v000002b4ddd169c0_0 .net *"_ivl_8", 1 0, L_000002b4dddcb2f0;  1 drivers
v000002b4ddd17d20_0 .net "out_h", 0 0, L_000002b4dddb9bc0;  1 drivers
v000002b4ddd17e60_0 .net "out_l", 0 0, L_000002b4dddb8420;  1 drivers
v000002b4ddd17460_0 .net "out_vh", 0 0, L_000002b4dddca850;  1 drivers
v000002b4ddd17320_0 .net "out_vl", 0 0, L_000002b4dddca2b0;  1 drivers
L_000002b4dddcb250 .concat [ 1 1 0 0], L_000002b4dddb9bc0, L_000002b4ddd60f48;
L_000002b4dddcb2f0 .concat [ 1 1 0 0], L_000002b4dddb8420, L_000002b4dddca2b0;
L_000002b4dddcb1b0 .functor MUXZ 2, L_000002b4dddcb2f0, L_000002b4dddcb250, L_000002b4dddca850, C4<>;
S_000002b4ddd18c60 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd18170;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1b570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1b5a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd15160_0 .net "in", 1 0, L_000002b4dddcbc50;  1 drivers
v000002b4ddd153e0_0 .net "out", 0 0, L_000002b4dddb9bc0;  alias, 1 drivers
v000002b4ddd15480_0 .net "vld", 0 0, L_000002b4dddca850;  alias, 1 drivers
L_000002b4dddcc790 .part L_000002b4dddcbc50, 1, 1;
L_000002b4dddcb390 .part L_000002b4dddcbc50, 0, 1;
S_000002b4ddd18df0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd18c60;
 .timescale -9 -12;
L_000002b4dddb8d50 .functor NOT 1, L_000002b4dddcc790, C4<0>, C4<0>, C4<0>;
L_000002b4dddb9bc0 .functor AND 1, L_000002b4dddb8d50, L_000002b4dddcb390, C4<1>, C4<1>;
v000002b4ddd15020_0 .net *"_ivl_2", 0 0, L_000002b4dddcc790;  1 drivers
v000002b4ddd14580_0 .net *"_ivl_3", 0 0, L_000002b4dddb8d50;  1 drivers
v000002b4ddd14620_0 .net *"_ivl_5", 0 0, L_000002b4dddcb390;  1 drivers
L_000002b4dddca850 .reduce/or L_000002b4dddcbc50;
S_000002b4ddd19a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd18c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd19a70
v000002b4ddd150c0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd150c0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd150c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000002b4ddd150c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000002b4ddd150c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd150c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000002b4ddd19430 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd18170;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1aef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1af28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd15ca0_0 .net "in", 1 0, L_000002b4dddca7b0;  1 drivers
v000002b4ddd16920_0 .net "out", 0 0, L_000002b4dddb8420;  alias, 1 drivers
v000002b4ddd17960_0 .net "vld", 0 0, L_000002b4dddca2b0;  alias, 1 drivers
L_000002b4dddca350 .part L_000002b4dddca7b0, 1, 1;
L_000002b4dddca3f0 .part L_000002b4dddca7b0, 0, 1;
S_000002b4ddd19c00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd19430;
 .timescale -9 -12;
L_000002b4dddb9220 .functor NOT 1, L_000002b4dddca350, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8420 .functor AND 1, L_000002b4dddb9220, L_000002b4dddca3f0, C4<1>, C4<1>;
v000002b4ddd15980_0 .net *"_ivl_2", 0 0, L_000002b4dddca350;  1 drivers
v000002b4ddd15660_0 .net *"_ivl_3", 0 0, L_000002b4dddb9220;  1 drivers
v000002b4ddd15a20_0 .net *"_ivl_5", 0 0, L_000002b4dddca3f0;  1 drivers
L_000002b4dddca2b0 .reduce/or L_000002b4dddca7b0;
S_000002b4ddd195c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd19430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd195c0
v000002b4ddd15b60_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd15b60_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd15b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000002b4ddd15b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000002b4ddd15b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd15b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000002b4ddd19d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd18940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd19d90
v000002b4ddd16b00_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd16b00_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd16b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000002b4ddd16b00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000002b4ddd16b00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd16b00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000002b4ddd18f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd12920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd18f80
v000002b4ddd17aa0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd17aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd17aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.28 ;
    %load/vec4 v000002b4ddd17aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.29, 5;
    %load/vec4 v000002b4ddd17aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd17aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.28;
T_14.29 ;
    %end;
S_000002b4ddd19110 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd092c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd19110
v000002b4ddd17be0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.l1.log2 ;
    %load/vec4 v000002b4ddd17be0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd17be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.30 ;
    %load/vec4 v000002b4ddd17be0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.31, 5;
    %load/vec4 v000002b4ddd17be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd17be0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.30;
T_15.31 ;
    %end;
S_000002b4ddd18300 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_000002b4ddd09db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd18300
v000002b4ddd1cbf0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.l2.log2 ;
    %load/vec4 v000002b4ddd1cbf0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd1cbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.32 ;
    %load/vec4 v000002b4ddd1cbf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.33, 5;
    %load/vec4 v000002b4ddd1cbf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd1cbf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.32;
T_16.33 ;
    %end;
S_000002b4ddd19750 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_000002b4ddb461c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd19750
v000002b4ddd1d230_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.log2 ;
    %load/vec4 v000002b4ddd1d230_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd1d230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.34 ;
    %load/vec4 v000002b4ddd1d230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.35, 5;
    %load/vec4 v000002b4ddd1d230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd1d230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.34;
T_17.35 ;
    %end;
S_000002b4ddd20010 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_000002b4ddc8a2a0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_000002b4ddd612a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1c330_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd612a8;  1 drivers
L_000002b4ddd612f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1cd30_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd612f0;  1 drivers
v000002b4ddd1cab0_0 .net "a", 6 0, L_000002b4dddcd9b0;  1 drivers
v000002b4ddd1c290_0 .net "ain", 7 0, L_000002b4dddcd7d0;  1 drivers
v000002b4ddd1dc30_0 .net "b", 6 0, L_000002b4dddcd230;  1 drivers
v000002b4ddd1de10_0 .net "bin", 7 0, L_000002b4dddce4f0;  1 drivers
v000002b4ddd1d9b0_0 .net "c", 7 0, L_000002b4dddce6d0;  alias, 1 drivers
L_000002b4dddcd7d0 .concat [ 7 1 0 0], L_000002b4dddcd9b0, L_000002b4ddd612a8;
L_000002b4dddce4f0 .concat [ 7 1 0 0], L_000002b4dddcd230, L_000002b4ddd612f0;
S_000002b4ddd20650 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_000002b4ddd20010;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_000002b4ddc8a260 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v000002b4ddd1d5f0_0 .net "a", 7 0, L_000002b4dddcd7d0;  alias, 1 drivers
v000002b4ddd1c1f0_0 .net "b", 7 0, L_000002b4dddce4f0;  alias, 1 drivers
v000002b4ddd1c790_0 .net "c", 7 0, L_000002b4dddce6d0;  alias, 1 drivers
L_000002b4dddce6d0 .arith/sub 8, L_000002b4dddcd7d0, L_000002b4dddce4f0;
S_000002b4ddd20fb0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_000002b4ddc898a0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_000002b4ddd60a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1e1d0_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd60a80;  1 drivers
v000002b4ddd1cdd0_0 .net *"_ivl_11", 4 0, L_000002b4dddc8410;  1 drivers
v000002b4ddd1c470_0 .net *"_ivl_2", 4 0, L_000002b4dddc9090;  1 drivers
L_000002b4ddd60ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1dcd0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60ac8;  1 drivers
v000002b4ddd1c830_0 .net *"_ivl_6", 4 0, L_000002b4dddc80f0;  1 drivers
L_000002b4ddd60b10 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1e450_0 .net *"_ivl_8", 4 0, L_000002b4ddd60b10;  1 drivers
v000002b4ddd1d4b0_0 .net "rc", 0 0, L_000002b4dddc8a50;  alias, 1 drivers
v000002b4ddd1c6f0_0 .net "regime", 3 0, L_000002b4dddc8190;  alias, 1 drivers
v000002b4ddd1deb0_0 .net "regime_N", 4 0, L_000002b4dddc8370;  alias, 1 drivers
L_000002b4dddc9090 .concat [ 4 1 0 0], L_000002b4dddc8190, L_000002b4ddd60a80;
L_000002b4dddc80f0 .concat [ 4 1 0 0], L_000002b4dddc8190, L_000002b4ddd60ac8;
L_000002b4dddc8410 .arith/sub 5, L_000002b4ddd60b10, L_000002b4dddc80f0;
L_000002b4dddc8370 .functor MUXZ 5, L_000002b4dddc8410, L_000002b4dddc9090, L_000002b4dddc8a50, C4<>;
S_000002b4ddd201a0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_000002b4ddc89720 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_000002b4ddd60b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1d370_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd60b58;  1 drivers
v000002b4ddd1e4f0_0 .net *"_ivl_11", 4 0, L_000002b4dddc8870;  1 drivers
v000002b4ddd1c0b0_0 .net *"_ivl_2", 4 0, L_000002b4dddc9130;  1 drivers
L_000002b4ddd60ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1cf10_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60ba0;  1 drivers
v000002b4ddd1d410_0 .net *"_ivl_6", 4 0, L_000002b4dddc84b0;  1 drivers
L_000002b4ddd60be8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1d050_0 .net *"_ivl_8", 4 0, L_000002b4ddd60be8;  1 drivers
v000002b4ddd1d190_0 .net "rc", 0 0, L_000002b4dddc8690;  alias, 1 drivers
v000002b4ddd1c970_0 .net "regime", 3 0, L_000002b4dddc8230;  alias, 1 drivers
v000002b4ddd1df50_0 .net "regime_N", 4 0, L_000002b4dddc99f0;  alias, 1 drivers
L_000002b4dddc9130 .concat [ 4 1 0 0], L_000002b4dddc8230, L_000002b4ddd60b58;
L_000002b4dddc84b0 .concat [ 4 1 0 0], L_000002b4dddc8230, L_000002b4ddd60ba0;
L_000002b4dddc8870 .arith/sub 5, L_000002b4ddd60be8, L_000002b4dddc84b0;
L_000002b4dddc99f0 .functor MUXZ 5, L_000002b4dddc8870, L_000002b4dddc9130, L_000002b4dddc8690, C4<>;
S_000002b4ddd21140 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_000002b4ddc8a1a0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v000002b4ddd1d550_0 .net *"_ivl_0", 7 0, L_000002b4dddcec70;  1 drivers
L_000002b4ddd61380 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1d690_0 .net *"_ivl_3", 6 0, L_000002b4ddd61380;  1 drivers
v000002b4ddd1cfb0_0 .net "a", 7 0, L_000002b4dddce6d0;  alias, 1 drivers
v000002b4ddd1c510_0 .net "c", 7 0, L_000002b4dddcdf50;  alias, 1 drivers
v000002b4ddd1db90_0 .net "mant_ovf", 0 0, L_000002b4dddcea90;  1 drivers
L_000002b4dddcec70 .concat [ 1 7 0 0], L_000002b4dddcea90, L_000002b4ddd61380;
L_000002b4dddcdf50 .arith/sum 8, L_000002b4dddce6d0, L_000002b4dddcec70;
S_000002b4ddd20e20 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_000002b4ddc89660 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v000002b4ddd1ce70_0 .net "a", 15 0, L_000002b4ddd5cf10;  alias, 1 drivers
v000002b4ddd1d7d0_0 .net "b", 15 0, L_000002b4dddb8ce0;  alias, 1 drivers
v000002b4ddd1d910_0 .net "c", 16 0, L_000002b4dddc9c70;  alias, 1 drivers
v000002b4ddd1e8b0_0 .net "c_add", 16 0, L_000002b4dddc9b30;  1 drivers
v000002b4ddd1f990_0 .net "c_sub", 16 0, L_000002b4dddc9bd0;  1 drivers
v000002b4ddd1fa30_0 .net "op", 0 0, L_000002b4dddb8c70;  alias, 1 drivers
L_000002b4dddc9c70 .functor MUXZ 17, L_000002b4dddc9bd0, L_000002b4dddc9b30, L_000002b4dddb8c70, C4<>;
S_000002b4ddd21aa0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_000002b4ddd20e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc89ea0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_000002b4ddd60e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1e630_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd60e28;  1 drivers
L_000002b4ddd60e70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1d730_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60e70;  1 drivers
v000002b4ddd1e6d0_0 .net "a", 15 0, L_000002b4ddd5cf10;  alias, 1 drivers
v000002b4ddd1e770_0 .net "ain", 16 0, L_000002b4dddc9810;  1 drivers
v000002b4ddd1dff0_0 .net "b", 15 0, L_000002b4dddb8ce0;  alias, 1 drivers
v000002b4ddd1e090_0 .net "bin", 16 0, L_000002b4dddc98b0;  1 drivers
v000002b4ddd1c010_0 .net "c", 16 0, L_000002b4dddc9b30;  alias, 1 drivers
L_000002b4dddc9810 .concat [ 16 1 0 0], L_000002b4ddd5cf10, L_000002b4ddd60e28;
L_000002b4dddc98b0 .concat [ 16 1 0 0], L_000002b4dddb8ce0, L_000002b4ddd60e70;
S_000002b4ddd21910 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_000002b4ddd21aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc89fa0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v000002b4ddd1e590_0 .net "a", 16 0, L_000002b4dddc9810;  alias, 1 drivers
v000002b4ddd1daf0_0 .net "b", 16 0, L_000002b4dddc98b0;  alias, 1 drivers
v000002b4ddd1d2d0_0 .net "c", 16 0, L_000002b4dddc9b30;  alias, 1 drivers
L_000002b4dddc9b30 .arith/sum 17, L_000002b4dddc9810, L_000002b4dddc98b0;
S_000002b4ddd212d0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_000002b4ddd20e20;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc89520 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_000002b4ddd60eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1c150_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd60eb8;  1 drivers
L_000002b4ddd60f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1da50_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60f00;  1 drivers
v000002b4ddd1c8d0_0 .net "a", 15 0, L_000002b4ddd5cf10;  alias, 1 drivers
v000002b4ddd1ca10_0 .net "ain", 16 0, L_000002b4dddc9950;  1 drivers
v000002b4ddd1e270_0 .net "b", 15 0, L_000002b4dddb8ce0;  alias, 1 drivers
v000002b4ddd1e310_0 .net "bin", 16 0, L_000002b4dddca210;  1 drivers
v000002b4ddd1cb50_0 .net "c", 16 0, L_000002b4dddc9bd0;  alias, 1 drivers
L_000002b4dddc9950 .concat [ 16 1 0 0], L_000002b4ddd5cf10, L_000002b4ddd60eb8;
L_000002b4dddca210 .concat [ 16 1 0 0], L_000002b4dddb8ce0, L_000002b4ddd60f00;
S_000002b4ddd20330 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_000002b4ddd212d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc8a2e0 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v000002b4ddd1e130_0 .net "a", 16 0, L_000002b4dddc9950;  alias, 1 drivers
v000002b4ddd1c650_0 .net "b", 16 0, L_000002b4dddca210;  alias, 1 drivers
v000002b4ddd1d870_0 .net "c", 16 0, L_000002b4dddc9bd0;  alias, 1 drivers
L_000002b4dddc9bd0 .arith/sub 17, L_000002b4dddc9950, L_000002b4dddca210;
S_000002b4ddd21c30 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc895a0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_000002b4ddd61608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1f210_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd61608;  1 drivers
L_000002b4ddd61650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1f030_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd61650;  1 drivers
v000002b4ddd1f8f0_0 .net "a", 15 0, L_000002b4dddcf710;  1 drivers
v000002b4ddd1fb70_0 .net "ain", 16 0, L_000002b4dddcee50;  1 drivers
v000002b4ddd1e9f0_0 .net "b", 15 0, L_000002b4dddceef0;  alias, 1 drivers
v000002b4ddd1fcb0_0 .net "bin", 16 0, L_000002b4dddcf030;  1 drivers
v000002b4ddd1fad0_0 .net "c", 16 0, L_000002b4dddcf210;  alias, 1 drivers
L_000002b4dddcee50 .concat [ 16 1 0 0], L_000002b4dddcf710, L_000002b4ddd61608;
L_000002b4dddcf030 .concat [ 16 1 0 0], L_000002b4dddceef0, L_000002b4ddd61650;
S_000002b4ddd207e0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_000002b4ddd21c30;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_000002b4ddc89820 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v000002b4ddd1ec70_0 .net "a", 16 0, L_000002b4dddcee50;  alias, 1 drivers
v000002b4ddd1e810_0 .net "b", 16 0, L_000002b4dddcf030;  alias, 1 drivers
v000002b4ddd1fd50_0 .net "c", 16 0, L_000002b4dddcf210;  alias, 1 drivers
L_000002b4dddcf210 .arith/sum 17, L_000002b4dddcee50, L_000002b4dddcf030;
S_000002b4ddd21dc0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_000002b4ddb3a090 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_000002b4ddb3a0c8 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_000002b4ddb3a100 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_000002b4ddca6540 .functor BUFZ 16, L_000002b4ddd5bb10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddca6770 .functor NOT 16, L_000002b4ddca6540, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd60408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002b4ddca70a0 .functor XOR 1, L_000002b4ddd5b390, L_000002b4ddd60408, C4<0>, C4<0>;
v000002b4ddd35ef0_0 .net/2u *"_ivl_10", 0 0, L_000002b4ddd60408;  1 drivers
v000002b4ddd36b70_0 .net *"_ivl_12", 0 0, L_000002b4ddca70a0;  1 drivers
L_000002b4ddd60450 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002b4ddd36c10_0 .net/2u *"_ivl_16", 3 0, L_000002b4ddd60450;  1 drivers
v000002b4ddd36cb0_0 .net *"_ivl_18", 3 0, L_000002b4ddd5e8b0;  1 drivers
v000002b4ddd34910_0 .net *"_ivl_23", 13 0, L_000002b4ddd5f710;  1 drivers
L_000002b4ddd605b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd34af0_0 .net/2u *"_ivl_24", 1 0, L_000002b4ddd605b8;  1 drivers
v000002b4ddd34c30_0 .net *"_ivl_4", 15 0, L_000002b4ddca6770;  1 drivers
v000002b4ddd34ff0_0 .net *"_ivl_9", 14 0, L_000002b4ddd5dcd0;  1 drivers
v000002b4ddd35090_0 .net "exp", 1 0, L_000002b4ddd5e630;  alias, 1 drivers
v000002b4ddd35130_0 .net "in", 15 0, L_000002b4ddd5bb10;  alias, 1 drivers
v000002b4ddd353b0_0 .net "k", 3 0, L_000002b4ddd5f850;  1 drivers
v000002b4ddd351d0_0 .net "mant", 13 0, L_000002b4ddd5f350;  alias, 1 drivers
v000002b4ddd359f0_0 .net "rc", 0 0, L_000002b4ddd5b390;  alias, 1 drivers
v000002b4ddd35a90_0 .net "regime", 3 0, L_000002b4ddd5dc30;  alias, 1 drivers
v000002b4ddd397d0_0 .net "xin", 15 0, L_000002b4ddca6540;  1 drivers
v000002b4ddd38010_0 .net "xin_r", 15 0, L_000002b4ddd5b930;  1 drivers
v000002b4ddd39550_0 .net "xin_tmp", 15 0, L_000002b4ddca7180;  1 drivers
L_000002b4ddd5b390 .part L_000002b4ddca6540, 14, 1;
L_000002b4ddd5b930 .functor MUXZ 16, L_000002b4ddca6540, L_000002b4ddca6770, L_000002b4ddd5b390, C4<>;
L_000002b4ddd5dcd0 .part L_000002b4ddd5b930, 0, 15;
L_000002b4ddd5db90 .concat [ 1 15 0 0], L_000002b4ddca70a0, L_000002b4ddd5dcd0;
L_000002b4ddd5e8b0 .arith/sub 4, L_000002b4ddd5f850, L_000002b4ddd60450;
L_000002b4ddd5dc30 .functor MUXZ 4, L_000002b4ddd5f850, L_000002b4ddd5e8b0, L_000002b4ddd5b390, C4<>;
L_000002b4ddd5f710 .part L_000002b4ddca6540, 0, 14;
L_000002b4ddd5e4f0 .concat [ 2 14 0 0], L_000002b4ddd605b8, L_000002b4ddd5f710;
L_000002b4ddd5e630 .part L_000002b4ddca7180, 14, 2;
L_000002b4ddd5f350 .part L_000002b4ddca7180, 0, 14;
S_000002b4ddd21460 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_000002b4ddd21dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd21460
v000002b4ddd1fdf0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.log2 ;
    %load/vec4 v000002b4ddd1fdf0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd1fdf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.36 ;
    %load/vec4 v000002b4ddd1fdf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.37, 5;
    %load/vec4 v000002b4ddd1fdf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd1fdf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.36;
T_18.37 ;
    %end;
S_000002b4ddd21780 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_000002b4ddd21dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_000002b4ddd1a0f0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_000002b4ddd1a128 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_000002b4ddca7180 .functor BUFZ 16, L_000002b4ddd5e3b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd60570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1f170_0 .net *"_ivl_10", 0 0, L_000002b4ddd60570;  1 drivers
v000002b4ddd1fe90_0 .net *"_ivl_5", 0 0, L_000002b4ddd5f210;  1 drivers
v000002b4ddd1ee50_0 .net *"_ivl_6", 15 0, L_000002b4ddd5deb0;  1 drivers
v000002b4ddd1f0d0_0 .net *"_ivl_8", 14 0, L_000002b4ddd5e090;  1 drivers
v000002b4ddd1f350_0 .net "a", 15 0, L_000002b4ddd5e4f0;  1 drivers
v000002b4ddd1f3f0_0 .net "b", 3 0, L_000002b4ddd5f850;  alias, 1 drivers
v000002b4ddd1f530_0 .net "c", 15 0, L_000002b4ddca7180;  alias, 1 drivers
v000002b4ddd1f5d0 .array "tmp", 0 3;
v000002b4ddd1f5d0_0 .net v000002b4ddd1f5d0 0, 15 0, L_000002b4ddd5e130; 1 drivers
v000002b4ddd1f5d0_1 .net v000002b4ddd1f5d0 1, 15 0, L_000002b4ddd5e590; 1 drivers
v000002b4ddd1f5d0_2 .net v000002b4ddd1f5d0 2, 15 0, L_000002b4ddd5d410; 1 drivers
v000002b4ddd1f5d0_3 .net v000002b4ddd1f5d0 3, 15 0, L_000002b4ddd5e3b0; 1 drivers
L_000002b4ddd5dd70 .part L_000002b4ddd5f850, 1, 1;
L_000002b4ddd5ef90 .part L_000002b4ddd5f850, 2, 1;
L_000002b4ddd5e310 .part L_000002b4ddd5f850, 3, 1;
L_000002b4ddd5f210 .part L_000002b4ddd5f850, 0, 1;
L_000002b4ddd5e090 .part L_000002b4ddd5e4f0, 0, 15;
L_000002b4ddd5deb0 .concat [ 1 15 0 0], L_000002b4ddd60570, L_000002b4ddd5e090;
L_000002b4ddd5e130 .functor MUXZ 16, L_000002b4ddd5e4f0, L_000002b4ddd5deb0, L_000002b4ddd5f210, C4<>;
S_000002b4ddd215f0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_000002b4ddd21780;
 .timescale -9 -12;
P_000002b4ddc893e0 .param/l "i" 0 4 296, +C4<01>;
v000002b4ddd1f710_0 .net *"_ivl_1", 0 0, L_000002b4ddd5dd70;  1 drivers
v000002b4ddd1e950_0 .net *"_ivl_3", 15 0, L_000002b4ddd5eef0;  1 drivers
v000002b4ddd1eef0_0 .net *"_ivl_5", 13 0, L_000002b4ddd5d370;  1 drivers
L_000002b4ddd60498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1ed10_0 .net *"_ivl_7", 1 0, L_000002b4ddd60498;  1 drivers
L_000002b4ddd5d370 .part L_000002b4ddd5e130, 0, 14;
L_000002b4ddd5eef0 .concat [ 2 14 0 0], L_000002b4ddd60498, L_000002b4ddd5d370;
L_000002b4ddd5e590 .functor MUXZ 16, L_000002b4ddd5e130, L_000002b4ddd5eef0, L_000002b4ddd5dd70, C4<>;
S_000002b4ddd20970 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_000002b4ddd21780;
 .timescale -9 -12;
P_000002b4ddc89d20 .param/l "i" 0 4 296, +C4<010>;
v000002b4ddd1ebd0_0 .net *"_ivl_1", 0 0, L_000002b4ddd5ef90;  1 drivers
v000002b4ddd1edb0_0 .net *"_ivl_3", 15 0, L_000002b4ddd5de10;  1 drivers
v000002b4ddd1ea90_0 .net *"_ivl_5", 11 0, L_000002b4ddd5ec70;  1 drivers
L_000002b4ddd604e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1eb30_0 .net *"_ivl_7", 3 0, L_000002b4ddd604e0;  1 drivers
L_000002b4ddd5ec70 .part L_000002b4ddd5e590, 0, 12;
L_000002b4ddd5de10 .concat [ 4 12 0 0], L_000002b4ddd604e0, L_000002b4ddd5ec70;
L_000002b4ddd5d410 .functor MUXZ 16, L_000002b4ddd5e590, L_000002b4ddd5de10, L_000002b4ddd5ef90, C4<>;
S_000002b4ddd204c0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_000002b4ddd21780;
 .timescale -9 -12;
P_000002b4ddc895e0 .param/l "i" 0 4 296, +C4<011>;
v000002b4ddd1ef90_0 .net *"_ivl_1", 0 0, L_000002b4ddd5e310;  1 drivers
v000002b4ddd1fc10_0 .net *"_ivl_3", 15 0, L_000002b4ddd5ed10;  1 drivers
v000002b4ddd1f2b0_0 .net *"_ivl_5", 7 0, L_000002b4ddd5e950;  1 drivers
L_000002b4ddd60528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd1f7b0_0 .net *"_ivl_7", 7 0, L_000002b4ddd60528;  1 drivers
L_000002b4ddd5e950 .part L_000002b4ddd5d410, 0, 8;
L_000002b4ddd5ed10 .concat [ 8 8 0 0], L_000002b4ddd60528, L_000002b4ddd5e950;
L_000002b4ddd5e3b0 .functor MUXZ 16, L_000002b4ddd5d410, L_000002b4ddd5ed10, L_000002b4ddd5e310, C4<>;
S_000002b4ddd20b00 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_000002b4ddd21dc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_000002b4ddd1baf0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_000002b4ddd1bb28 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v000002b4ddd358b0_0 .net "in", 15 0, L_000002b4ddd5db90;  1 drivers
v000002b4ddd35950_0 .net "out", 3 0, L_000002b4ddd5f850;  alias, 1 drivers
v000002b4ddd36670_0 .net "vld", 0 0, L_000002b4ddca6fc0;  1 drivers
S_000002b4ddd20c90 .scope module, "l1" "LOD" 4 344, 4 348 0, S_000002b4ddd20b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a270 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_000002b4ddd1a2a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v000002b4ddd365d0_0 .net "in", 15 0, L_000002b4ddd5db90;  alias, 1 drivers
v000002b4ddd35630_0 .net "out", 3 0, L_000002b4ddd5f850;  alias, 1 drivers
v000002b4ddd35db0_0 .net "vld", 0 0, L_000002b4ddca6fc0;  alias, 1 drivers
L_000002b4ddd5cfb0 .part L_000002b4ddd5db90, 0, 8;
L_000002b4ddd5d910 .part L_000002b4ddd5db90, 8, 8;
S_000002b4ddd2b160 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd20c90;
 .timescale -9 -12;
L_000002b4ddca6fc0 .functor OR 1, L_000002b4ddca7880, L_000002b4ddca6f50, C4<0>, C4<0>;
L_000002b4ddd603c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd36490_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd603c0;  1 drivers
v000002b4ddd35770_0 .net *"_ivl_6", 3 0, L_000002b4ddd5e450;  1 drivers
v000002b4ddd368f0_0 .net *"_ivl_8", 3 0, L_000002b4ddd5daf0;  1 drivers
v000002b4ddd35e50_0 .net "out_h", 2 0, L_000002b4ddd5f530;  1 drivers
v000002b4ddd34b90_0 .net "out_l", 2 0, L_000002b4ddd5c470;  1 drivers
v000002b4ddd36710_0 .net "out_vh", 0 0, L_000002b4ddca6f50;  1 drivers
v000002b4ddd35590_0 .net "out_vl", 0 0, L_000002b4ddca7880;  1 drivers
L_000002b4ddd5e450 .concat [ 3 1 0 0], L_000002b4ddd5f530, L_000002b4ddd603c0;
L_000002b4ddd5daf0 .concat [ 3 1 0 0], L_000002b4ddd5c470, L_000002b4ddca7880;
L_000002b4ddd5f850 .functor MUXZ 4, L_000002b4ddd5daf0, L_000002b4ddd5e450, L_000002b4ddca6f50, C4<>;
S_000002b4ddd2ae40 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd2b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a8f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddd1a928 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd2c0f0_0 .net "in", 7 0, L_000002b4ddd5d910;  1 drivers
v000002b4ddd2e710_0 .net "out", 2 0, L_000002b4ddd5f530;  alias, 1 drivers
v000002b4ddd2d4f0_0 .net "vld", 0 0, L_000002b4ddca6f50;  alias, 1 drivers
L_000002b4ddd5d690 .part L_000002b4ddd5d910, 0, 4;
L_000002b4ddd5ebd0 .part L_000002b4ddd5d910, 4, 4;
S_000002b4ddd2a1c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd2ae40;
 .timescale -9 -12;
L_000002b4ddca6f50 .functor OR 1, L_000002b4ddca7c70, L_000002b4ddca6ee0, C4<0>, C4<0>;
L_000002b4ddd60378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd2d950_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60378;  1 drivers
v000002b4ddd2d130_0 .net *"_ivl_6", 2 0, L_000002b4ddd5d870;  1 drivers
v000002b4ddd2c5f0_0 .net *"_ivl_8", 2 0, L_000002b4ddd5df50;  1 drivers
v000002b4ddd2c7d0_0 .net "out_h", 1 0, L_000002b4ddd5eb30;  1 drivers
v000002b4ddd2c910_0 .net "out_l", 1 0, L_000002b4ddd5edb0;  1 drivers
v000002b4ddd2e3f0_0 .net "out_vh", 0 0, L_000002b4ddca6ee0;  1 drivers
v000002b4ddd2e530_0 .net "out_vl", 0 0, L_000002b4ddca7c70;  1 drivers
L_000002b4ddd5d870 .concat [ 2 1 0 0], L_000002b4ddd5eb30, L_000002b4ddd60378;
L_000002b4ddd5df50 .concat [ 2 1 0 0], L_000002b4ddd5edb0, L_000002b4ddca7c70;
L_000002b4ddd5f530 .functor MUXZ 3, L_000002b4ddd5df50, L_000002b4ddd5d870, L_000002b4ddca6ee0, C4<>;
S_000002b4ddd2a030 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd2a1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a9f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1aa28 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd2f610_0 .net "in", 3 0, L_000002b4ddd5ebd0;  1 drivers
v000002b4ddd2f750_0 .net "out", 1 0, L_000002b4ddd5eb30;  alias, 1 drivers
v000002b4ddd2ea30_0 .net "vld", 0 0, L_000002b4ddca6ee0;  alias, 1 drivers
L_000002b4ddd5ee50 .part L_000002b4ddd5ebd0, 0, 2;
L_000002b4ddd5f2b0 .part L_000002b4ddd5ebd0, 2, 2;
S_000002b4ddd2b2f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd2a030;
 .timescale -9 -12;
L_000002b4ddca6ee0 .functor OR 1, L_000002b4ddd5d7d0, L_000002b4ddd5d230, C4<0>, C4<0>;
L_000002b4ddd60330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd2f250_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60330;  1 drivers
v000002b4ddd2fed0_0 .net *"_ivl_6", 1 0, L_000002b4ddd5ea90;  1 drivers
v000002b4ddd2fd90_0 .net *"_ivl_8", 1 0, L_000002b4ddd5d730;  1 drivers
v000002b4ddd2ec10_0 .net "out_h", 0 0, L_000002b4ddca6e70;  1 drivers
v000002b4ddd2fa70_0 .net "out_l", 0 0, L_000002b4ddca7ea0;  1 drivers
v000002b4ddd2ee90_0 .net "out_vh", 0 0, L_000002b4ddd5d230;  1 drivers
v000002b4ddd2fc50_0 .net "out_vl", 0 0, L_000002b4ddd5d7d0;  1 drivers
L_000002b4ddd5ea90 .concat [ 1 1 0 0], L_000002b4ddca6e70, L_000002b4ddd60330;
L_000002b4ddd5d730 .concat [ 1 1 0 0], L_000002b4ddca7ea0, L_000002b4ddd5d7d0;
L_000002b4ddd5eb30 .functor MUXZ 2, L_000002b4ddd5d730, L_000002b4ddd5ea90, L_000002b4ddd5d230, C4<>;
S_000002b4ddd2a350 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd2b2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1bd70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1bda8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2edf0_0 .net "in", 1 0, L_000002b4ddd5f2b0;  1 drivers
v000002b4ddd2fe30_0 .net "out", 0 0, L_000002b4ddca6e70;  alias, 1 drivers
v000002b4ddd2f430_0 .net "vld", 0 0, L_000002b4ddd5d230;  alias, 1 drivers
L_000002b4ddd5da50 .part L_000002b4ddd5f2b0, 1, 1;
L_000002b4ddd5d550 .part L_000002b4ddd5f2b0, 0, 1;
S_000002b4ddd2a4e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd2a350;
 .timescale -9 -12;
L_000002b4ddca6e00 .functor NOT 1, L_000002b4ddd5da50, C4<0>, C4<0>, C4<0>;
L_000002b4ddca6e70 .functor AND 1, L_000002b4ddca6e00, L_000002b4ddd5d550, C4<1>, C4<1>;
v000002b4ddd1f670_0 .net *"_ivl_2", 0 0, L_000002b4ddd5da50;  1 drivers
v000002b4ddd1f850_0 .net *"_ivl_3", 0 0, L_000002b4ddca6e00;  1 drivers
v000002b4ddd2f070_0 .net *"_ivl_5", 0 0, L_000002b4ddd5d550;  1 drivers
L_000002b4ddd5d230 .reduce/or L_000002b4ddd5f2b0;
S_000002b4ddd2bc50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2a350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd2bc50
v000002b4ddd2e8f0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2e8f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2e8f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.38 ;
    %load/vec4 v000002b4ddd2e8f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.39, 5;
    %load/vec4 v000002b4ddd2e8f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2e8f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.38;
T_19.39 ;
    %end;
S_000002b4ddd2acb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd2b2f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1af70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1afa8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2e990_0 .net "in", 1 0, L_000002b4ddd5ee50;  1 drivers
v000002b4ddd2fbb0_0 .net "out", 0 0, L_000002b4ddca7ea0;  alias, 1 drivers
v000002b4ddd2f1b0_0 .net "vld", 0 0, L_000002b4ddd5d7d0;  alias, 1 drivers
L_000002b4ddd5dff0 .part L_000002b4ddd5ee50, 1, 1;
L_000002b4ddd5e270 .part L_000002b4ddd5ee50, 0, 1;
S_000002b4ddd2b930 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd2acb0;
 .timescale -9 -12;
L_000002b4ddca7c00 .functor NOT 1, L_000002b4ddd5dff0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7ea0 .functor AND 1, L_000002b4ddca7c00, L_000002b4ddd5e270, C4<1>, C4<1>;
v000002b4ddd2f9d0_0 .net *"_ivl_2", 0 0, L_000002b4ddd5dff0;  1 drivers
v000002b4ddd2f390_0 .net *"_ivl_3", 0 0, L_000002b4ddca7c00;  1 drivers
v000002b4ddd2f110_0 .net *"_ivl_5", 0 0, L_000002b4ddd5e270;  1 drivers
L_000002b4ddd5d7d0 .reduce/or L_000002b4ddd5ee50;
S_000002b4ddd2afd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2acb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd2afd0
v000002b4ddd2eb70_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd2eb70_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2eb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.40 ;
    %load/vec4 v000002b4ddd2eb70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.41, 5;
    %load/vec4 v000002b4ddd2eb70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2eb70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.40;
T_20.41 ;
    %end;
S_000002b4ddd2a670 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2a030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd2a670
v000002b4ddd2f570_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2f570_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2f570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.42 ;
    %load/vec4 v000002b4ddd2f570_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.43, 5;
    %load/vec4 v000002b4ddd2f570_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2f570_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.42;
T_21.43 ;
    %end;
S_000002b4ddd2bac0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd2a1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a5f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1a628 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd2d770_0 .net "in", 3 0, L_000002b4ddd5d690;  1 drivers
v000002b4ddd2da90_0 .net "out", 1 0, L_000002b4ddd5edb0;  alias, 1 drivers
v000002b4ddd2c2d0_0 .net "vld", 0 0, L_000002b4ddca7c70;  alias, 1 drivers
L_000002b4ddd5d9b0 .part L_000002b4ddd5d690, 0, 2;
L_000002b4ddd5d4b0 .part L_000002b4ddd5d690, 2, 2;
S_000002b4ddd2b480 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd2bac0;
 .timescale -9 -12;
L_000002b4ddca7c70 .functor OR 1, L_000002b4ddd5c5b0, L_000002b4ddd5d5f0, C4<0>, C4<0>;
L_000002b4ddd602e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd2dd10_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd602e8;  1 drivers
v000002b4ddd2e030_0 .net *"_ivl_6", 1 0, L_000002b4ddd5f670;  1 drivers
v000002b4ddd2e490_0 .net *"_ivl_8", 1 0, L_000002b4ddd5f490;  1 drivers
v000002b4ddd2c4b0_0 .net "out_h", 0 0, L_000002b4ddca7ce0;  1 drivers
v000002b4ddd2c550_0 .net "out_l", 0 0, L_000002b4ddca6b60;  1 drivers
v000002b4ddd2ce10_0 .net "out_vh", 0 0, L_000002b4ddd5d5f0;  1 drivers
v000002b4ddd2e2b0_0 .net "out_vl", 0 0, L_000002b4ddd5c5b0;  1 drivers
L_000002b4ddd5f670 .concat [ 1 1 0 0], L_000002b4ddca7ce0, L_000002b4ddd602e8;
L_000002b4ddd5f490 .concat [ 1 1 0 0], L_000002b4ddca6b60, L_000002b4ddd5c5b0;
L_000002b4ddd5edb0 .functor MUXZ 2, L_000002b4ddd5f490, L_000002b4ddd5f670, L_000002b4ddd5d5f0, C4<>;
S_000002b4ddd2b610 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd2b480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a2f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a328 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2f6b0_0 .net "in", 1 0, L_000002b4ddd5d4b0;  1 drivers
v000002b4ddd2f7f0_0 .net "out", 0 0, L_000002b4ddca7ce0;  alias, 1 drivers
v000002b4ddd2ecb0_0 .net "vld", 0 0, L_000002b4ddd5d5f0;  alias, 1 drivers
L_000002b4ddd5e810 .part L_000002b4ddd5d4b0, 1, 1;
L_000002b4ddd5e9f0 .part L_000002b4ddd5d4b0, 0, 1;
S_000002b4ddd2a800 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd2b610;
 .timescale -9 -12;
L_000002b4ddca7b90 .functor NOT 1, L_000002b4ddd5e810, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7ce0 .functor AND 1, L_000002b4ddca7b90, L_000002b4ddd5e9f0, C4<1>, C4<1>;
v000002b4ddd2fcf0_0 .net *"_ivl_2", 0 0, L_000002b4ddd5e810;  1 drivers
v000002b4ddd2e850_0 .net *"_ivl_3", 0 0, L_000002b4ddca7b90;  1 drivers
v000002b4ddd2ead0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5e9f0;  1 drivers
L_000002b4ddd5d5f0 .reduce/or L_000002b4ddd5d4b0;
S_000002b4ddd2bde0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2b610;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd2bde0
v000002b4ddd2f2f0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2f2f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2f2f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.44 ;
    %load/vec4 v000002b4ddd2f2f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.45, 5;
    %load/vec4 v000002b4ddd2f2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2f2f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.44;
T_22.45 ;
    %end;
S_000002b4ddd2a990 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd2b480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a9a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2d590_0 .net "in", 1 0, L_000002b4ddd5d9b0;  1 drivers
v000002b4ddd2def0_0 .net "out", 0 0, L_000002b4ddca6b60;  alias, 1 drivers
v000002b4ddd2df90_0 .net "vld", 0 0, L_000002b4ddd5c5b0;  alias, 1 drivers
L_000002b4ddd5c650 .part L_000002b4ddd5d9b0, 1, 1;
L_000002b4ddd5e1d0 .part L_000002b4ddd5d9b0, 0, 1;
S_000002b4ddd2b7a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd2a990;
 .timescale -9 -12;
L_000002b4ddca6a80 .functor NOT 1, L_000002b4ddd5c650, C4<0>, C4<0>, C4<0>;
L_000002b4ddca6b60 .functor AND 1, L_000002b4ddca6a80, L_000002b4ddd5e1d0, C4<1>, C4<1>;
v000002b4ddd2ed50_0 .net *"_ivl_2", 0 0, L_000002b4ddd5c650;  1 drivers
v000002b4ddd2efd0_0 .net *"_ivl_3", 0 0, L_000002b4ddca6a80;  1 drivers
v000002b4ddd2f4d0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5e1d0;  1 drivers
L_000002b4ddd5c5b0 .reduce/or L_000002b4ddd5d9b0;
S_000002b4ddd2ab20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2a990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd2ab20
v000002b4ddd2e7b0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd2e7b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2e7b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.46 ;
    %load/vec4 v000002b4ddd2e7b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.47, 5;
    %load/vec4 v000002b4ddd2e7b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2e7b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.46;
T_23.47 ;
    %end;
S_000002b4ddd31e00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2bac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd31e00
v000002b4ddd2e350_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd2e350_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2e350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.48 ;
    %load/vec4 v000002b4ddd2e350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.49, 5;
    %load/vec4 v000002b4ddd2e350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2e350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.48;
T_24.49 ;
    %end;
S_000002b4ddd317c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd2ae40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd317c0
v000002b4ddd2e670_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2e670_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2e670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.50 ;
    %load/vec4 v000002b4ddd2e670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.51, 5;
    %load/vec4 v000002b4ddd2e670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2e670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.50;
T_25.51 ;
    %end;
S_000002b4ddd30500 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd2b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a6f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddd1a728 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd36530_0 .net "in", 7 0, L_000002b4ddd5cfb0;  1 drivers
v000002b4ddd34e10_0 .net "out", 2 0, L_000002b4ddd5c470;  alias, 1 drivers
v000002b4ddd36990_0 .net "vld", 0 0, L_000002b4ddca7880;  alias, 1 drivers
L_000002b4ddd5b6b0 .part L_000002b4ddd5cfb0, 0, 4;
L_000002b4ddd5bc50 .part L_000002b4ddd5cfb0, 4, 4;
S_000002b4ddd31950 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd30500;
 .timescale -9 -12;
L_000002b4ddca7880 .functor OR 1, L_000002b4ddca65b0, L_000002b4ddca7f10, C4<0>, C4<0>;
L_000002b4ddd602a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd35270_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd602a0;  1 drivers
v000002b4ddd36f30_0 .net *"_ivl_6", 2 0, L_000002b4ddd5bcf0;  1 drivers
v000002b4ddd36030_0 .net *"_ivl_8", 2 0, L_000002b4ddd5c3d0;  1 drivers
v000002b4ddd35bd0_0 .net "out_h", 1 0, L_000002b4ddd5c150;  1 drivers
v000002b4ddd36210_0 .net "out_l", 1 0, L_000002b4ddd5b610;  1 drivers
v000002b4ddd362b0_0 .net "out_vh", 0 0, L_000002b4ddca7f10;  1 drivers
v000002b4ddd36df0_0 .net "out_vl", 0 0, L_000002b4ddca65b0;  1 drivers
L_000002b4ddd5bcf0 .concat [ 2 1 0 0], L_000002b4ddd5c150, L_000002b4ddd602a0;
L_000002b4ddd5c3d0 .concat [ 2 1 0 0], L_000002b4ddd5b610, L_000002b4ddca65b0;
L_000002b4ddd5c470 .functor MUXZ 3, L_000002b4ddd5c3d0, L_000002b4ddd5bcf0, L_000002b4ddca7f10, C4<>;
S_000002b4ddd31630 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd31950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1b770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1b7a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd2ccd0_0 .net "in", 3 0, L_000002b4ddd5bc50;  1 drivers
v000002b4ddd2db30_0 .net "out", 1 0, L_000002b4ddd5c150;  alias, 1 drivers
v000002b4ddd2cf50_0 .net "vld", 0 0, L_000002b4ddca7f10;  alias, 1 drivers
L_000002b4ddd5c510 .part L_000002b4ddd5bc50, 0, 2;
L_000002b4ddd5bf70 .part L_000002b4ddd5bc50, 2, 2;
S_000002b4ddd30b40 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd31630;
 .timescale -9 -12;
L_000002b4ddca7f10 .functor OR 1, L_000002b4ddd5b7f0, L_000002b4ddd5ca10, C4<0>, C4<0>;
L_000002b4ddd60258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd2c410_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60258;  1 drivers
v000002b4ddd2e210_0 .net *"_ivl_6", 1 0, L_000002b4ddd5c010;  1 drivers
v000002b4ddd2ca50_0 .net *"_ivl_8", 1 0, L_000002b4ddd5bbb0;  1 drivers
v000002b4ddd2d3b0_0 .net "out_h", 0 0, L_000002b4ddca7110;  1 drivers
v000002b4ddd2d8b0_0 .net "out_l", 0 0, L_000002b4ddca6d90;  1 drivers
v000002b4ddd2d090_0 .net "out_vh", 0 0, L_000002b4ddd5ca10;  1 drivers
v000002b4ddd2caf0_0 .net "out_vl", 0 0, L_000002b4ddd5b7f0;  1 drivers
L_000002b4ddd5c010 .concat [ 1 1 0 0], L_000002b4ddca7110, L_000002b4ddd60258;
L_000002b4ddd5bbb0 .concat [ 1 1 0 0], L_000002b4ddca6d90, L_000002b4ddd5b7f0;
L_000002b4ddd5c150 .functor MUXZ 2, L_000002b4ddd5bbb0, L_000002b4ddd5c010, L_000002b4ddd5ca10, C4<>;
S_000002b4ddd30370 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd30b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a7a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2d6d0_0 .net "in", 1 0, L_000002b4ddd5bf70;  1 drivers
v000002b4ddd2ceb0_0 .net "out", 0 0, L_000002b4ddca7110;  alias, 1 drivers
v000002b4ddd2e0d0_0 .net "vld", 0 0, L_000002b4ddd5ca10;  alias, 1 drivers
L_000002b4ddd5cdd0 .part L_000002b4ddd5bf70, 1, 1;
L_000002b4ddd5c290 .part L_000002b4ddd5bf70, 0, 1;
S_000002b4ddd30690 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd30370;
 .timescale -9 -12;
L_000002b4ddca69a0 .functor NOT 1, L_000002b4ddd5cdd0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7110 .functor AND 1, L_000002b4ddca69a0, L_000002b4ddd5c290, C4<1>, C4<1>;
v000002b4ddd2de50_0 .net *"_ivl_2", 0 0, L_000002b4ddd5cdd0;  1 drivers
v000002b4ddd2d630_0 .net *"_ivl_3", 0 0, L_000002b4ddca69a0;  1 drivers
v000002b4ddd2ddb0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5c290;  1 drivers
L_000002b4ddd5ca10 .reduce/or L_000002b4ddd5bf70;
S_000002b4ddd30820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd30370;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd30820
v000002b4ddd2c9b0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2c9b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2c9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.52 ;
    %load/vec4 v000002b4ddd2c9b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.53, 5;
    %load/vec4 v000002b4ddd2c9b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2c9b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.52;
T_26.53 ;
    %end;
S_000002b4ddd301e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd30b40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a170 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a1a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2c690_0 .net "in", 1 0, L_000002b4ddd5c510;  1 drivers
v000002b4ddd2c370_0 .net "out", 0 0, L_000002b4ddca6d90;  alias, 1 drivers
v000002b4ddd2c190_0 .net "vld", 0 0, L_000002b4ddd5b7f0;  alias, 1 drivers
L_000002b4ddd5b9d0 .part L_000002b4ddd5c510, 1, 1;
L_000002b4ddd5c970 .part L_000002b4ddd5c510, 0, 1;
S_000002b4ddd31310 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd301e0;
 .timescale -9 -12;
L_000002b4ddca6690 .functor NOT 1, L_000002b4ddd5b9d0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca6d90 .functor AND 1, L_000002b4ddca6690, L_000002b4ddd5c970, C4<1>, C4<1>;
v000002b4ddd2d810_0 .net *"_ivl_2", 0 0, L_000002b4ddd5b9d0;  1 drivers
v000002b4ddd2c230_0 .net *"_ivl_3", 0 0, L_000002b4ddca6690;  1 drivers
v000002b4ddd2c050_0 .net *"_ivl_5", 0 0, L_000002b4ddd5c970;  1 drivers
L_000002b4ddd5b7f0 .reduce/or L_000002b4ddd5c510;
S_000002b4ddd30ff0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd301e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd30ff0
v000002b4ddd2d9f0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd2d9f0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2d9f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.54 ;
    %load/vec4 v000002b4ddd2d9f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.55, 5;
    %load/vec4 v000002b4ddd2d9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2d9f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.54;
T_27.55 ;
    %end;
S_000002b4ddd314a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd31630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd314a0
v000002b4ddd2cc30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2cc30_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2cc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.56 ;
    %load/vec4 v000002b4ddd2cc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.57, 5;
    %load/vec4 v000002b4ddd2cc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2cc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.56;
T_28.57 ;
    %end;
S_000002b4ddd30050 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd31950;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1ad70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1ada8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd36fd0_0 .net "in", 3 0, L_000002b4ddd5b6b0;  1 drivers
v000002b4ddd36d50_0 .net "out", 1 0, L_000002b4ddd5b610;  alias, 1 drivers
v000002b4ddd34f50_0 .net "vld", 0 0, L_000002b4ddca65b0;  alias, 1 drivers
L_000002b4ddd5b570 .part L_000002b4ddd5b6b0, 0, 2;
L_000002b4ddd5b430 .part L_000002b4ddd5b6b0, 2, 2;
S_000002b4ddd309b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd30050;
 .timescale -9 -12;
L_000002b4ddca65b0 .functor OR 1, L_000002b4ddd5b070, L_000002b4ddd5b110, C4<0>, C4<0>;
L_000002b4ddd60210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd35810_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60210;  1 drivers
v000002b4ddd35450_0 .net *"_ivl_6", 1 0, L_000002b4ddd5c8d0;  1 drivers
v000002b4ddd363f0_0 .net *"_ivl_8", 1 0, L_000002b4ddd5c830;  1 drivers
v000002b4ddd367b0_0 .net "out_h", 0 0, L_000002b4ddca7b20;  1 drivers
v000002b4ddd349b0_0 .net "out_l", 0 0, L_000002b4ddca79d0;  1 drivers
v000002b4ddd36ad0_0 .net "out_vh", 0 0, L_000002b4ddd5b110;  1 drivers
v000002b4ddd34cd0_0 .net "out_vl", 0 0, L_000002b4ddd5b070;  1 drivers
L_000002b4ddd5c8d0 .concat [ 1 1 0 0], L_000002b4ddca7b20, L_000002b4ddd60210;
L_000002b4ddd5c830 .concat [ 1 1 0 0], L_000002b4ddca79d0, L_000002b4ddd5b070;
L_000002b4ddd5b610 .functor MUXZ 2, L_000002b4ddd5c830, L_000002b4ddd5c8d0, L_000002b4ddd5b110, C4<>;
S_000002b4ddd31180 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd309b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1adf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1ae28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd2d450_0 .net "in", 1 0, L_000002b4ddd5b430;  1 drivers
v000002b4ddd2dbd0_0 .net "out", 0 0, L_000002b4ddca7b20;  alias, 1 drivers
v000002b4ddd360d0_0 .net "vld", 0 0, L_000002b4ddd5b110;  alias, 1 drivers
L_000002b4ddd5a8f0 .part L_000002b4ddd5b430, 1, 1;
L_000002b4ddd5b1b0 .part L_000002b4ddd5b430, 0, 1;
S_000002b4ddd31ae0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd31180;
 .timescale -9 -12;
L_000002b4ddca76c0 .functor NOT 1, L_000002b4ddd5a8f0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7b20 .functor AND 1, L_000002b4ddca76c0, L_000002b4ddd5b1b0, C4<1>, C4<1>;
v000002b4ddd2cd70_0 .net *"_ivl_2", 0 0, L_000002b4ddd5a8f0;  1 drivers
v000002b4ddd2d310_0 .net *"_ivl_3", 0 0, L_000002b4ddca76c0;  1 drivers
v000002b4ddd2cff0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5b1b0;  1 drivers
L_000002b4ddd5b110 .reduce/or L_000002b4ddd5b430;
S_000002b4ddd30cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd31180;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd30cd0
v000002b4ddd2d270_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd2d270_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd2d270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.58 ;
    %load/vec4 v000002b4ddd2d270_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.59, 5;
    %load/vec4 v000002b4ddd2d270_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd2d270_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.58;
T_29.59 ;
    %end;
S_000002b4ddd30e60 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd309b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a5a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd36850_0 .net "in", 1 0, L_000002b4ddd5b570;  1 drivers
v000002b4ddd36170_0 .net "out", 0 0, L_000002b4ddca79d0;  alias, 1 drivers
v000002b4ddd34eb0_0 .net "vld", 0 0, L_000002b4ddd5b070;  alias, 1 drivers
L_000002b4ddd5cd30 .part L_000002b4ddd5b570, 1, 1;
L_000002b4ddd5c1f0 .part L_000002b4ddd5b570, 0, 1;
S_000002b4ddd31c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd30e60;
 .timescale -9 -12;
L_000002b4ddca7ab0 .functor NOT 1, L_000002b4ddd5cd30, C4<0>, C4<0>, C4<0>;
L_000002b4ddca79d0 .functor AND 1, L_000002b4ddca7ab0, L_000002b4ddd5c1f0, C4<1>, C4<1>;
v000002b4ddd354f0_0 .net *"_ivl_2", 0 0, L_000002b4ddd5cd30;  1 drivers
v000002b4ddd35310_0 .net *"_ivl_3", 0 0, L_000002b4ddca7ab0;  1 drivers
v000002b4ddd34a50_0 .net *"_ivl_5", 0 0, L_000002b4ddd5c1f0;  1 drivers
L_000002b4ddd5b070 .reduce/or L_000002b4ddd5b570;
S_000002b4ddd3b4c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd30e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3b4c0
v000002b4ddd36e90_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd36e90_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd36e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.60 ;
    %load/vec4 v000002b4ddd36e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.61, 5;
    %load/vec4 v000002b4ddd36e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd36e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.60;
T_30.61 ;
    %end;
S_000002b4ddd3ab60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd30050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3ab60
v000002b4ddd356d0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd356d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd356d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.62 ;
    %load/vec4 v000002b4ddd356d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.63, 5;
    %load/vec4 v000002b4ddd356d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd356d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.62;
T_31.63 ;
    %end;
S_000002b4ddd3a200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd30500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3a200
v000002b4ddd36350_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd36350_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd36350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.64 ;
    %load/vec4 v000002b4ddd36350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.65, 5;
    %load/vec4 v000002b4ddd36350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd36350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.64;
T_32.65 ;
    %end;
S_000002b4ddd3a070 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd20c90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3a070
v000002b4ddd35d10_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v000002b4ddd35d10_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd35d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.66 ;
    %load/vec4 v000002b4ddd35d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.67, 5;
    %load/vec4 v000002b4ddd35d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd35d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.66;
T_33.67 ;
    %end;
S_000002b4ddd3b650 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_000002b4ddd20b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3b650
v000002b4ddd35c70_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de1.xinst_k.log2 ;
    %load/vec4 v000002b4ddd35c70_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd35c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.68 ;
    %load/vec4 v000002b4ddd35c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.69, 5;
    %load/vec4 v000002b4ddd35c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd35c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.68;
T_34.69 ;
    %end;
S_000002b4ddd3a6b0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_000002b4ddb3acf0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_000002b4ddb3ad28 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_000002b4ddb3ad60 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_000002b4ddca71f0 .functor BUFZ 16, L_000002b4ddd5bed0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddca7f80 .functor NOT 16, L_000002b4ddca71f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd607f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_000002b4dddb9b50 .functor XOR 1, L_000002b4ddd5e6d0, L_000002b4ddd607f8, C4<0>, C4<0>;
v000002b4ddd4db60_0 .net/2u *"_ivl_10", 0 0, L_000002b4ddd607f8;  1 drivers
v000002b4ddd4d660_0 .net *"_ivl_12", 0 0, L_000002b4dddb9b50;  1 drivers
L_000002b4ddd60840 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4f5a0_0 .net/2u *"_ivl_16", 3 0, L_000002b4ddd60840;  1 drivers
v000002b4ddd4dac0_0 .net *"_ivl_18", 3 0, L_000002b4ddd598b0;  1 drivers
v000002b4ddd4dc00_0 .net *"_ivl_23", 13 0, L_000002b4ddd59130;  1 drivers
L_000002b4ddd609a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4e4c0_0 .net/2u *"_ivl_24", 1 0, L_000002b4ddd609a8;  1 drivers
v000002b4ddd4de80_0 .net *"_ivl_4", 15 0, L_000002b4ddca7f80;  1 drivers
v000002b4ddd4df20_0 .net *"_ivl_9", 14 0, L_000002b4ddd59b30;  1 drivers
v000002b4ddd4e6a0_0 .net "exp", 1 0, L_000002b4ddd59590;  alias, 1 drivers
v000002b4ddd4f820_0 .net "in", 15 0, L_000002b4ddd5bed0;  alias, 1 drivers
v000002b4ddd4e240_0 .net "k", 3 0, L_000002b4ddd58730;  1 drivers
v000002b4ddd4e7e0_0 .net "mant", 13 0, L_000002b4ddd5a5d0;  alias, 1 drivers
v000002b4ddd4e2e0_0 .net "rc", 0 0, L_000002b4ddd5e6d0;  alias, 1 drivers
v000002b4ddd4d200_0 .net "regime", 3 0, L_000002b4ddd58190;  alias, 1 drivers
v000002b4ddd4e420_0 .net "xin", 15 0, L_000002b4ddca71f0;  1 drivers
v000002b4ddd4e740_0 .net "xin_r", 15 0, L_000002b4ddd5f030;  1 drivers
v000002b4ddd4f780_0 .net "xin_tmp", 15 0, L_000002b4dddb9450;  1 drivers
L_000002b4ddd5e6d0 .part L_000002b4ddca71f0, 14, 1;
L_000002b4ddd5f030 .functor MUXZ 16, L_000002b4ddca71f0, L_000002b4ddca7f80, L_000002b4ddd5e6d0, C4<>;
L_000002b4ddd59b30 .part L_000002b4ddd5f030, 0, 15;
L_000002b4ddd59810 .concat [ 1 15 0 0], L_000002b4dddb9b50, L_000002b4ddd59b30;
L_000002b4ddd598b0 .arith/sub 4, L_000002b4ddd58730, L_000002b4ddd60840;
L_000002b4ddd58190 .functor MUXZ 4, L_000002b4ddd58730, L_000002b4ddd598b0, L_000002b4ddd5e6d0, C4<>;
L_000002b4ddd59130 .part L_000002b4ddca71f0, 0, 14;
L_000002b4ddd594f0 .concat [ 2 14 0 0], L_000002b4ddd609a8, L_000002b4ddd59130;
L_000002b4ddd59590 .part L_000002b4dddb9450, 14, 2;
L_000002b4ddd5a5d0 .part L_000002b4dddb9450, 0, 14;
S_000002b4ddd3a840 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_000002b4ddd3a6b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3a840
v000002b4ddd383d0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.log2 ;
    %load/vec4 v000002b4ddd383d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd383d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.70 ;
    %load/vec4 v000002b4ddd383d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.71, 5;
    %load/vec4 v000002b4ddd383d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd383d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.70;
T_35.71 ;
    %end;
S_000002b4ddd3be20 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_000002b4ddd3a6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_000002b4ddd1acf0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_000002b4ddd1ad28 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_000002b4dddb9450 .functor BUFZ 16, L_000002b4ddd58eb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000002b4ddd60960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd388d0_0 .net *"_ivl_10", 0 0, L_000002b4ddd60960;  1 drivers
v000002b4ddd39690_0 .net *"_ivl_5", 0 0, L_000002b4ddd593b0;  1 drivers
v000002b4ddd377f0_0 .net *"_ivl_6", 15 0, L_000002b4ddd58f50;  1 drivers
v000002b4ddd374d0_0 .net *"_ivl_8", 14 0, L_000002b4ddd5a3f0;  1 drivers
v000002b4ddd37570_0 .net "a", 15 0, L_000002b4ddd594f0;  1 drivers
v000002b4ddd385b0_0 .net "b", 3 0, L_000002b4ddd58730;  alias, 1 drivers
v000002b4ddd38470_0 .net "c", 15 0, L_000002b4dddb9450;  alias, 1 drivers
v000002b4ddd38790 .array "tmp", 0 3;
v000002b4ddd38790_0 .net v000002b4ddd38790 0, 15 0, L_000002b4ddd59090; 1 drivers
v000002b4ddd38790_1 .net v000002b4ddd38790 1, 15 0, L_000002b4ddd5a210; 1 drivers
v000002b4ddd38790_2 .net v000002b4ddd38790 2, 15 0, L_000002b4ddd58c30; 1 drivers
v000002b4ddd38790_3 .net v000002b4ddd38790 3, 15 0, L_000002b4ddd58eb0; 1 drivers
L_000002b4ddd59950 .part L_000002b4ddd58730, 1, 1;
L_000002b4ddd58b90 .part L_000002b4ddd58730, 2, 1;
L_000002b4ddd58cd0 .part L_000002b4ddd58730, 3, 1;
L_000002b4ddd593b0 .part L_000002b4ddd58730, 0, 1;
L_000002b4ddd5a3f0 .part L_000002b4ddd594f0, 0, 15;
L_000002b4ddd58f50 .concat [ 1 15 0 0], L_000002b4ddd60960, L_000002b4ddd5a3f0;
L_000002b4ddd59090 .functor MUXZ 16, L_000002b4ddd594f0, L_000002b4ddd58f50, L_000002b4ddd593b0, C4<>;
S_000002b4ddd3ae80 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_000002b4ddd3be20;
 .timescale -9 -12;
P_000002b4ddc89be0 .param/l "i" 0 4 296, +C4<01>;
v000002b4ddd371b0_0 .net *"_ivl_1", 0 0, L_000002b4ddd59950;  1 drivers
v000002b4ddd386f0_0 .net *"_ivl_3", 15 0, L_000002b4ddd5a670;  1 drivers
v000002b4ddd37750_0 .net *"_ivl_5", 13 0, L_000002b4ddd58af0;  1 drivers
L_000002b4ddd60888 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002b4ddd38150_0 .net *"_ivl_7", 1 0, L_000002b4ddd60888;  1 drivers
L_000002b4ddd58af0 .part L_000002b4ddd59090, 0, 14;
L_000002b4ddd5a670 .concat [ 2 14 0 0], L_000002b4ddd60888, L_000002b4ddd58af0;
L_000002b4ddd5a210 .functor MUXZ 16, L_000002b4ddd59090, L_000002b4ddd5a670, L_000002b4ddd59950, C4<>;
S_000002b4ddd3a9d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_000002b4ddd3be20;
 .timescale -9 -12;
P_000002b4ddc89ee0 .param/l "i" 0 4 296, +C4<010>;
v000002b4ddd38d30_0 .net *"_ivl_1", 0 0, L_000002b4ddd58b90;  1 drivers
v000002b4ddd37070_0 .net *"_ivl_3", 15 0, L_000002b4ddd59630;  1 drivers
v000002b4ddd381f0_0 .net *"_ivl_5", 11 0, L_000002b4ddd59770;  1 drivers
L_000002b4ddd608d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd37ed0_0 .net *"_ivl_7", 3 0, L_000002b4ddd608d0;  1 drivers
L_000002b4ddd59770 .part L_000002b4ddd5a210, 0, 12;
L_000002b4ddd59630 .concat [ 4 12 0 0], L_000002b4ddd608d0, L_000002b4ddd59770;
L_000002b4ddd58c30 .functor MUXZ 16, L_000002b4ddd5a210, L_000002b4ddd59630, L_000002b4ddd58b90, C4<>;
S_000002b4ddd3acf0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_000002b4ddd3be20;
 .timescale -9 -12;
P_000002b4ddc8a1e0 .param/l "i" 0 4 296, +C4<011>;
v000002b4ddd37d90_0 .net *"_ivl_1", 0 0, L_000002b4ddd58cd0;  1 drivers
v000002b4ddd37610_0 .net *"_ivl_3", 15 0, L_000002b4ddd58d70;  1 drivers
v000002b4ddd392d0_0 .net *"_ivl_5", 7 0, L_000002b4ddd59c70;  1 drivers
L_000002b4ddd60918 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000002b4ddd39230_0 .net *"_ivl_7", 7 0, L_000002b4ddd60918;  1 drivers
L_000002b4ddd59c70 .part L_000002b4ddd58c30, 0, 8;
L_000002b4ddd58d70 .concat [ 8 8 0 0], L_000002b4ddd60918, L_000002b4ddd59c70;
L_000002b4ddd58eb0 .functor MUXZ 16, L_000002b4ddd58c30, L_000002b4ddd58d70, L_000002b4ddd58cd0, C4<>;
S_000002b4ddd3a390 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_000002b4ddd3a6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_000002b4ddd19ff0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_000002b4ddd1a028 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v000002b4ddd4d980_0 .net "in", 15 0, L_000002b4ddd59810;  1 drivers
v000002b4ddd4eba0_0 .net "out", 3 0, L_000002b4ddd58730;  alias, 1 drivers
v000002b4ddd4d5c0_0 .net "vld", 0 0, L_000002b4dddb8260;  1 drivers
S_000002b4ddd3b7e0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_000002b4ddd3a390;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a070 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_000002b4ddd1a0a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v000002b4ddd4d0c0_0 .net "in", 15 0, L_000002b4ddd59810;  alias, 1 drivers
v000002b4ddd4da20_0 .net "out", 3 0, L_000002b4ddd58730;  alias, 1 drivers
v000002b4ddd4f3c0_0 .net "vld", 0 0, L_000002b4dddb8260;  alias, 1 drivers
L_000002b4ddd584b0 .part L_000002b4ddd59810, 0, 8;
L_000002b4ddd5a170 .part L_000002b4ddd59810, 8, 8;
S_000002b4ddd3bc90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3b7e0;
 .timescale -9 -12;
L_000002b4dddb8260 .functor OR 1, L_000002b4dddb9f40, L_000002b4dddb8c00, C4<0>, C4<0>;
L_000002b4ddd607b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4f6e0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd607b0;  1 drivers
v000002b4ddd4d520_0 .net *"_ivl_6", 3 0, L_000002b4ddd59d10;  1 drivers
v000002b4ddd4dd40_0 .net *"_ivl_8", 3 0, L_000002b4ddd5a850;  1 drivers
v000002b4ddd4dde0_0 .net "out_h", 2 0, L_000002b4ddd58230;  1 drivers
v000002b4ddd4f0a0_0 .net "out_l", 2 0, L_000002b4ddd5a530;  1 drivers
v000002b4ddd4d340_0 .net "out_vh", 0 0, L_000002b4dddb8c00;  1 drivers
v000002b4ddd4ece0_0 .net "out_vl", 0 0, L_000002b4dddb9f40;  1 drivers
L_000002b4ddd59d10 .concat [ 3 1 0 0], L_000002b4ddd58230, L_000002b4ddd607b0;
L_000002b4ddd5a850 .concat [ 3 1 0 0], L_000002b4ddd5a530, L_000002b4dddb9f40;
L_000002b4ddd58730 .functor MUXZ 4, L_000002b4ddd5a850, L_000002b4ddd59d10, L_000002b4dddb8c00, C4<>;
S_000002b4ddd3b970 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1bb70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddd1bba8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd32390_0 .net "in", 7 0, L_000002b4ddd5a170;  1 drivers
v000002b4ddd32890_0 .net "out", 2 0, L_000002b4ddd58230;  alias, 1 drivers
v000002b4ddd34370_0 .net "vld", 0 0, L_000002b4dddb8c00;  alias, 1 drivers
L_000002b4ddd5a2b0 .part L_000002b4ddd5a170, 0, 4;
L_000002b4ddd58410 .part L_000002b4ddd5a170, 4, 4;
S_000002b4ddd3bb00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3b970;
 .timescale -9 -12;
L_000002b4dddb8c00 .functor OR 1, L_000002b4dddb81f0, L_000002b4dddb96f0, C4<0>, C4<0>;
L_000002b4ddd60768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd33f10_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60768;  1 drivers
v000002b4ddd33fb0_0 .net *"_ivl_6", 2 0, L_000002b4ddd58690;  1 drivers
v000002b4ddd33790_0 .net *"_ivl_8", 2 0, L_000002b4ddd599f0;  1 drivers
v000002b4ddd33010_0 .net "out_h", 1 0, L_000002b4ddd59db0;  1 drivers
v000002b4ddd34050_0 .net "out_l", 1 0, L_000002b4ddd59bd0;  1 drivers
v000002b4ddd344b0_0 .net "out_vh", 0 0, L_000002b4dddb96f0;  1 drivers
v000002b4ddd322f0_0 .net "out_vl", 0 0, L_000002b4dddb81f0;  1 drivers
L_000002b4ddd58690 .concat [ 2 1 0 0], L_000002b4ddd59db0, L_000002b4ddd60768;
L_000002b4ddd599f0 .concat [ 2 1 0 0], L_000002b4ddd59bd0, L_000002b4dddb81f0;
L_000002b4ddd58230 .functor MUXZ 3, L_000002b4ddd599f0, L_000002b4ddd58690, L_000002b4dddb96f0, C4<>;
S_000002b4ddd3a520 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1ae70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1aea8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd37430_0 .net "in", 3 0, L_000002b4ddd58410;  1 drivers
v000002b4ddd379d0_0 .net "out", 1 0, L_000002b4ddd59db0;  alias, 1 drivers
v000002b4ddd39730_0 .net "vld", 0 0, L_000002b4dddb96f0;  alias, 1 drivers
L_000002b4ddd58550 .part L_000002b4ddd58410, 0, 2;
L_000002b4ddd585f0 .part L_000002b4ddd58410, 2, 2;
S_000002b4ddd3b010 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3a520;
 .timescale -9 -12;
L_000002b4dddb96f0 .functor OR 1, L_000002b4ddd58910, L_000002b4ddd589b0, C4<0>, C4<0>;
L_000002b4ddd60720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd38f10_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60720;  1 drivers
v000002b4ddd38fb0_0 .net *"_ivl_6", 1 0, L_000002b4ddd5a350;  1 drivers
v000002b4ddd38830_0 .net *"_ivl_8", 1 0, L_000002b4ddd5a0d0;  1 drivers
v000002b4ddd38330_0 .net "out_h", 0 0, L_000002b4dddb8a40;  1 drivers
v000002b4ddd39050_0 .net "out_l", 0 0, L_000002b4dddb8b20;  1 drivers
v000002b4ddd394b0_0 .net "out_vh", 0 0, L_000002b4ddd589b0;  1 drivers
v000002b4ddd372f0_0 .net "out_vl", 0 0, L_000002b4ddd58910;  1 drivers
L_000002b4ddd5a350 .concat [ 1 1 0 0], L_000002b4dddb8a40, L_000002b4ddd60720;
L_000002b4ddd5a0d0 .concat [ 1 1 0 0], L_000002b4dddb8b20, L_000002b4ddd58910;
L_000002b4ddd59db0 .functor MUXZ 2, L_000002b4ddd5a0d0, L_000002b4ddd5a350, L_000002b4ddd589b0, C4<>;
S_000002b4ddd3b1a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a828 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd37110_0 .net "in", 1 0, L_000002b4ddd585f0;  1 drivers
v000002b4ddd38dd0_0 .net "out", 0 0, L_000002b4dddb8a40;  alias, 1 drivers
v000002b4ddd37250_0 .net "vld", 0 0, L_000002b4ddd589b0;  alias, 1 drivers
L_000002b4ddd58a50 .part L_000002b4ddd585f0, 1, 1;
L_000002b4ddd59f90 .part L_000002b4ddd585f0, 0, 1;
S_000002b4ddd3b330 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3b1a0;
 .timescale -9 -12;
L_000002b4dddb93e0 .functor NOT 1, L_000002b4ddd58a50, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8a40 .functor AND 1, L_000002b4dddb93e0, L_000002b4ddd59f90, C4<1>, C4<1>;
v000002b4ddd395f0_0 .net *"_ivl_2", 0 0, L_000002b4ddd58a50;  1 drivers
v000002b4ddd37390_0 .net *"_ivl_3", 0 0, L_000002b4dddb93e0;  1 drivers
v000002b4ddd37f70_0 .net *"_ivl_5", 0 0, L_000002b4ddd59f90;  1 drivers
L_000002b4ddd589b0 .reduce/or L_000002b4ddd585f0;
S_000002b4ddd3cd00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3b1a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3cd00
v000002b4ddd38510_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd38510_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd38510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.72 ;
    %load/vec4 v000002b4ddd38510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.73, 5;
    %load/vec4 v000002b4ddd38510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd38510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.72;
T_36.73 ;
    %end;
S_000002b4ddd3c850 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3b010;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a3f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a428 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd38290_0 .net "in", 1 0, L_000002b4ddd58550;  1 drivers
v000002b4ddd38c90_0 .net "out", 0 0, L_000002b4dddb8b20;  alias, 1 drivers
v000002b4ddd376b0_0 .net "vld", 0 0, L_000002b4ddd58910;  alias, 1 drivers
L_000002b4ddd580f0 .part L_000002b4ddd58550, 1, 1;
L_000002b4ddd59450 .part L_000002b4ddd58550, 0, 1;
S_000002b4ddd3ce90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3c850;
 .timescale -9 -12;
L_000002b4dddb87a0 .functor NOT 1, L_000002b4ddd580f0, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8b20 .functor AND 1, L_000002b4dddb87a0, L_000002b4ddd59450, C4<1>, C4<1>;
v000002b4ddd39370_0 .net *"_ivl_2", 0 0, L_000002b4ddd580f0;  1 drivers
v000002b4ddd390f0_0 .net *"_ivl_3", 0 0, L_000002b4dddb87a0;  1 drivers
v000002b4ddd37cf0_0 .net *"_ivl_5", 0 0, L_000002b4ddd59450;  1 drivers
L_000002b4ddd58910 .reduce/or L_000002b4ddd58550;
S_000002b4ddd3d7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3c850;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3d7f0
v000002b4ddd380b0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd380b0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd380b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.74 ;
    %load/vec4 v000002b4ddd380b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.75, 5;
    %load/vec4 v000002b4ddd380b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd380b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.74;
T_37.75 ;
    %end;
S_000002b4ddd3c3a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3a520;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3c3a0
v000002b4ddd37e30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd37e30_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd37e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.76 ;
    %load/vec4 v000002b4ddd37e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.77, 5;
    %load/vec4 v000002b4ddd37e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd37e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.76;
T_38.77 ;
    %end;
S_000002b4ddd3c9e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3bb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a370 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1a3a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd32f70_0 .net "in", 3 0, L_000002b4ddd5a2b0;  1 drivers
v000002b4ddd33c90_0 .net "out", 1 0, L_000002b4ddd59bd0;  alias, 1 drivers
v000002b4ddd326b0_0 .net "vld", 0 0, L_000002b4dddb81f0;  alias, 1 drivers
L_000002b4ddd59a90 .part L_000002b4ddd5a2b0, 0, 2;
L_000002b4ddd59e50 .part L_000002b4ddd5a2b0, 2, 2;
S_000002b4ddd3c210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3c9e0;
 .timescale -9 -12;
L_000002b4dddb81f0 .functor OR 1, L_000002b4ddd5a490, L_000002b4ddd58870, C4<0>, C4<0>;
L_000002b4ddd606d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd399b0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd606d8;  1 drivers
v000002b4ddd39f50_0 .net *"_ivl_6", 1 0, L_000002b4ddd58370;  1 drivers
v000002b4ddd39d70_0 .net *"_ivl_8", 1 0, L_000002b4ddd5a030;  1 drivers
v000002b4ddd39a50_0 .net "out_h", 0 0, L_000002b4dddb9ed0;  1 drivers
v000002b4ddd39b90_0 .net "out_l", 0 0, L_000002b4dddba020;  1 drivers
v000002b4ddd39eb0_0 .net "out_vh", 0 0, L_000002b4ddd58870;  1 drivers
v000002b4ddd39cd0_0 .net "out_vl", 0 0, L_000002b4ddd5a490;  1 drivers
L_000002b4ddd58370 .concat [ 1 1 0 0], L_000002b4dddb9ed0, L_000002b4ddd606d8;
L_000002b4ddd5a030 .concat [ 1 1 0 0], L_000002b4dddba020, L_000002b4ddd5a490;
L_000002b4ddd59bd0 .functor MUXZ 2, L_000002b4ddd5a030, L_000002b4ddd58370, L_000002b4ddd58870, C4<>;
S_000002b4ddd3d4d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3c210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1b7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1b828 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd39190_0 .net "in", 1 0, L_000002b4ddd59e50;  1 drivers
v000002b4ddd37b10_0 .net "out", 0 0, L_000002b4dddb9ed0;  alias, 1 drivers
v000002b4ddd37bb0_0 .net "vld", 0 0, L_000002b4ddd58870;  alias, 1 drivers
L_000002b4ddd58ff0 .part L_000002b4ddd59e50, 1, 1;
L_000002b4ddd59270 .part L_000002b4ddd59e50, 0, 1;
S_000002b4ddd3c6c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3d4d0;
 .timescale -9 -12;
L_000002b4dddb9d10 .functor NOT 1, L_000002b4ddd58ff0, C4<0>, C4<0>, C4<0>;
L_000002b4dddb9ed0 .functor AND 1, L_000002b4dddb9d10, L_000002b4ddd59270, C4<1>, C4<1>;
v000002b4ddd38e70_0 .net *"_ivl_2", 0 0, L_000002b4ddd58ff0;  1 drivers
v000002b4ddd38a10_0 .net *"_ivl_3", 0 0, L_000002b4dddb9d10;  1 drivers
v000002b4ddd37a70_0 .net *"_ivl_5", 0 0, L_000002b4ddd59270;  1 drivers
L_000002b4ddd58870 .reduce/or L_000002b4ddd59e50;
S_000002b4ddd3d660 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3d4d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3d660
v000002b4ddd37c50_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd37c50_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd37c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.78 ;
    %load/vec4 v000002b4ddd37c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.79, 5;
    %load/vec4 v000002b4ddd37c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd37c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.78;
T_39.79 ;
    %end;
S_000002b4ddd3d020 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3c210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1b5f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1b628 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd39e10_0 .net "in", 1 0, L_000002b4ddd59a90;  1 drivers
v000002b4ddd39910_0 .net "out", 0 0, L_000002b4dddba020;  alias, 1 drivers
v000002b4ddd39af0_0 .net "vld", 0 0, L_000002b4ddd5a490;  alias, 1 drivers
L_000002b4ddd58e10 .part L_000002b4ddd59a90, 1, 1;
L_000002b4ddd587d0 .part L_000002b4ddd59a90, 0, 1;
S_000002b4ddd3d980 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3d020;
 .timescale -9 -12;
L_000002b4dddb9d80 .functor NOT 1, L_000002b4ddd58e10, C4<0>, C4<0>, C4<0>;
L_000002b4dddba020 .functor AND 1, L_000002b4dddb9d80, L_000002b4ddd587d0, C4<1>, C4<1>;
v000002b4ddd38ab0_0 .net *"_ivl_2", 0 0, L_000002b4ddd58e10;  1 drivers
v000002b4ddd38b50_0 .net *"_ivl_3", 0 0, L_000002b4dddb9d80;  1 drivers
v000002b4ddd38bf0_0 .net *"_ivl_5", 0 0, L_000002b4ddd587d0;  1 drivers
L_000002b4ddd5a490 .reduce/or L_000002b4ddd59a90;
S_000002b4ddd3d1b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3d020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3d1b0
v000002b4ddd39870_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd39870_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd39870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.80 ;
    %load/vec4 v000002b4ddd39870_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.81, 5;
    %load/vec4 v000002b4ddd39870_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd39870_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.80;
T_40.81 ;
    %end;
S_000002b4ddd3db10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3c9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3db10
v000002b4ddd32ed0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd32ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd32ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.82 ;
    %load/vec4 v000002b4ddd32ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.83, 5;
    %load/vec4 v000002b4ddd32ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd32ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.82;
T_41.83 ;
    %end;
S_000002b4ddd3c530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3b970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3c530
v000002b4ddd32e30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd32e30_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd32e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.84 ;
    %load/vec4 v000002b4ddd32e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.85, 5;
    %load/vec4 v000002b4ddd32e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd32e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.84;
T_42.85 ;
    %end;
S_000002b4ddd3cb70 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3bc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a470 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_000002b4ddd1a4a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v000002b4ddd4f1e0_0 .net "in", 7 0, L_000002b4ddd584b0;  1 drivers
v000002b4ddd4e600_0 .net "out", 2 0, L_000002b4ddd5a530;  alias, 1 drivers
v000002b4ddd4e560_0 .net "vld", 0 0, L_000002b4dddb9f40;  alias, 1 drivers
L_000002b4ddd5fa30 .part L_000002b4ddd584b0, 0, 4;
L_000002b4ddd59ef0 .part L_000002b4ddd584b0, 4, 4;
S_000002b4ddd3d340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3cb70;
 .timescale -9 -12;
L_000002b4dddb9f40 .functor OR 1, L_000002b4ddca8140, L_000002b4dddb9e60, C4<0>, C4<0>;
L_000002b4ddd60690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4e060_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60690;  1 drivers
v000002b4ddd4f500_0 .net *"_ivl_6", 2 0, L_000002b4ddd59310;  1 drivers
v000002b4ddd4f640_0 .net *"_ivl_8", 2 0, L_000002b4ddd596d0;  1 drivers
v000002b4ddd4e380_0 .net "out_h", 1 0, L_000002b4ddd582d0;  1 drivers
v000002b4ddd4d7a0_0 .net "out_l", 1 0, L_000002b4ddd5fc10;  1 drivers
v000002b4ddd4d160_0 .net "out_vh", 0 0, L_000002b4dddb9e60;  1 drivers
v000002b4ddd4ed80_0 .net "out_vl", 0 0, L_000002b4ddca8140;  1 drivers
L_000002b4ddd59310 .concat [ 2 1 0 0], L_000002b4ddd582d0, L_000002b4ddd60690;
L_000002b4ddd596d0 .concat [ 2 1 0 0], L_000002b4ddd5fc10, L_000002b4ddca8140;
L_000002b4ddd5a530 .functor MUXZ 3, L_000002b4ddd596d0, L_000002b4ddd59310, L_000002b4dddb9e60, C4<>;
S_000002b4ddd3dca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3d340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1ac70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1aca8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd33510_0 .net "in", 3 0, L_000002b4ddd59ef0;  1 drivers
v000002b4ddd34730_0 .net "out", 1 0, L_000002b4ddd582d0;  alias, 1 drivers
v000002b4ddd335b0_0 .net "vld", 0 0, L_000002b4dddb9e60;  alias, 1 drivers
L_000002b4ddd5fe90 .part L_000002b4ddd59ef0, 0, 2;
L_000002b4ddd5fb70 .part L_000002b4ddd59ef0, 2, 2;
S_000002b4ddd3de30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3dca0;
 .timescale -9 -12;
L_000002b4dddb9e60 .functor OR 1, L_000002b4ddd5ffd0, L_000002b4ddd5fcb0, C4<0>, C4<0>;
L_000002b4ddd60648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd33150_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60648;  1 drivers
v000002b4ddd32c50_0 .net *"_ivl_6", 1 0, L_000002b4ddd5fdf0;  1 drivers
v000002b4ddd345f0_0 .net *"_ivl_8", 1 0, L_000002b4ddd591d0;  1 drivers
v000002b4ddd338d0_0 .net "out_h", 0 0, L_000002b4dddb9fb0;  1 drivers
v000002b4ddd32930_0 .net "out_l", 0 0, L_000002b4ddca8220;  1 drivers
v000002b4ddd34550_0 .net "out_vh", 0 0, L_000002b4ddd5fcb0;  1 drivers
v000002b4ddd331f0_0 .net "out_vl", 0 0, L_000002b4ddd5ffd0;  1 drivers
L_000002b4ddd5fdf0 .concat [ 1 1 0 0], L_000002b4dddb9fb0, L_000002b4ddd60648;
L_000002b4ddd591d0 .concat [ 1 1 0 0], L_000002b4ddca8220, L_000002b4ddd5ffd0;
L_000002b4ddd582d0 .functor MUXZ 2, L_000002b4ddd591d0, L_000002b4ddd5fdf0, L_000002b4ddd5fcb0, C4<>;
S_000002b4ddd3c080 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a4f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a528 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd34690_0 .net "in", 1 0, L_000002b4ddd5fb70;  1 drivers
v000002b4ddd32cf0_0 .net "out", 0 0, L_000002b4dddb9fb0;  alias, 1 drivers
v000002b4ddd32430_0 .net "vld", 0 0, L_000002b4ddd5fcb0;  alias, 1 drivers
L_000002b4ddd5fd50 .part L_000002b4ddd5fb70, 1, 1;
L_000002b4ddd5ff30 .part L_000002b4ddd5fb70, 0, 1;
S_000002b4ddd3f800 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3c080;
 .timescale -9 -12;
L_000002b4dddb9df0 .functor NOT 1, L_000002b4ddd5fd50, C4<0>, C4<0>, C4<0>;
L_000002b4dddb9fb0 .functor AND 1, L_000002b4dddb9df0, L_000002b4ddd5ff30, C4<1>, C4<1>;
v000002b4ddd32570_0 .net *"_ivl_2", 0 0, L_000002b4ddd5fd50;  1 drivers
v000002b4ddd340f0_0 .net *"_ivl_3", 0 0, L_000002b4dddb9df0;  1 drivers
v000002b4ddd330b0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5ff30;  1 drivers
L_000002b4ddd5fcb0 .reduce/or L_000002b4ddd5fb70;
S_000002b4ddd3e540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3c080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3e540
v000002b4ddd33d30_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd33d30_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd33d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.86 ;
    %load/vec4 v000002b4ddd33d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.87, 5;
    %load/vec4 v000002b4ddd33d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd33d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.86;
T_43.87 ;
    %end;
S_000002b4ddd3e6d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3de30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1bef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1bf28 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd34410_0 .net "in", 1 0, L_000002b4ddd5fe90;  1 drivers
v000002b4ddd34230_0 .net "out", 0 0, L_000002b4ddca8220;  alias, 1 drivers
v000002b4ddd33650_0 .net "vld", 0 0, L_000002b4ddd5ffd0;  alias, 1 drivers
L_000002b4ddd5fad0 .part L_000002b4ddd5fe90, 1, 1;
L_000002b4ddd5f8f0 .part L_000002b4ddd5fe90, 0, 1;
S_000002b4ddd3e3b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3e6d0;
 .timescale -9 -12;
L_000002b4ddca81b0 .functor NOT 1, L_000002b4ddd5fad0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca8220 .functor AND 1, L_000002b4ddca81b0, L_000002b4ddd5f8f0, C4<1>, C4<1>;
v000002b4ddd321b0_0 .net *"_ivl_2", 0 0, L_000002b4ddd5fad0;  1 drivers
v000002b4ddd32610_0 .net *"_ivl_3", 0 0, L_000002b4ddca81b0;  1 drivers
v000002b4ddd32750_0 .net *"_ivl_5", 0 0, L_000002b4ddd5f8f0;  1 drivers
L_000002b4ddd5ffd0 .reduce/or L_000002b4ddd5fe90;
S_000002b4ddd3f350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3e6d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3f350
v000002b4ddd33470_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd33470_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd33470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.88 ;
    %load/vec4 v000002b4ddd33470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.89, 5;
    %load/vec4 v000002b4ddd33470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd33470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.88;
T_44.89 ;
    %end;
S_000002b4ddd3e860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3dca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3e860
v000002b4ddd329d0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd329d0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd329d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.90 ;
    %load/vec4 v000002b4ddd329d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.91, 5;
    %load/vec4 v000002b4ddd329d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd329d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.90;
T_45.91 ;
    %end;
S_000002b4ddd3f1c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3d340;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_000002b4ddd1a8a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v000002b4ddd4f000_0 .net "in", 3 0, L_000002b4ddd5fa30;  1 drivers
v000002b4ddd4e9c0_0 .net "out", 1 0, L_000002b4ddd5fc10;  alias, 1 drivers
v000002b4ddd4dca0_0 .net "vld", 0 0, L_000002b4ddca8140;  alias, 1 drivers
L_000002b4ddd5f3f0 .part L_000002b4ddd5fa30, 0, 2;
L_000002b4ddd5d190 .part L_000002b4ddd5fa30, 2, 2;
S_000002b4ddd3e9f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_000002b4ddd3f1c0;
 .timescale -9 -12;
L_000002b4ddca8140 .functor OR 1, L_000002b4ddd5e770, L_000002b4ddd5f5d0, C4<0>, C4<0>;
L_000002b4ddd60600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd32bb0_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60600;  1 drivers
v000002b4ddd32d90_0 .net *"_ivl_6", 1 0, L_000002b4ddd5d2d0;  1 drivers
v000002b4ddd33e70_0 .net *"_ivl_8", 1 0, L_000002b4ddd5f990;  1 drivers
v000002b4ddd4f320_0 .net "out_h", 0 0, L_000002b4ddca80d0;  1 drivers
v000002b4ddd4dfc0_0 .net "out_l", 0 0, L_000002b4ddca7ff0;  1 drivers
v000002b4ddd4d3e0_0 .net "out_vh", 0 0, L_000002b4ddd5f5d0;  1 drivers
v000002b4ddd4e1a0_0 .net "out_vl", 0 0, L_000002b4ddd5e770;  1 drivers
L_000002b4ddd5d2d0 .concat [ 1 1 0 0], L_000002b4ddca80d0, L_000002b4ddd60600;
L_000002b4ddd5f990 .concat [ 1 1 0 0], L_000002b4ddca7ff0, L_000002b4ddd5e770;
L_000002b4ddd5fc10 .functor MUXZ 2, L_000002b4ddd5f990, L_000002b4ddd5d2d0, L_000002b4ddd5f5d0, C4<>;
S_000002b4ddd3eb80 .scope module, "h" "LOD" 4 381, 4 348 0, S_000002b4ddd3e9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1a670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1a6a8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd32070_0 .net "in", 1 0, L_000002b4ddd5d190;  1 drivers
v000002b4ddd32110_0 .net "out", 0 0, L_000002b4ddca80d0;  alias, 1 drivers
v000002b4ddd33330_0 .net "vld", 0 0, L_000002b4ddd5f5d0;  alias, 1 drivers
L_000002b4ddd5f7b0 .part L_000002b4ddd5d190, 1, 1;
L_000002b4ddd5d0f0 .part L_000002b4ddd5d190, 0, 1;
S_000002b4ddd3f4e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3eb80;
 .timescale -9 -12;
L_000002b4ddca8060 .functor NOT 1, L_000002b4ddd5f7b0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca80d0 .functor AND 1, L_000002b4ddca8060, L_000002b4ddd5d0f0, C4<1>, C4<1>;
v000002b4ddd33830_0 .net *"_ivl_2", 0 0, L_000002b4ddd5f7b0;  1 drivers
v000002b4ddd347d0_0 .net *"_ivl_3", 0 0, L_000002b4ddca8060;  1 drivers
v000002b4ddd33970_0 .net *"_ivl_5", 0 0, L_000002b4ddd5d0f0;  1 drivers
L_000002b4ddd5f5d0 .reduce/or L_000002b4ddd5d190;
S_000002b4ddd3ed10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3eb80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3ed10
v000002b4ddd33290_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v000002b4ddd33290_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd33290_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.92 ;
    %load/vec4 v000002b4ddd33290_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.93, 5;
    %load/vec4 v000002b4ddd33290_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd33290_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.92;
T_46.93 ;
    %end;
S_000002b4ddd3e090 .scope module, "l" "LOD" 4 380, 4 348 0, S_000002b4ddd3e9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_000002b4ddd1aa70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_000002b4ddd1aaa8 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v000002b4ddd32a70_0 .net "in", 1 0, L_000002b4ddd5f3f0;  1 drivers
v000002b4ddd32b10_0 .net "out", 0 0, L_000002b4ddca7ff0;  alias, 1 drivers
v000002b4ddd33bf0_0 .net "vld", 0 0, L_000002b4ddd5e770;  alias, 1 drivers
L_000002b4ddd5f0d0 .part L_000002b4ddd5f3f0, 1, 1;
L_000002b4ddd5f170 .part L_000002b4ddd5f3f0, 0, 1;
S_000002b4ddd3eea0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_000002b4ddd3e090;
 .timescale -9 -12;
L_000002b4ddca8290 .functor NOT 1, L_000002b4ddd5f0d0, C4<0>, C4<0>, C4<0>;
L_000002b4ddca7ff0 .functor AND 1, L_000002b4ddca8290, L_000002b4ddd5f170, C4<1>, C4<1>;
v000002b4ddd336f0_0 .net *"_ivl_2", 0 0, L_000002b4ddd5f0d0;  1 drivers
v000002b4ddd33a10_0 .net *"_ivl_3", 0 0, L_000002b4ddca8290;  1 drivers
v000002b4ddd33ab0_0 .net *"_ivl_5", 0 0, L_000002b4ddd5f170;  1 drivers
L_000002b4ddd5e770 .reduce/or L_000002b4ddd5f3f0;
S_000002b4ddd3f990 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3e090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3f990
v000002b4ddd32250_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd32250_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd32250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.94 ;
    %load/vec4 v000002b4ddd32250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.95, 5;
    %load/vec4 v000002b4ddd32250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd32250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.94;
T_47.95 ;
    %end;
S_000002b4ddd3fb20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3f1c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3fb20
v000002b4ddd4e880_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd4e880_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd4e880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.96 ;
    %load/vec4 v000002b4ddd4e880_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.97, 5;
    %load/vec4 v000002b4ddd4e880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd4e880_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.96;
T_48.97 ;
    %end;
S_000002b4ddd3fcb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3cb70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3fcb0
v000002b4ddd4d2a0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v000002b4ddd4d2a0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd4d2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.98 ;
    %load/vec4 v000002b4ddd4d2a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.99, 5;
    %load/vec4 v000002b4ddd4d2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd4d2a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.98;
T_49.99 ;
    %end;
S_000002b4ddd3f030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_000002b4ddd3b7e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3f030
v000002b4ddd4d840_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v000002b4ddd4d840_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd4d840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.100 ;
    %load/vec4 v000002b4ddd4d840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.101, 5;
    %load/vec4 v000002b4ddd4d840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd4d840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.100;
T_50.101 ;
    %end;
S_000002b4ddd3f670 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_000002b4ddd3a390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_000002b4ddd3f670
v000002b4ddd4d8e0_0 .var "value", 31 0;
TD_posit_add_tb.uut_posit_add.uut_de2.xinst_k.log2 ;
    %load/vec4 v000002b4ddd4d8e0_0;
    %subi 1, 0, 32;
    %store/vec4 v000002b4ddd4d8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.102 ;
    %load/vec4 v000002b4ddd4d8e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.103, 5;
    %load/vec4 v000002b4ddd4d8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002b4ddd4d8e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.102;
T_51.103 ;
    %end;
S_000002b4ddd3fe40 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_000002b4ddc8a6a0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_000002b4ddd60c30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4eb00_0 .net/2u *"_ivl_0", 0 0, L_000002b4ddd60c30;  1 drivers
L_000002b4ddd60c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4f140_0 .net/2u *"_ivl_4", 0 0, L_000002b4ddd60c78;  1 drivers
v000002b4ddd4eec0_0 .net "a", 6 0, L_000002b4dddca030;  1 drivers
v000002b4ddd4ef60_0 .net "ain", 7 0, L_000002b4dddc9450;  1 drivers
v000002b4ddd4f280_0 .net "b", 6 0, L_000002b4dddc94f0;  1 drivers
v000002b4ddd4f460_0 .net "bin", 7 0, L_000002b4dddc91d0;  1 drivers
v000002b4ddd4fb40_0 .net "c", 7 0, L_000002b4dddc89b0;  alias, 1 drivers
L_000002b4dddc9450 .concat [ 7 1 0 0], L_000002b4dddca030, L_000002b4ddd60c30;
L_000002b4dddc91d0 .concat [ 7 1 0 0], L_000002b4dddc94f0, L_000002b4ddd60c78;
S_000002b4ddd3e220 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_000002b4ddd3fe40;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_000002b4ddc8b1e0 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v000002b4ddd4e920_0 .net "a", 7 0, L_000002b4dddc9450;  alias, 1 drivers
v000002b4ddd4ea60_0 .net "b", 7 0, L_000002b4dddc91d0;  alias, 1 drivers
v000002b4ddd4ee20_0 .net "c", 7 0, L_000002b4dddc89b0;  alias, 1 drivers
L_000002b4dddc89b0 .arith/sub 8, L_000002b4dddc9450, L_000002b4dddc91d0;
S_000002b4ddd51830 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_000002b4ddb461c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_000002b4ddd1b170 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_000002b4ddd1b1a8 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_000002b4dddb9a00 .functor NOT 7, L_000002b4dddcdc30, C4<0000000>, C4<0000000>, C4<0000000>;
L_000002b4dddb82d0 .functor NOT 1, L_000002b4dddce770, C4<0>, C4<0>, C4<0>;
L_000002b4dddb8f10 .functor OR 1, L_000002b4dddb82d0, L_000002b4dddcdaf0, C4<0>, C4<0>;
v000002b4ddd4fdc0_0 .net *"_ivl_10", 0 0, L_000002b4dddb82d0;  1 drivers
v000002b4ddd4fa00_0 .net *"_ivl_13", 1 0, L_000002b4dddcf350;  1 drivers
v000002b4ddd4fe60_0 .net *"_ivl_15", 0 0, L_000002b4dddcdaf0;  1 drivers
v000002b4ddd4faa0_0 .net *"_ivl_17", 0 0, L_000002b4dddb8f10;  1 drivers
v000002b4ddd4fbe0_0 .net *"_ivl_19", 3 0, L_000002b4dddce630;  1 drivers
L_000002b4ddd61410 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4fc80_0 .net/2u *"_ivl_20", 3 0, L_000002b4ddd61410;  1 drivers
v000002b4ddd4ffa0_0 .net *"_ivl_22", 3 0, L_000002b4dddce590;  1 drivers
v000002b4ddd4fd20_0 .net *"_ivl_25", 3 0, L_000002b4dddce810;  1 drivers
v000002b4ddd48fc0_0 .net *"_ivl_5", 0 0, L_000002b4dddce3b0;  1 drivers
v000002b4ddd48340_0 .net *"_ivl_9", 0 0, L_000002b4dddce770;  1 drivers
v000002b4ddd49100_0 .net "e_o", 1 0, L_000002b4dddcf530;  alias, 1 drivers
v000002b4ddd491a0_0 .net "exp_o", 6 0, L_000002b4dddcdc30;  1 drivers
v000002b4ddd48520_0 .net "exp_oN", 6 0, L_000002b4dddcd690;  1 drivers
v000002b4ddd485c0_0 .net "exp_oN_tmp", 6 0, L_000002b4dddcebd0;  1 drivers
v000002b4ddd48980_0 .net "r_o", 3 0, L_000002b4dddce130;  alias, 1 drivers
L_000002b4dddcf530 .part L_000002b4dddcdc30, 0, 2;
L_000002b4dddce3b0 .part L_000002b4dddcdc30, 6, 1;
L_000002b4dddcd690 .functor MUXZ 7, L_000002b4dddcdc30, L_000002b4dddcebd0, L_000002b4dddce3b0, C4<>;
L_000002b4dddce770 .part L_000002b4dddcdc30, 6, 1;
L_000002b4dddcf350 .part L_000002b4dddcd690, 0, 2;
L_000002b4dddcdaf0 .reduce/or L_000002b4dddcf350;
L_000002b4dddce630 .part L_000002b4dddcd690, 2, 4;
L_000002b4dddce590 .arith/sum 4, L_000002b4dddce630, L_000002b4ddd61410;
L_000002b4dddce810 .part L_000002b4dddcd690, 2, 4;
L_000002b4dddce130 .functor MUXZ 4, L_000002b4dddce810, L_000002b4dddce590, L_000002b4dddb8f10, C4<>;
S_000002b4ddd52fa0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_000002b4ddd51830;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_000002b4ddc8a620 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_000002b4ddd613c8 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000002b4ddd4f960_0 .net/2u *"_ivl_0", 6 0, L_000002b4ddd613c8;  1 drivers
v000002b4ddd4ff00_0 .net "a", 6 0, L_000002b4dddb9a00;  1 drivers
v000002b4ddd4f8c0_0 .net "c", 6 0, L_000002b4dddcebd0;  alias, 1 drivers
L_000002b4dddcebd0 .arith/sum 7, L_000002b4dddb9a00, L_000002b4ddd613c8;
    .scope S_000002b4ddcab4b0;
T_52 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %vpi_call/w 3 53 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 54 "$display", "Posit Addition Testbench (N=%0d, es=%0d)", P_000002b4ddb39b48, P_000002b4ddb39b80 {0 0 0};
    %vpi_call/w 3 55 "$display", "Time\011 Start\011 In1 (hex)\011 In2 (hex)\011 Out (hex)\011 Inf\011 Zero\011 Done" {0 0 0};
    %vpi_call/w 3 56 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 65 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 77 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 89 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 49152, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 101 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 113 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 8192, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 125 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v000002b4ddd5cc90_0, 0, 16;
    %pushi/vec4 28672, 0, 16;
    %store/vec4 v000002b4ddd5be30_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 1000, 0;
    %vpi_call/w 3 140 "$display", "%0t\011 %b\011 %h\011\011 %h\011\011 %h\011\011 %b\011 %b\011 %b", $time, v000002b4ddd5ac10_0, v000002b4ddd5cc90_0, v000002b4ddd5be30_0, v000002b4ddd5a990_0, v000002b4ddd5bd90_0, v000002b4ddd5ad50_0, v000002b4ddd5ab70_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b4ddd5ac10_0, 0, 1;
    %delay 10000, 0;
    %vpi_call/w 3 151 "$display", "--------------------------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 3 152 "$display", "Simulation Finished." {0 0 0};
    %vpi_call/w 3 153 "$finish" {0 0 0};
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_posit16_adder.v";
    "posit16_adder.v";
