/u/patilsid/ECE571-F24/UART/Design/UART_TX.sv {1 {vlog -work work -vopt -sv -stats=none /u/patilsid/ECE571-F24/UART/Design/UART_TX.sv
QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module uart_tx

Top level modules:
	uart_tx

} {} {}} /u/patilsid/ECE571-F24/UART/Design/UART.sv {1 {vlog -work work -vopt -sv -stats=none /u/patilsid/ECE571-F24/UART/Design/UART.sv
QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024

} {} {}} /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv {0 {vlog -work work -vopt -sv -stats=none /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv
QuestaSim-64 vlog 2024.2 Compiler 2024.05 May 20 2024
-- Compiling module uart_rx
** Error: /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv(5): (vlog-2730) Undefined variable: 'DATA_WIDTH'.
** Error (suppressible): /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv(6): (vlog-2388) 'rx_data_out' already declared in this scope (uart_rx) at /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv(5).
** Error: /u/patilsid/ECE571-F24/UART/Design/UART_RX.sv(5): (vlog-13294) Identifier must be declared with a port mode: rx_data_out.

} {4.0 5.0 6.0 7.0} {}}
