Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 25 18:59:28 2024
| Host         : 7R74KS3-A081 running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 121
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 16         |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 2          |
| TIMING-16 | Warning          | Large setup violation         | 96         |
| TIMING-18 | Warning          | Missing input or output delay | 6          |
| TIMING-20 | Warning          | Non-clocked latch             | 1          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin design_1_i/led_level_controller_0/U0/led_reg[9]/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/debouncer_0/U0/debounced_int_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/debouncer_0/U0/debounced_int_reg_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/debouncer_0/U0/debounced_int_reg_C/CLR
design_1_i/debouncer_0/U0/debounced_int_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.335 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.495 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.524 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.552 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.556 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.560 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.564 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.617 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.621 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.643 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.667 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.675 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.677 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.680 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.685 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.686 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[13]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.691 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[15]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[20]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.698 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[5]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.701 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[19]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.704 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.726 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.731 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[3]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.755 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.757 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.760 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.760 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[9]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.762 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[21]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.830 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.834 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.836 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[23]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.838 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[12]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.843 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[14]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[8]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.851 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[0]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.885 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[1]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.889 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[6]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.891 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[17]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.893 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[11]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[10]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[16]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.897 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[2]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[22]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[10]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[11]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[12]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[14]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.962 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[22]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.962 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[3]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.977 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[19]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.977 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[20]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.977 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[21]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.977 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[23]/R (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[2]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[4]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -2.008 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[6]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[10]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[11]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[16]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[17]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[19]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[21]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[7]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -2.009 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[9]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[0]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[12]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -2.047 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[13]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -2.064 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[0]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -2.064 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[16]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -2.064 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[17]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -2.064 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[8]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[13]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[15]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[1]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -2.068 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[6]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[22]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[2]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[3]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[5]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -2.103 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[5]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[14]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[15]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[18]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[1]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[20]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[23]/R (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -2.104 ns between design_1_i/volume_controller_0/U0/temp_tdata_slv_l_reg[0]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_l_reg[8]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[18]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[4]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[7]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -2.119 ns between design_1_i/volume_controller_0/U0/amplitude_mag_reg[5]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/volume_controller_0/U0/temp_tdata_mas_r_reg[9]/S (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_io0_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_io1_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_sck_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SPI_M_0_ss_io relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on effect relative to clock(s) sys_clock
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) sys_clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch design_1_i/debouncer_0/U0/debounced_int_reg_LDC cannot be properly analyzed as its control pin design_1_i/debouncer_0/U0/debounced_int_reg_LDC/G is not reached by a timing clock
Related violations: <none>


