<stg><name>conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u></name>


<trans_list>

<trans id="1113" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1213" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1214" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1215" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1216" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1217" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1218" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1219" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1220" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1221" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1222" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1223" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1224" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1225" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1226" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1227" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1228" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1229" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1230" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1231" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1232" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1233" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1234" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1235" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1236" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1237" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1238" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1239" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1240" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1241" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1242" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1243" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1244" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1245" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1246" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1247" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1248" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1249" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1250" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1251" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1252" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1253" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1254" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1255" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1256" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1257" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %weights_addr = getelementptr i32 %weights, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="weights_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %weights_addr_18401 = getelementptr i32 %weights, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="weights_addr_18401"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
entry:323 %weights_load = load i9 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
entry:324 %weights_load_18401 = load i9 %weights_addr_18401

]]></Node>
<StgValue><ssdm name="weights_load_18401"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32">
<![CDATA[
entry:642 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %weights_addr_18402 = getelementptr i32 %weights, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="weights_addr_18402"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %weights_addr_18403 = getelementptr i32 %weights, i64 0, i64 96

]]></Node>
<StgValue><ssdm name="weights_addr_18403"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="9">
<![CDATA[
entry:323 %weights_load = load i9 %weights_addr

]]></Node>
<StgValue><ssdm name="weights_load"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="9">
<![CDATA[
entry:324 %weights_load_18401 = load i9 %weights_addr_18401

]]></Node>
<StgValue><ssdm name="weights_load_18401"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
entry:325 %weights_load_18402 = load i9 %weights_addr_18402

]]></Node>
<StgValue><ssdm name="weights_load_18402"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
entry:326 %weights_load_18403 = load i9 %weights_addr_18403

]]></Node>
<StgValue><ssdm name="weights_load_18403"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %weights_addr_18404 = getelementptr i32 %weights, i64 0, i64 128

]]></Node>
<StgValue><ssdm name="weights_addr_18404"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %weights_addr_18405 = getelementptr i32 %weights, i64 0, i64 160

]]></Node>
<StgValue><ssdm name="weights_addr_18405"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="9">
<![CDATA[
entry:325 %weights_load_18402 = load i9 %weights_addr_18402

]]></Node>
<StgValue><ssdm name="weights_load_18402"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="9">
<![CDATA[
entry:326 %weights_load_18403 = load i9 %weights_addr_18403

]]></Node>
<StgValue><ssdm name="weights_load_18403"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
entry:327 %weights_load_18404 = load i9 %weights_addr_18404

]]></Node>
<StgValue><ssdm name="weights_load_18404"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="9">
<![CDATA[
entry:328 %weights_load_18405 = load i9 %weights_addr_18405

]]></Node>
<StgValue><ssdm name="weights_load_18405"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %weights_addr_18406 = getelementptr i32 %weights, i64 0, i64 192

]]></Node>
<StgValue><ssdm name="weights_addr_18406"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %weights_addr_18407 = getelementptr i32 %weights, i64 0, i64 224

]]></Node>
<StgValue><ssdm name="weights_addr_18407"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="9">
<![CDATA[
entry:327 %weights_load_18404 = load i9 %weights_addr_18404

]]></Node>
<StgValue><ssdm name="weights_load_18404"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="9">
<![CDATA[
entry:328 %weights_load_18405 = load i9 %weights_addr_18405

]]></Node>
<StgValue><ssdm name="weights_load_18405"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
entry:329 %weights_load_18406 = load i9 %weights_addr_18406

]]></Node>
<StgValue><ssdm name="weights_load_18406"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
entry:330 %weights_load_18407 = load i9 %weights_addr_18407

]]></Node>
<StgValue><ssdm name="weights_load_18407"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %weights_addr_18408 = getelementptr i32 %weights, i64 0, i64 256

]]></Node>
<StgValue><ssdm name="weights_addr_18408"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %weights_addr_18409 = getelementptr i32 %weights, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="weights_addr_18409"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="9">
<![CDATA[
entry:329 %weights_load_18406 = load i9 %weights_addr_18406

]]></Node>
<StgValue><ssdm name="weights_load_18406"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="9">
<![CDATA[
entry:330 %weights_load_18407 = load i9 %weights_addr_18407

]]></Node>
<StgValue><ssdm name="weights_load_18407"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="9">
<![CDATA[
entry:331 %weights_load_18408 = load i9 %weights_addr_18408

]]></Node>
<StgValue><ssdm name="weights_load_18408"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="9">
<![CDATA[
entry:333 %weights_load_18409 = load i9 %weights_addr_18409

]]></Node>
<StgValue><ssdm name="weights_load_18409"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %weights_addr_18410 = getelementptr i32 %weights, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="weights_addr_18410"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %weights_addr_18411 = getelementptr i32 %weights, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="weights_addr_18411"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="9">
<![CDATA[
entry:331 %weights_load_18408 = load i9 %weights_addr_18408

]]></Node>
<StgValue><ssdm name="weights_load_18408"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="9">
<![CDATA[
entry:333 %weights_load_18409 = load i9 %weights_addr_18409

]]></Node>
<StgValue><ssdm name="weights_load_18409"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
entry:334 %weights_load_18410 = load i9 %weights_addr_18410

]]></Node>
<StgValue><ssdm name="weights_load_18410"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
entry:335 %weights_load_18411 = load i9 %weights_addr_18411

]]></Node>
<StgValue><ssdm name="weights_load_18411"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %weights_addr_18412 = getelementptr i32 %weights, i64 0, i64 97

]]></Node>
<StgValue><ssdm name="weights_addr_18412"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %weights_addr_18413 = getelementptr i32 %weights, i64 0, i64 129

]]></Node>
<StgValue><ssdm name="weights_addr_18413"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="9">
<![CDATA[
entry:334 %weights_load_18410 = load i9 %weights_addr_18410

]]></Node>
<StgValue><ssdm name="weights_load_18410"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="9">
<![CDATA[
entry:335 %weights_load_18411 = load i9 %weights_addr_18411

]]></Node>
<StgValue><ssdm name="weights_load_18411"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
entry:336 %weights_load_18412 = load i9 %weights_addr_18412

]]></Node>
<StgValue><ssdm name="weights_load_18412"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="9">
<![CDATA[
entry:337 %weights_load_18413 = load i9 %weights_addr_18413

]]></Node>
<StgValue><ssdm name="weights_load_18413"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %weights_addr_18414 = getelementptr i32 %weights, i64 0, i64 161

]]></Node>
<StgValue><ssdm name="weights_addr_18414"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %weights_addr_18415 = getelementptr i32 %weights, i64 0, i64 193

]]></Node>
<StgValue><ssdm name="weights_addr_18415"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="9">
<![CDATA[
entry:336 %weights_load_18412 = load i9 %weights_addr_18412

]]></Node>
<StgValue><ssdm name="weights_load_18412"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="9">
<![CDATA[
entry:337 %weights_load_18413 = load i9 %weights_addr_18413

]]></Node>
<StgValue><ssdm name="weights_load_18413"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9">
<![CDATA[
entry:338 %weights_load_18414 = load i9 %weights_addr_18414

]]></Node>
<StgValue><ssdm name="weights_load_18414"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
entry:339 %weights_load_18415 = load i9 %weights_addr_18415

]]></Node>
<StgValue><ssdm name="weights_load_18415"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %weights_addr_18416 = getelementptr i32 %weights, i64 0, i64 225

]]></Node>
<StgValue><ssdm name="weights_addr_18416"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %weights_addr_18417 = getelementptr i32 %weights, i64 0, i64 257

]]></Node>
<StgValue><ssdm name="weights_addr_18417"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="9">
<![CDATA[
entry:338 %weights_load_18414 = load i9 %weights_addr_18414

]]></Node>
<StgValue><ssdm name="weights_load_18414"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="9">
<![CDATA[
entry:339 %weights_load_18415 = load i9 %weights_addr_18415

]]></Node>
<StgValue><ssdm name="weights_load_18415"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
entry:340 %weights_load_18416 = load i9 %weights_addr_18416

]]></Node>
<StgValue><ssdm name="weights_load_18416"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
entry:341 %weights_load_18417 = load i9 %weights_addr_18417

]]></Node>
<StgValue><ssdm name="weights_load_18417"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %weights_addr_18418 = getelementptr i32 %weights, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="weights_addr_18418"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %weights_addr_18419 = getelementptr i32 %weights, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="weights_addr_18419"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="9">
<![CDATA[
entry:340 %weights_load_18416 = load i9 %weights_addr_18416

]]></Node>
<StgValue><ssdm name="weights_load_18416"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="9">
<![CDATA[
entry:341 %weights_load_18417 = load i9 %weights_addr_18417

]]></Node>
<StgValue><ssdm name="weights_load_18417"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
entry:343 %weights_load_18418 = load i9 %weights_addr_18418

]]></Node>
<StgValue><ssdm name="weights_load_18418"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="9">
<![CDATA[
entry:344 %weights_load_18419 = load i9 %weights_addr_18419

]]></Node>
<StgValue><ssdm name="weights_load_18419"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %weights_addr_18420 = getelementptr i32 %weights, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="weights_addr_18420"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %weights_addr_18421 = getelementptr i32 %weights, i64 0, i64 98

]]></Node>
<StgValue><ssdm name="weights_addr_18421"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="9">
<![CDATA[
entry:343 %weights_load_18418 = load i9 %weights_addr_18418

]]></Node>
<StgValue><ssdm name="weights_load_18418"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="9">
<![CDATA[
entry:344 %weights_load_18419 = load i9 %weights_addr_18419

]]></Node>
<StgValue><ssdm name="weights_load_18419"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
entry:345 %weights_load_18420 = load i9 %weights_addr_18420

]]></Node>
<StgValue><ssdm name="weights_load_18420"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
entry:346 %weights_load_18421 = load i9 %weights_addr_18421

]]></Node>
<StgValue><ssdm name="weights_load_18421"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %weights_addr_18422 = getelementptr i32 %weights, i64 0, i64 130

]]></Node>
<StgValue><ssdm name="weights_addr_18422"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %weights_addr_18423 = getelementptr i32 %weights, i64 0, i64 162

]]></Node>
<StgValue><ssdm name="weights_addr_18423"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="9">
<![CDATA[
entry:345 %weights_load_18420 = load i9 %weights_addr_18420

]]></Node>
<StgValue><ssdm name="weights_load_18420"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="9">
<![CDATA[
entry:346 %weights_load_18421 = load i9 %weights_addr_18421

]]></Node>
<StgValue><ssdm name="weights_load_18421"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
entry:347 %weights_load_18422 = load i9 %weights_addr_18422

]]></Node>
<StgValue><ssdm name="weights_load_18422"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9">
<![CDATA[
entry:348 %weights_load_18423 = load i9 %weights_addr_18423

]]></Node>
<StgValue><ssdm name="weights_load_18423"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %weights_addr_18424 = getelementptr i32 %weights, i64 0, i64 194

]]></Node>
<StgValue><ssdm name="weights_addr_18424"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %weights_addr_18425 = getelementptr i32 %weights, i64 0, i64 226

]]></Node>
<StgValue><ssdm name="weights_addr_18425"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="9">
<![CDATA[
entry:347 %weights_load_18422 = load i9 %weights_addr_18422

]]></Node>
<StgValue><ssdm name="weights_load_18422"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="9">
<![CDATA[
entry:348 %weights_load_18423 = load i9 %weights_addr_18423

]]></Node>
<StgValue><ssdm name="weights_load_18423"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
entry:349 %weights_load_18424 = load i9 %weights_addr_18424

]]></Node>
<StgValue><ssdm name="weights_load_18424"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
entry:350 %weights_load_18425 = load i9 %weights_addr_18425

]]></Node>
<StgValue><ssdm name="weights_load_18425"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %weights_addr_18426 = getelementptr i32 %weights, i64 0, i64 258

]]></Node>
<StgValue><ssdm name="weights_addr_18426"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %weights_addr_18427 = getelementptr i32 %weights, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="weights_addr_18427"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="9">
<![CDATA[
entry:349 %weights_load_18424 = load i9 %weights_addr_18424

]]></Node>
<StgValue><ssdm name="weights_load_18424"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="9">
<![CDATA[
entry:350 %weights_load_18425 = load i9 %weights_addr_18425

]]></Node>
<StgValue><ssdm name="weights_load_18425"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
entry:351 %weights_load_18426 = load i9 %weights_addr_18426

]]></Node>
<StgValue><ssdm name="weights_load_18426"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
entry:353 %weights_load_18427 = load i9 %weights_addr_18427

]]></Node>
<StgValue><ssdm name="weights_load_18427"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %weights_addr_18428 = getelementptr i32 %weights, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="weights_addr_18428"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %weights_addr_18429 = getelementptr i32 %weights, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="weights_addr_18429"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="9">
<![CDATA[
entry:351 %weights_load_18426 = load i9 %weights_addr_18426

]]></Node>
<StgValue><ssdm name="weights_load_18426"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="9">
<![CDATA[
entry:353 %weights_load_18427 = load i9 %weights_addr_18427

]]></Node>
<StgValue><ssdm name="weights_load_18427"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9">
<![CDATA[
entry:354 %weights_load_18428 = load i9 %weights_addr_18428

]]></Node>
<StgValue><ssdm name="weights_load_18428"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
entry:355 %weights_load_18429 = load i9 %weights_addr_18429

]]></Node>
<StgValue><ssdm name="weights_load_18429"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %weights_addr_18430 = getelementptr i32 %weights, i64 0, i64 99

]]></Node>
<StgValue><ssdm name="weights_addr_18430"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %weights_addr_18431 = getelementptr i32 %weights, i64 0, i64 131

]]></Node>
<StgValue><ssdm name="weights_addr_18431"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="9">
<![CDATA[
entry:354 %weights_load_18428 = load i9 %weights_addr_18428

]]></Node>
<StgValue><ssdm name="weights_load_18428"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="9">
<![CDATA[
entry:355 %weights_load_18429 = load i9 %weights_addr_18429

]]></Node>
<StgValue><ssdm name="weights_load_18429"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
entry:356 %weights_load_18430 = load i9 %weights_addr_18430

]]></Node>
<StgValue><ssdm name="weights_load_18430"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
entry:357 %weights_load_18431 = load i9 %weights_addr_18431

]]></Node>
<StgValue><ssdm name="weights_load_18431"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %weights_addr_18432 = getelementptr i32 %weights, i64 0, i64 163

]]></Node>
<StgValue><ssdm name="weights_addr_18432"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %weights_addr_18433 = getelementptr i32 %weights, i64 0, i64 195

]]></Node>
<StgValue><ssdm name="weights_addr_18433"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="9">
<![CDATA[
entry:356 %weights_load_18430 = load i9 %weights_addr_18430

]]></Node>
<StgValue><ssdm name="weights_load_18430"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="9">
<![CDATA[
entry:357 %weights_load_18431 = load i9 %weights_addr_18431

]]></Node>
<StgValue><ssdm name="weights_load_18431"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
entry:358 %weights_load_18432 = load i9 %weights_addr_18432

]]></Node>
<StgValue><ssdm name="weights_load_18432"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
entry:359 %weights_load_18433 = load i9 %weights_addr_18433

]]></Node>
<StgValue><ssdm name="weights_load_18433"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %weights_addr_18434 = getelementptr i32 %weights, i64 0, i64 227

]]></Node>
<StgValue><ssdm name="weights_addr_18434"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %weights_addr_18435 = getelementptr i32 %weights, i64 0, i64 259

]]></Node>
<StgValue><ssdm name="weights_addr_18435"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="9">
<![CDATA[
entry:358 %weights_load_18432 = load i9 %weights_addr_18432

]]></Node>
<StgValue><ssdm name="weights_load_18432"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="9">
<![CDATA[
entry:359 %weights_load_18433 = load i9 %weights_addr_18433

]]></Node>
<StgValue><ssdm name="weights_load_18433"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="9">
<![CDATA[
entry:360 %weights_load_18434 = load i9 %weights_addr_18434

]]></Node>
<StgValue><ssdm name="weights_load_18434"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
entry:361 %weights_load_18435 = load i9 %weights_addr_18435

]]></Node>
<StgValue><ssdm name="weights_load_18435"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %weights_addr_18436 = getelementptr i32 %weights, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="weights_addr_18436"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %weights_addr_18437 = getelementptr i32 %weights, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="weights_addr_18437"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="9">
<![CDATA[
entry:360 %weights_load_18434 = load i9 %weights_addr_18434

]]></Node>
<StgValue><ssdm name="weights_load_18434"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="9">
<![CDATA[
entry:361 %weights_load_18435 = load i9 %weights_addr_18435

]]></Node>
<StgValue><ssdm name="weights_load_18435"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="9">
<![CDATA[
entry:363 %weights_load_18436 = load i9 %weights_addr_18436

]]></Node>
<StgValue><ssdm name="weights_load_18436"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
entry:364 %weights_load_18437 = load i9 %weights_addr_18437

]]></Node>
<StgValue><ssdm name="weights_load_18437"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %weights_addr_18438 = getelementptr i32 %weights, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="weights_addr_18438"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %weights_addr_18439 = getelementptr i32 %weights, i64 0, i64 100

]]></Node>
<StgValue><ssdm name="weights_addr_18439"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="9">
<![CDATA[
entry:363 %weights_load_18436 = load i9 %weights_addr_18436

]]></Node>
<StgValue><ssdm name="weights_load_18436"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="9">
<![CDATA[
entry:364 %weights_load_18437 = load i9 %weights_addr_18437

]]></Node>
<StgValue><ssdm name="weights_load_18437"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
entry:365 %weights_load_18438 = load i9 %weights_addr_18438

]]></Node>
<StgValue><ssdm name="weights_load_18438"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="9">
<![CDATA[
entry:366 %weights_load_18439 = load i9 %weights_addr_18439

]]></Node>
<StgValue><ssdm name="weights_load_18439"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="266" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %weights_addr_18440 = getelementptr i32 %weights, i64 0, i64 132

]]></Node>
<StgValue><ssdm name="weights_addr_18440"/></StgValue>
</operation>

<operation id="267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %weights_addr_18441 = getelementptr i32 %weights, i64 0, i64 164

]]></Node>
<StgValue><ssdm name="weights_addr_18441"/></StgValue>
</operation>

<operation id="268" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="9">
<![CDATA[
entry:365 %weights_load_18438 = load i9 %weights_addr_18438

]]></Node>
<StgValue><ssdm name="weights_load_18438"/></StgValue>
</operation>

<operation id="269" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="9">
<![CDATA[
entry:366 %weights_load_18439 = load i9 %weights_addr_18439

]]></Node>
<StgValue><ssdm name="weights_load_18439"/></StgValue>
</operation>

<operation id="270" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="9">
<![CDATA[
entry:367 %weights_load_18440 = load i9 %weights_addr_18440

]]></Node>
<StgValue><ssdm name="weights_load_18440"/></StgValue>
</operation>

<operation id="271" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
entry:368 %weights_load_18441 = load i9 %weights_addr_18441

]]></Node>
<StgValue><ssdm name="weights_load_18441"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="272" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %weights_addr_18442 = getelementptr i32 %weights, i64 0, i64 196

]]></Node>
<StgValue><ssdm name="weights_addr_18442"/></StgValue>
</operation>

<operation id="273" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %weights_addr_18443 = getelementptr i32 %weights, i64 0, i64 228

]]></Node>
<StgValue><ssdm name="weights_addr_18443"/></StgValue>
</operation>

<operation id="274" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="9">
<![CDATA[
entry:367 %weights_load_18440 = load i9 %weights_addr_18440

]]></Node>
<StgValue><ssdm name="weights_load_18440"/></StgValue>
</operation>

<operation id="275" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="9">
<![CDATA[
entry:368 %weights_load_18441 = load i9 %weights_addr_18441

]]></Node>
<StgValue><ssdm name="weights_load_18441"/></StgValue>
</operation>

<operation id="276" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="9">
<![CDATA[
entry:369 %weights_load_18442 = load i9 %weights_addr_18442

]]></Node>
<StgValue><ssdm name="weights_load_18442"/></StgValue>
</operation>

<operation id="277" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
entry:370 %weights_load_18443 = load i9 %weights_addr_18443

]]></Node>
<StgValue><ssdm name="weights_load_18443"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="278" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %weights_addr_18444 = getelementptr i32 %weights, i64 0, i64 260

]]></Node>
<StgValue><ssdm name="weights_addr_18444"/></StgValue>
</operation>

<operation id="279" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %weights_addr_18445 = getelementptr i32 %weights, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="weights_addr_18445"/></StgValue>
</operation>

<operation id="280" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="9">
<![CDATA[
entry:369 %weights_load_18442 = load i9 %weights_addr_18442

]]></Node>
<StgValue><ssdm name="weights_load_18442"/></StgValue>
</operation>

<operation id="281" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="9">
<![CDATA[
entry:370 %weights_load_18443 = load i9 %weights_addr_18443

]]></Node>
<StgValue><ssdm name="weights_load_18443"/></StgValue>
</operation>

<operation id="282" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
entry:371 %weights_load_18444 = load i9 %weights_addr_18444

]]></Node>
<StgValue><ssdm name="weights_load_18444"/></StgValue>
</operation>

<operation id="283" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
entry:373 %weights_load_18445 = load i9 %weights_addr_18445

]]></Node>
<StgValue><ssdm name="weights_load_18445"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="284" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %weights_addr_18446 = getelementptr i32 %weights, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="weights_addr_18446"/></StgValue>
</operation>

<operation id="285" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %weights_addr_18447 = getelementptr i32 %weights, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="weights_addr_18447"/></StgValue>
</operation>

<operation id="286" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="9">
<![CDATA[
entry:371 %weights_load_18444 = load i9 %weights_addr_18444

]]></Node>
<StgValue><ssdm name="weights_load_18444"/></StgValue>
</operation>

<operation id="287" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="9">
<![CDATA[
entry:373 %weights_load_18445 = load i9 %weights_addr_18445

]]></Node>
<StgValue><ssdm name="weights_load_18445"/></StgValue>
</operation>

<operation id="288" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="9">
<![CDATA[
entry:374 %weights_load_18446 = load i9 %weights_addr_18446

]]></Node>
<StgValue><ssdm name="weights_load_18446"/></StgValue>
</operation>

<operation id="289" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="9">
<![CDATA[
entry:375 %weights_load_18447 = load i9 %weights_addr_18447

]]></Node>
<StgValue><ssdm name="weights_load_18447"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="290" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %weights_addr_18448 = getelementptr i32 %weights, i64 0, i64 101

]]></Node>
<StgValue><ssdm name="weights_addr_18448"/></StgValue>
</operation>

<operation id="291" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %weights_addr_18449 = getelementptr i32 %weights, i64 0, i64 133

]]></Node>
<StgValue><ssdm name="weights_addr_18449"/></StgValue>
</operation>

<operation id="292" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="9">
<![CDATA[
entry:374 %weights_load_18446 = load i9 %weights_addr_18446

]]></Node>
<StgValue><ssdm name="weights_load_18446"/></StgValue>
</operation>

<operation id="293" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="9">
<![CDATA[
entry:375 %weights_load_18447 = load i9 %weights_addr_18447

]]></Node>
<StgValue><ssdm name="weights_load_18447"/></StgValue>
</operation>

<operation id="294" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="9">
<![CDATA[
entry:376 %weights_load_18448 = load i9 %weights_addr_18448

]]></Node>
<StgValue><ssdm name="weights_load_18448"/></StgValue>
</operation>

<operation id="295" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
entry:377 %weights_load_18449 = load i9 %weights_addr_18449

]]></Node>
<StgValue><ssdm name="weights_load_18449"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="296" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %weights_addr_18450 = getelementptr i32 %weights, i64 0, i64 165

]]></Node>
<StgValue><ssdm name="weights_addr_18450"/></StgValue>
</operation>

<operation id="297" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %weights_addr_18451 = getelementptr i32 %weights, i64 0, i64 197

]]></Node>
<StgValue><ssdm name="weights_addr_18451"/></StgValue>
</operation>

<operation id="298" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="9">
<![CDATA[
entry:376 %weights_load_18448 = load i9 %weights_addr_18448

]]></Node>
<StgValue><ssdm name="weights_load_18448"/></StgValue>
</operation>

<operation id="299" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="9">
<![CDATA[
entry:377 %weights_load_18449 = load i9 %weights_addr_18449

]]></Node>
<StgValue><ssdm name="weights_load_18449"/></StgValue>
</operation>

<operation id="300" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="9">
<![CDATA[
entry:378 %weights_load_18450 = load i9 %weights_addr_18450

]]></Node>
<StgValue><ssdm name="weights_load_18450"/></StgValue>
</operation>

<operation id="301" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
entry:379 %weights_load_18451 = load i9 %weights_addr_18451

]]></Node>
<StgValue><ssdm name="weights_load_18451"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="302" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %weights_addr_18452 = getelementptr i32 %weights, i64 0, i64 229

]]></Node>
<StgValue><ssdm name="weights_addr_18452"/></StgValue>
</operation>

<operation id="303" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %weights_addr_18453 = getelementptr i32 %weights, i64 0, i64 261

]]></Node>
<StgValue><ssdm name="weights_addr_18453"/></StgValue>
</operation>

<operation id="304" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="9">
<![CDATA[
entry:378 %weights_load_18450 = load i9 %weights_addr_18450

]]></Node>
<StgValue><ssdm name="weights_load_18450"/></StgValue>
</operation>

<operation id="305" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="9">
<![CDATA[
entry:379 %weights_load_18451 = load i9 %weights_addr_18451

]]></Node>
<StgValue><ssdm name="weights_load_18451"/></StgValue>
</operation>

<operation id="306" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
entry:380 %weights_load_18452 = load i9 %weights_addr_18452

]]></Node>
<StgValue><ssdm name="weights_load_18452"/></StgValue>
</operation>

<operation id="307" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="9">
<![CDATA[
entry:381 %weights_load_18453 = load i9 %weights_addr_18453

]]></Node>
<StgValue><ssdm name="weights_load_18453"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="308" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %weights_addr_18454 = getelementptr i32 %weights, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="weights_addr_18454"/></StgValue>
</operation>

<operation id="309" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %weights_addr_18455 = getelementptr i32 %weights, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="weights_addr_18455"/></StgValue>
</operation>

<operation id="310" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="9">
<![CDATA[
entry:380 %weights_load_18452 = load i9 %weights_addr_18452

]]></Node>
<StgValue><ssdm name="weights_load_18452"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="9">
<![CDATA[
entry:381 %weights_load_18453 = load i9 %weights_addr_18453

]]></Node>
<StgValue><ssdm name="weights_load_18453"/></StgValue>
</operation>

<operation id="312" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="9">
<![CDATA[
entry:383 %weights_load_18454 = load i9 %weights_addr_18454

]]></Node>
<StgValue><ssdm name="weights_load_18454"/></StgValue>
</operation>

<operation id="313" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="9">
<![CDATA[
entry:384 %weights_load_18455 = load i9 %weights_addr_18455

]]></Node>
<StgValue><ssdm name="weights_load_18455"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="314" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %weights_addr_18456 = getelementptr i32 %weights, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="weights_addr_18456"/></StgValue>
</operation>

<operation id="315" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %weights_addr_18457 = getelementptr i32 %weights, i64 0, i64 102

]]></Node>
<StgValue><ssdm name="weights_addr_18457"/></StgValue>
</operation>

<operation id="316" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="9">
<![CDATA[
entry:383 %weights_load_18454 = load i9 %weights_addr_18454

]]></Node>
<StgValue><ssdm name="weights_load_18454"/></StgValue>
</operation>

<operation id="317" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="9">
<![CDATA[
entry:384 %weights_load_18455 = load i9 %weights_addr_18455

]]></Node>
<StgValue><ssdm name="weights_load_18455"/></StgValue>
</operation>

<operation id="318" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
entry:385 %weights_load_18456 = load i9 %weights_addr_18456

]]></Node>
<StgValue><ssdm name="weights_load_18456"/></StgValue>
</operation>

<operation id="319" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="9">
<![CDATA[
entry:386 %weights_load_18457 = load i9 %weights_addr_18457

]]></Node>
<StgValue><ssdm name="weights_load_18457"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="320" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %weights_addr_18458 = getelementptr i32 %weights, i64 0, i64 134

]]></Node>
<StgValue><ssdm name="weights_addr_18458"/></StgValue>
</operation>

<operation id="321" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %weights_addr_18459 = getelementptr i32 %weights, i64 0, i64 166

]]></Node>
<StgValue><ssdm name="weights_addr_18459"/></StgValue>
</operation>

<operation id="322" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="9">
<![CDATA[
entry:385 %weights_load_18456 = load i9 %weights_addr_18456

]]></Node>
<StgValue><ssdm name="weights_load_18456"/></StgValue>
</operation>

<operation id="323" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="9">
<![CDATA[
entry:386 %weights_load_18457 = load i9 %weights_addr_18457

]]></Node>
<StgValue><ssdm name="weights_load_18457"/></StgValue>
</operation>

<operation id="324" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="9">
<![CDATA[
entry:387 %weights_load_18458 = load i9 %weights_addr_18458

]]></Node>
<StgValue><ssdm name="weights_load_18458"/></StgValue>
</operation>

<operation id="325" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
entry:388 %weights_load_18459 = load i9 %weights_addr_18459

]]></Node>
<StgValue><ssdm name="weights_load_18459"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="326" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %weights_addr_18460 = getelementptr i32 %weights, i64 0, i64 198

]]></Node>
<StgValue><ssdm name="weights_addr_18460"/></StgValue>
</operation>

<operation id="327" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %weights_addr_18461 = getelementptr i32 %weights, i64 0, i64 230

]]></Node>
<StgValue><ssdm name="weights_addr_18461"/></StgValue>
</operation>

<operation id="328" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="9">
<![CDATA[
entry:387 %weights_load_18458 = load i9 %weights_addr_18458

]]></Node>
<StgValue><ssdm name="weights_load_18458"/></StgValue>
</operation>

<operation id="329" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="9">
<![CDATA[
entry:388 %weights_load_18459 = load i9 %weights_addr_18459

]]></Node>
<StgValue><ssdm name="weights_load_18459"/></StgValue>
</operation>

<operation id="330" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
entry:389 %weights_load_18460 = load i9 %weights_addr_18460

]]></Node>
<StgValue><ssdm name="weights_load_18460"/></StgValue>
</operation>

<operation id="331" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="9">
<![CDATA[
entry:390 %weights_load_18461 = load i9 %weights_addr_18461

]]></Node>
<StgValue><ssdm name="weights_load_18461"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="332" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %weights_addr_18462 = getelementptr i32 %weights, i64 0, i64 262

]]></Node>
<StgValue><ssdm name="weights_addr_18462"/></StgValue>
</operation>

<operation id="333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %weights_addr_18463 = getelementptr i32 %weights, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="weights_addr_18463"/></StgValue>
</operation>

<operation id="334" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="9">
<![CDATA[
entry:389 %weights_load_18460 = load i9 %weights_addr_18460

]]></Node>
<StgValue><ssdm name="weights_load_18460"/></StgValue>
</operation>

<operation id="335" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="9">
<![CDATA[
entry:390 %weights_load_18461 = load i9 %weights_addr_18461

]]></Node>
<StgValue><ssdm name="weights_load_18461"/></StgValue>
</operation>

<operation id="336" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
entry:391 %weights_load_18462 = load i9 %weights_addr_18462

]]></Node>
<StgValue><ssdm name="weights_load_18462"/></StgValue>
</operation>

<operation id="337" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="9">
<![CDATA[
entry:393 %weights_load_18463 = load i9 %weights_addr_18463

]]></Node>
<StgValue><ssdm name="weights_load_18463"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="338" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %weights_addr_18464 = getelementptr i32 %weights, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="weights_addr_18464"/></StgValue>
</operation>

<operation id="339" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %weights_addr_18465 = getelementptr i32 %weights, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="weights_addr_18465"/></StgValue>
</operation>

<operation id="340" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="9">
<![CDATA[
entry:391 %weights_load_18462 = load i9 %weights_addr_18462

]]></Node>
<StgValue><ssdm name="weights_load_18462"/></StgValue>
</operation>

<operation id="341" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="9">
<![CDATA[
entry:393 %weights_load_18463 = load i9 %weights_addr_18463

]]></Node>
<StgValue><ssdm name="weights_load_18463"/></StgValue>
</operation>

<operation id="342" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="9">
<![CDATA[
entry:394 %weights_load_18464 = load i9 %weights_addr_18464

]]></Node>
<StgValue><ssdm name="weights_load_18464"/></StgValue>
</operation>

<operation id="343" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
entry:395 %weights_load_18465 = load i9 %weights_addr_18465

]]></Node>
<StgValue><ssdm name="weights_load_18465"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="344" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %weights_addr_18466 = getelementptr i32 %weights, i64 0, i64 103

]]></Node>
<StgValue><ssdm name="weights_addr_18466"/></StgValue>
</operation>

<operation id="345" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %weights_addr_18467 = getelementptr i32 %weights, i64 0, i64 135

]]></Node>
<StgValue><ssdm name="weights_addr_18467"/></StgValue>
</operation>

<operation id="346" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="9">
<![CDATA[
entry:394 %weights_load_18464 = load i9 %weights_addr_18464

]]></Node>
<StgValue><ssdm name="weights_load_18464"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="9">
<![CDATA[
entry:395 %weights_load_18465 = load i9 %weights_addr_18465

]]></Node>
<StgValue><ssdm name="weights_load_18465"/></StgValue>
</operation>

<operation id="348" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="9">
<![CDATA[
entry:396 %weights_load_18466 = load i9 %weights_addr_18466

]]></Node>
<StgValue><ssdm name="weights_load_18466"/></StgValue>
</operation>

<operation id="349" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
entry:397 %weights_load_18467 = load i9 %weights_addr_18467

]]></Node>
<StgValue><ssdm name="weights_load_18467"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="350" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %weights_addr_18468 = getelementptr i32 %weights, i64 0, i64 167

]]></Node>
<StgValue><ssdm name="weights_addr_18468"/></StgValue>
</operation>

<operation id="351" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %weights_addr_18469 = getelementptr i32 %weights, i64 0, i64 199

]]></Node>
<StgValue><ssdm name="weights_addr_18469"/></StgValue>
</operation>

<operation id="352" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="9">
<![CDATA[
entry:396 %weights_load_18466 = load i9 %weights_addr_18466

]]></Node>
<StgValue><ssdm name="weights_load_18466"/></StgValue>
</operation>

<operation id="353" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="9">
<![CDATA[
entry:397 %weights_load_18467 = load i9 %weights_addr_18467

]]></Node>
<StgValue><ssdm name="weights_load_18467"/></StgValue>
</operation>

<operation id="354" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="9">
<![CDATA[
entry:398 %weights_load_18468 = load i9 %weights_addr_18468

]]></Node>
<StgValue><ssdm name="weights_load_18468"/></StgValue>
</operation>

<operation id="355" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="9">
<![CDATA[
entry:399 %weights_load_18469 = load i9 %weights_addr_18469

]]></Node>
<StgValue><ssdm name="weights_load_18469"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="356" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %weights_addr_18470 = getelementptr i32 %weights, i64 0, i64 231

]]></Node>
<StgValue><ssdm name="weights_addr_18470"/></StgValue>
</operation>

<operation id="357" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %weights_addr_18471 = getelementptr i32 %weights, i64 0, i64 263

]]></Node>
<StgValue><ssdm name="weights_addr_18471"/></StgValue>
</operation>

<operation id="358" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="9">
<![CDATA[
entry:398 %weights_load_18468 = load i9 %weights_addr_18468

]]></Node>
<StgValue><ssdm name="weights_load_18468"/></StgValue>
</operation>

<operation id="359" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="9">
<![CDATA[
entry:399 %weights_load_18469 = load i9 %weights_addr_18469

]]></Node>
<StgValue><ssdm name="weights_load_18469"/></StgValue>
</operation>

<operation id="360" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="9">
<![CDATA[
entry:400 %weights_load_18470 = load i9 %weights_addr_18470

]]></Node>
<StgValue><ssdm name="weights_load_18470"/></StgValue>
</operation>

<operation id="361" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
entry:401 %weights_load_18471 = load i9 %weights_addr_18471

]]></Node>
<StgValue><ssdm name="weights_load_18471"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="362" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %weights_addr_18472 = getelementptr i32 %weights, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="weights_addr_18472"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %weights_addr_18473 = getelementptr i32 %weights, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="weights_addr_18473"/></StgValue>
</operation>

<operation id="364" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="9">
<![CDATA[
entry:400 %weights_load_18470 = load i9 %weights_addr_18470

]]></Node>
<StgValue><ssdm name="weights_load_18470"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="9">
<![CDATA[
entry:401 %weights_load_18471 = load i9 %weights_addr_18471

]]></Node>
<StgValue><ssdm name="weights_load_18471"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
entry:403 %weights_load_18472 = load i9 %weights_addr_18472

]]></Node>
<StgValue><ssdm name="weights_load_18472"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="9">
<![CDATA[
entry:404 %weights_load_18473 = load i9 %weights_addr_18473

]]></Node>
<StgValue><ssdm name="weights_load_18473"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %weights_addr_18474 = getelementptr i32 %weights, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="weights_addr_18474"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %weights_addr_18475 = getelementptr i32 %weights, i64 0, i64 104

]]></Node>
<StgValue><ssdm name="weights_addr_18475"/></StgValue>
</operation>

<operation id="370" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="9">
<![CDATA[
entry:403 %weights_load_18472 = load i9 %weights_addr_18472

]]></Node>
<StgValue><ssdm name="weights_load_18472"/></StgValue>
</operation>

<operation id="371" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="9">
<![CDATA[
entry:404 %weights_load_18473 = load i9 %weights_addr_18473

]]></Node>
<StgValue><ssdm name="weights_load_18473"/></StgValue>
</operation>

<operation id="372" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="9">
<![CDATA[
entry:405 %weights_load_18474 = load i9 %weights_addr_18474

]]></Node>
<StgValue><ssdm name="weights_load_18474"/></StgValue>
</operation>

<operation id="373" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
entry:406 %weights_load_18475 = load i9 %weights_addr_18475

]]></Node>
<StgValue><ssdm name="weights_load_18475"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="374" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %weights_addr_18476 = getelementptr i32 %weights, i64 0, i64 136

]]></Node>
<StgValue><ssdm name="weights_addr_18476"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %weights_addr_18477 = getelementptr i32 %weights, i64 0, i64 168

]]></Node>
<StgValue><ssdm name="weights_addr_18477"/></StgValue>
</operation>

<operation id="376" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="9">
<![CDATA[
entry:405 %weights_load_18474 = load i9 %weights_addr_18474

]]></Node>
<StgValue><ssdm name="weights_load_18474"/></StgValue>
</operation>

<operation id="377" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="9">
<![CDATA[
entry:406 %weights_load_18475 = load i9 %weights_addr_18475

]]></Node>
<StgValue><ssdm name="weights_load_18475"/></StgValue>
</operation>

<operation id="378" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
entry:407 %weights_load_18476 = load i9 %weights_addr_18476

]]></Node>
<StgValue><ssdm name="weights_load_18476"/></StgValue>
</operation>

<operation id="379" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="9">
<![CDATA[
entry:408 %weights_load_18477 = load i9 %weights_addr_18477

]]></Node>
<StgValue><ssdm name="weights_load_18477"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="380" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %weights_addr_18478 = getelementptr i32 %weights, i64 0, i64 200

]]></Node>
<StgValue><ssdm name="weights_addr_18478"/></StgValue>
</operation>

<operation id="381" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %weights_addr_18479 = getelementptr i32 %weights, i64 0, i64 232

]]></Node>
<StgValue><ssdm name="weights_addr_18479"/></StgValue>
</operation>

<operation id="382" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="9">
<![CDATA[
entry:407 %weights_load_18476 = load i9 %weights_addr_18476

]]></Node>
<StgValue><ssdm name="weights_load_18476"/></StgValue>
</operation>

<operation id="383" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="9">
<![CDATA[
entry:408 %weights_load_18477 = load i9 %weights_addr_18477

]]></Node>
<StgValue><ssdm name="weights_load_18477"/></StgValue>
</operation>

<operation id="384" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="9">
<![CDATA[
entry:409 %weights_load_18478 = load i9 %weights_addr_18478

]]></Node>
<StgValue><ssdm name="weights_load_18478"/></StgValue>
</operation>

<operation id="385" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
entry:410 %weights_load_18479 = load i9 %weights_addr_18479

]]></Node>
<StgValue><ssdm name="weights_load_18479"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="386" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %weights_addr_18480 = getelementptr i32 %weights, i64 0, i64 264

]]></Node>
<StgValue><ssdm name="weights_addr_18480"/></StgValue>
</operation>

<operation id="387" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %weights_addr_18481 = getelementptr i32 %weights, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="weights_addr_18481"/></StgValue>
</operation>

<operation id="388" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="9">
<![CDATA[
entry:409 %weights_load_18478 = load i9 %weights_addr_18478

]]></Node>
<StgValue><ssdm name="weights_load_18478"/></StgValue>
</operation>

<operation id="389" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="9">
<![CDATA[
entry:410 %weights_load_18479 = load i9 %weights_addr_18479

]]></Node>
<StgValue><ssdm name="weights_load_18479"/></StgValue>
</operation>

<operation id="390" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="9">
<![CDATA[
entry:411 %weights_load_18480 = load i9 %weights_addr_18480

]]></Node>
<StgValue><ssdm name="weights_load_18480"/></StgValue>
</operation>

<operation id="391" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
entry:413 %weights_load_18481 = load i9 %weights_addr_18481

]]></Node>
<StgValue><ssdm name="weights_load_18481"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="392" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %weights_addr_18482 = getelementptr i32 %weights, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="weights_addr_18482"/></StgValue>
</operation>

<operation id="393" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %weights_addr_18483 = getelementptr i32 %weights, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="weights_addr_18483"/></StgValue>
</operation>

<operation id="394" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="9">
<![CDATA[
entry:411 %weights_load_18480 = load i9 %weights_addr_18480

]]></Node>
<StgValue><ssdm name="weights_load_18480"/></StgValue>
</operation>

<operation id="395" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="9">
<![CDATA[
entry:413 %weights_load_18481 = load i9 %weights_addr_18481

]]></Node>
<StgValue><ssdm name="weights_load_18481"/></StgValue>
</operation>

<operation id="396" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="9">
<![CDATA[
entry:414 %weights_load_18482 = load i9 %weights_addr_18482

]]></Node>
<StgValue><ssdm name="weights_load_18482"/></StgValue>
</operation>

<operation id="397" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
entry:415 %weights_load_18483 = load i9 %weights_addr_18483

]]></Node>
<StgValue><ssdm name="weights_load_18483"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="398" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %weights_addr_18484 = getelementptr i32 %weights, i64 0, i64 105

]]></Node>
<StgValue><ssdm name="weights_addr_18484"/></StgValue>
</operation>

<operation id="399" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %weights_addr_18485 = getelementptr i32 %weights, i64 0, i64 137

]]></Node>
<StgValue><ssdm name="weights_addr_18485"/></StgValue>
</operation>

<operation id="400" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="9">
<![CDATA[
entry:414 %weights_load_18482 = load i9 %weights_addr_18482

]]></Node>
<StgValue><ssdm name="weights_load_18482"/></StgValue>
</operation>

<operation id="401" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="9">
<![CDATA[
entry:415 %weights_load_18483 = load i9 %weights_addr_18483

]]></Node>
<StgValue><ssdm name="weights_load_18483"/></StgValue>
</operation>

<operation id="402" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
entry:416 %weights_load_18484 = load i9 %weights_addr_18484

]]></Node>
<StgValue><ssdm name="weights_load_18484"/></StgValue>
</operation>

<operation id="403" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
entry:417 %weights_load_18485 = load i9 %weights_addr_18485

]]></Node>
<StgValue><ssdm name="weights_load_18485"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="404" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %weights_addr_18486 = getelementptr i32 %weights, i64 0, i64 169

]]></Node>
<StgValue><ssdm name="weights_addr_18486"/></StgValue>
</operation>

<operation id="405" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %weights_addr_18487 = getelementptr i32 %weights, i64 0, i64 201

]]></Node>
<StgValue><ssdm name="weights_addr_18487"/></StgValue>
</operation>

<operation id="406" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="9">
<![CDATA[
entry:416 %weights_load_18484 = load i9 %weights_addr_18484

]]></Node>
<StgValue><ssdm name="weights_load_18484"/></StgValue>
</operation>

<operation id="407" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="9">
<![CDATA[
entry:417 %weights_load_18485 = load i9 %weights_addr_18485

]]></Node>
<StgValue><ssdm name="weights_load_18485"/></StgValue>
</operation>

<operation id="408" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="9">
<![CDATA[
entry:418 %weights_load_18486 = load i9 %weights_addr_18486

]]></Node>
<StgValue><ssdm name="weights_load_18486"/></StgValue>
</operation>

<operation id="409" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
entry:419 %weights_load_18487 = load i9 %weights_addr_18487

]]></Node>
<StgValue><ssdm name="weights_load_18487"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %weights_addr_18488 = getelementptr i32 %weights, i64 0, i64 233

]]></Node>
<StgValue><ssdm name="weights_addr_18488"/></StgValue>
</operation>

<operation id="411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %weights_addr_18489 = getelementptr i32 %weights, i64 0, i64 265

]]></Node>
<StgValue><ssdm name="weights_addr_18489"/></StgValue>
</operation>

<operation id="412" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="9">
<![CDATA[
entry:418 %weights_load_18486 = load i9 %weights_addr_18486

]]></Node>
<StgValue><ssdm name="weights_load_18486"/></StgValue>
</operation>

<operation id="413" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="9">
<![CDATA[
entry:419 %weights_load_18487 = load i9 %weights_addr_18487

]]></Node>
<StgValue><ssdm name="weights_load_18487"/></StgValue>
</operation>

<operation id="414" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
entry:420 %weights_load_18488 = load i9 %weights_addr_18488

]]></Node>
<StgValue><ssdm name="weights_load_18488"/></StgValue>
</operation>

<operation id="415" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
entry:421 %weights_load_18489 = load i9 %weights_addr_18489

]]></Node>
<StgValue><ssdm name="weights_load_18489"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %weights_addr_18490 = getelementptr i32 %weights, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="weights_addr_18490"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %weights_addr_18491 = getelementptr i32 %weights, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="weights_addr_18491"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="9">
<![CDATA[
entry:420 %weights_load_18488 = load i9 %weights_addr_18488

]]></Node>
<StgValue><ssdm name="weights_load_18488"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="9">
<![CDATA[
entry:421 %weights_load_18489 = load i9 %weights_addr_18489

]]></Node>
<StgValue><ssdm name="weights_load_18489"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="9">
<![CDATA[
entry:423 %weights_load_18490 = load i9 %weights_addr_18490

]]></Node>
<StgValue><ssdm name="weights_load_18490"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
entry:424 %weights_load_18491 = load i9 %weights_addr_18491

]]></Node>
<StgValue><ssdm name="weights_load_18491"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="422" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %weights_addr_18492 = getelementptr i32 %weights, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="weights_addr_18492"/></StgValue>
</operation>

<operation id="423" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %weights_addr_18493 = getelementptr i32 %weights, i64 0, i64 106

]]></Node>
<StgValue><ssdm name="weights_addr_18493"/></StgValue>
</operation>

<operation id="424" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="9">
<![CDATA[
entry:423 %weights_load_18490 = load i9 %weights_addr_18490

]]></Node>
<StgValue><ssdm name="weights_load_18490"/></StgValue>
</operation>

<operation id="425" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="9">
<![CDATA[
entry:424 %weights_load_18491 = load i9 %weights_addr_18491

]]></Node>
<StgValue><ssdm name="weights_load_18491"/></StgValue>
</operation>

<operation id="426" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
entry:425 %weights_load_18492 = load i9 %weights_addr_18492

]]></Node>
<StgValue><ssdm name="weights_load_18492"/></StgValue>
</operation>

<operation id="427" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="9">
<![CDATA[
entry:426 %weights_load_18493 = load i9 %weights_addr_18493

]]></Node>
<StgValue><ssdm name="weights_load_18493"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="428" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %weights_addr_18494 = getelementptr i32 %weights, i64 0, i64 138

]]></Node>
<StgValue><ssdm name="weights_addr_18494"/></StgValue>
</operation>

<operation id="429" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %weights_addr_18495 = getelementptr i32 %weights, i64 0, i64 170

]]></Node>
<StgValue><ssdm name="weights_addr_18495"/></StgValue>
</operation>

<operation id="430" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="9">
<![CDATA[
entry:425 %weights_load_18492 = load i9 %weights_addr_18492

]]></Node>
<StgValue><ssdm name="weights_load_18492"/></StgValue>
</operation>

<operation id="431" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="9">
<![CDATA[
entry:426 %weights_load_18493 = load i9 %weights_addr_18493

]]></Node>
<StgValue><ssdm name="weights_load_18493"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
entry:427 %weights_load_18494 = load i9 %weights_addr_18494

]]></Node>
<StgValue><ssdm name="weights_load_18494"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="9">
<![CDATA[
entry:428 %weights_load_18495 = load i9 %weights_addr_18495

]]></Node>
<StgValue><ssdm name="weights_load_18495"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="434" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %weights_addr_18496 = getelementptr i32 %weights, i64 0, i64 202

]]></Node>
<StgValue><ssdm name="weights_addr_18496"/></StgValue>
</operation>

<operation id="435" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %weights_addr_18497 = getelementptr i32 %weights, i64 0, i64 234

]]></Node>
<StgValue><ssdm name="weights_addr_18497"/></StgValue>
</operation>

<operation id="436" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="9">
<![CDATA[
entry:427 %weights_load_18494 = load i9 %weights_addr_18494

]]></Node>
<StgValue><ssdm name="weights_load_18494"/></StgValue>
</operation>

<operation id="437" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="9">
<![CDATA[
entry:428 %weights_load_18495 = load i9 %weights_addr_18495

]]></Node>
<StgValue><ssdm name="weights_load_18495"/></StgValue>
</operation>

<operation id="438" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="9">
<![CDATA[
entry:429 %weights_load_18496 = load i9 %weights_addr_18496

]]></Node>
<StgValue><ssdm name="weights_load_18496"/></StgValue>
</operation>

<operation id="439" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
entry:430 %weights_load_18497 = load i9 %weights_addr_18497

]]></Node>
<StgValue><ssdm name="weights_load_18497"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="440" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %weights_addr_18498 = getelementptr i32 %weights, i64 0, i64 266

]]></Node>
<StgValue><ssdm name="weights_addr_18498"/></StgValue>
</operation>

<operation id="441" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %weights_addr_18499 = getelementptr i32 %weights, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="weights_addr_18499"/></StgValue>
</operation>

<operation id="442" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="9">
<![CDATA[
entry:429 %weights_load_18496 = load i9 %weights_addr_18496

]]></Node>
<StgValue><ssdm name="weights_load_18496"/></StgValue>
</operation>

<operation id="443" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="9">
<![CDATA[
entry:430 %weights_load_18497 = load i9 %weights_addr_18497

]]></Node>
<StgValue><ssdm name="weights_load_18497"/></StgValue>
</operation>

<operation id="444" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
entry:431 %weights_load_18498 = load i9 %weights_addr_18498

]]></Node>
<StgValue><ssdm name="weights_load_18498"/></StgValue>
</operation>

<operation id="445" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
entry:433 %weights_load_18499 = load i9 %weights_addr_18499

]]></Node>
<StgValue><ssdm name="weights_load_18499"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="446" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %weights_addr_18500 = getelementptr i32 %weights, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="weights_addr_18500"/></StgValue>
</operation>

<operation id="447" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %weights_addr_18501 = getelementptr i32 %weights, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="weights_addr_18501"/></StgValue>
</operation>

<operation id="448" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="9">
<![CDATA[
entry:431 %weights_load_18498 = load i9 %weights_addr_18498

]]></Node>
<StgValue><ssdm name="weights_load_18498"/></StgValue>
</operation>

<operation id="449" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="9">
<![CDATA[
entry:433 %weights_load_18499 = load i9 %weights_addr_18499

]]></Node>
<StgValue><ssdm name="weights_load_18499"/></StgValue>
</operation>

<operation id="450" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
entry:434 %weights_load_18500 = load i9 %weights_addr_18500

]]></Node>
<StgValue><ssdm name="weights_load_18500"/></StgValue>
</operation>

<operation id="451" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="9">
<![CDATA[
entry:435 %weights_load_18501 = load i9 %weights_addr_18501

]]></Node>
<StgValue><ssdm name="weights_load_18501"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="452" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %weights_addr_18502 = getelementptr i32 %weights, i64 0, i64 107

]]></Node>
<StgValue><ssdm name="weights_addr_18502"/></StgValue>
</operation>

<operation id="453" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %weights_addr_18503 = getelementptr i32 %weights, i64 0, i64 139

]]></Node>
<StgValue><ssdm name="weights_addr_18503"/></StgValue>
</operation>

<operation id="454" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="9">
<![CDATA[
entry:434 %weights_load_18500 = load i9 %weights_addr_18500

]]></Node>
<StgValue><ssdm name="weights_load_18500"/></StgValue>
</operation>

<operation id="455" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="9">
<![CDATA[
entry:435 %weights_load_18501 = load i9 %weights_addr_18501

]]></Node>
<StgValue><ssdm name="weights_load_18501"/></StgValue>
</operation>

<operation id="456" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="9">
<![CDATA[
entry:436 %weights_load_18502 = load i9 %weights_addr_18502

]]></Node>
<StgValue><ssdm name="weights_load_18502"/></StgValue>
</operation>

<operation id="457" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
entry:437 %weights_load_18503 = load i9 %weights_addr_18503

]]></Node>
<StgValue><ssdm name="weights_load_18503"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="458" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %weights_addr_18504 = getelementptr i32 %weights, i64 0, i64 171

]]></Node>
<StgValue><ssdm name="weights_addr_18504"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %weights_addr_18505 = getelementptr i32 %weights, i64 0, i64 203

]]></Node>
<StgValue><ssdm name="weights_addr_18505"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="9">
<![CDATA[
entry:436 %weights_load_18502 = load i9 %weights_addr_18502

]]></Node>
<StgValue><ssdm name="weights_load_18502"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="9">
<![CDATA[
entry:437 %weights_load_18503 = load i9 %weights_addr_18503

]]></Node>
<StgValue><ssdm name="weights_load_18503"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="9">
<![CDATA[
entry:438 %weights_load_18504 = load i9 %weights_addr_18504

]]></Node>
<StgValue><ssdm name="weights_load_18504"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="9">
<![CDATA[
entry:439 %weights_load_18505 = load i9 %weights_addr_18505

]]></Node>
<StgValue><ssdm name="weights_load_18505"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="464" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %weights_addr_18506 = getelementptr i32 %weights, i64 0, i64 235

]]></Node>
<StgValue><ssdm name="weights_addr_18506"/></StgValue>
</operation>

<operation id="465" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %weights_addr_18507 = getelementptr i32 %weights, i64 0, i64 267

]]></Node>
<StgValue><ssdm name="weights_addr_18507"/></StgValue>
</operation>

<operation id="466" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="9">
<![CDATA[
entry:438 %weights_load_18504 = load i9 %weights_addr_18504

]]></Node>
<StgValue><ssdm name="weights_load_18504"/></StgValue>
</operation>

<operation id="467" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="9">
<![CDATA[
entry:439 %weights_load_18505 = load i9 %weights_addr_18505

]]></Node>
<StgValue><ssdm name="weights_load_18505"/></StgValue>
</operation>

<operation id="468" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="9">
<![CDATA[
entry:440 %weights_load_18506 = load i9 %weights_addr_18506

]]></Node>
<StgValue><ssdm name="weights_load_18506"/></StgValue>
</operation>

<operation id="469" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="9">
<![CDATA[
entry:441 %weights_load_18507 = load i9 %weights_addr_18507

]]></Node>
<StgValue><ssdm name="weights_load_18507"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %weights_addr_18508 = getelementptr i32 %weights, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="weights_addr_18508"/></StgValue>
</operation>

<operation id="471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %weights_addr_18509 = getelementptr i32 %weights, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="weights_addr_18509"/></StgValue>
</operation>

<operation id="472" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="9">
<![CDATA[
entry:440 %weights_load_18506 = load i9 %weights_addr_18506

]]></Node>
<StgValue><ssdm name="weights_load_18506"/></StgValue>
</operation>

<operation id="473" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="9">
<![CDATA[
entry:441 %weights_load_18507 = load i9 %weights_addr_18507

]]></Node>
<StgValue><ssdm name="weights_load_18507"/></StgValue>
</operation>

<operation id="474" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
entry:443 %weights_load_18508 = load i9 %weights_addr_18508

]]></Node>
<StgValue><ssdm name="weights_load_18508"/></StgValue>
</operation>

<operation id="475" st_id="55" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="9">
<![CDATA[
entry:444 %weights_load_18509 = load i9 %weights_addr_18509

]]></Node>
<StgValue><ssdm name="weights_load_18509"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="476" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %weights_addr_18510 = getelementptr i32 %weights, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="weights_addr_18510"/></StgValue>
</operation>

<operation id="477" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %weights_addr_18511 = getelementptr i32 %weights, i64 0, i64 108

]]></Node>
<StgValue><ssdm name="weights_addr_18511"/></StgValue>
</operation>

<operation id="478" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="9">
<![CDATA[
entry:443 %weights_load_18508 = load i9 %weights_addr_18508

]]></Node>
<StgValue><ssdm name="weights_load_18508"/></StgValue>
</operation>

<operation id="479" st_id="56" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="9">
<![CDATA[
entry:444 %weights_load_18509 = load i9 %weights_addr_18509

]]></Node>
<StgValue><ssdm name="weights_load_18509"/></StgValue>
</operation>

<operation id="480" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
entry:445 %weights_load_18510 = load i9 %weights_addr_18510

]]></Node>
<StgValue><ssdm name="weights_load_18510"/></StgValue>
</operation>

<operation id="481" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
entry:446 %weights_load_18511 = load i9 %weights_addr_18511

]]></Node>
<StgValue><ssdm name="weights_load_18511"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="482" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %weights_addr_18512 = getelementptr i32 %weights, i64 0, i64 140

]]></Node>
<StgValue><ssdm name="weights_addr_18512"/></StgValue>
</operation>

<operation id="483" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %weights_addr_18513 = getelementptr i32 %weights, i64 0, i64 172

]]></Node>
<StgValue><ssdm name="weights_addr_18513"/></StgValue>
</operation>

<operation id="484" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="9">
<![CDATA[
entry:445 %weights_load_18510 = load i9 %weights_addr_18510

]]></Node>
<StgValue><ssdm name="weights_load_18510"/></StgValue>
</operation>

<operation id="485" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="9">
<![CDATA[
entry:446 %weights_load_18511 = load i9 %weights_addr_18511

]]></Node>
<StgValue><ssdm name="weights_load_18511"/></StgValue>
</operation>

<operation id="486" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="9">
<![CDATA[
entry:447 %weights_load_18512 = load i9 %weights_addr_18512

]]></Node>
<StgValue><ssdm name="weights_load_18512"/></StgValue>
</operation>

<operation id="487" st_id="57" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
entry:448 %weights_load_18513 = load i9 %weights_addr_18513

]]></Node>
<StgValue><ssdm name="weights_load_18513"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="488" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %weights_addr_18514 = getelementptr i32 %weights, i64 0, i64 204

]]></Node>
<StgValue><ssdm name="weights_addr_18514"/></StgValue>
</operation>

<operation id="489" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %weights_addr_18515 = getelementptr i32 %weights, i64 0, i64 236

]]></Node>
<StgValue><ssdm name="weights_addr_18515"/></StgValue>
</operation>

<operation id="490" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="9">
<![CDATA[
entry:447 %weights_load_18512 = load i9 %weights_addr_18512

]]></Node>
<StgValue><ssdm name="weights_load_18512"/></StgValue>
</operation>

<operation id="491" st_id="58" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="9">
<![CDATA[
entry:448 %weights_load_18513 = load i9 %weights_addr_18513

]]></Node>
<StgValue><ssdm name="weights_load_18513"/></StgValue>
</operation>

<operation id="492" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
entry:449 %weights_load_18514 = load i9 %weights_addr_18514

]]></Node>
<StgValue><ssdm name="weights_load_18514"/></StgValue>
</operation>

<operation id="493" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="9">
<![CDATA[
entry:450 %weights_load_18515 = load i9 %weights_addr_18515

]]></Node>
<StgValue><ssdm name="weights_load_18515"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="494" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %weights_addr_18516 = getelementptr i32 %weights, i64 0, i64 268

]]></Node>
<StgValue><ssdm name="weights_addr_18516"/></StgValue>
</operation>

<operation id="495" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %weights_addr_18517 = getelementptr i32 %weights, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="weights_addr_18517"/></StgValue>
</operation>

<operation id="496" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="9">
<![CDATA[
entry:449 %weights_load_18514 = load i9 %weights_addr_18514

]]></Node>
<StgValue><ssdm name="weights_load_18514"/></StgValue>
</operation>

<operation id="497" st_id="59" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="9">
<![CDATA[
entry:450 %weights_load_18515 = load i9 %weights_addr_18515

]]></Node>
<StgValue><ssdm name="weights_load_18515"/></StgValue>
</operation>

<operation id="498" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
entry:451 %weights_load_18516 = load i9 %weights_addr_18516

]]></Node>
<StgValue><ssdm name="weights_load_18516"/></StgValue>
</operation>

<operation id="499" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
entry:453 %weights_load_18517 = load i9 %weights_addr_18517

]]></Node>
<StgValue><ssdm name="weights_load_18517"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="500" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %weights_addr_18518 = getelementptr i32 %weights, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="weights_addr_18518"/></StgValue>
</operation>

<operation id="501" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %weights_addr_18519 = getelementptr i32 %weights, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="weights_addr_18519"/></StgValue>
</operation>

<operation id="502" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="9">
<![CDATA[
entry:451 %weights_load_18516 = load i9 %weights_addr_18516

]]></Node>
<StgValue><ssdm name="weights_load_18516"/></StgValue>
</operation>

<operation id="503" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="9">
<![CDATA[
entry:453 %weights_load_18517 = load i9 %weights_addr_18517

]]></Node>
<StgValue><ssdm name="weights_load_18517"/></StgValue>
</operation>

<operation id="504" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
entry:454 %weights_load_18518 = load i9 %weights_addr_18518

]]></Node>
<StgValue><ssdm name="weights_load_18518"/></StgValue>
</operation>

<operation id="505" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
entry:455 %weights_load_18519 = load i9 %weights_addr_18519

]]></Node>
<StgValue><ssdm name="weights_load_18519"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="506" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %weights_addr_18520 = getelementptr i32 %weights, i64 0, i64 109

]]></Node>
<StgValue><ssdm name="weights_addr_18520"/></StgValue>
</operation>

<operation id="507" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %weights_addr_18521 = getelementptr i32 %weights, i64 0, i64 141

]]></Node>
<StgValue><ssdm name="weights_addr_18521"/></StgValue>
</operation>

<operation id="508" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="9">
<![CDATA[
entry:454 %weights_load_18518 = load i9 %weights_addr_18518

]]></Node>
<StgValue><ssdm name="weights_load_18518"/></StgValue>
</operation>

<operation id="509" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="9">
<![CDATA[
entry:455 %weights_load_18519 = load i9 %weights_addr_18519

]]></Node>
<StgValue><ssdm name="weights_load_18519"/></StgValue>
</operation>

<operation id="510" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
entry:456 %weights_load_18520 = load i9 %weights_addr_18520

]]></Node>
<StgValue><ssdm name="weights_load_18520"/></StgValue>
</operation>

<operation id="511" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
entry:457 %weights_load_18521 = load i9 %weights_addr_18521

]]></Node>
<StgValue><ssdm name="weights_load_18521"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="512" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %weights_addr_18522 = getelementptr i32 %weights, i64 0, i64 173

]]></Node>
<StgValue><ssdm name="weights_addr_18522"/></StgValue>
</operation>

<operation id="513" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %weights_addr_18523 = getelementptr i32 %weights, i64 0, i64 205

]]></Node>
<StgValue><ssdm name="weights_addr_18523"/></StgValue>
</operation>

<operation id="514" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="9">
<![CDATA[
entry:456 %weights_load_18520 = load i9 %weights_addr_18520

]]></Node>
<StgValue><ssdm name="weights_load_18520"/></StgValue>
</operation>

<operation id="515" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="9">
<![CDATA[
entry:457 %weights_load_18521 = load i9 %weights_addr_18521

]]></Node>
<StgValue><ssdm name="weights_load_18521"/></StgValue>
</operation>

<operation id="516" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
entry:458 %weights_load_18522 = load i9 %weights_addr_18522

]]></Node>
<StgValue><ssdm name="weights_load_18522"/></StgValue>
</operation>

<operation id="517" st_id="62" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="9">
<![CDATA[
entry:459 %weights_load_18523 = load i9 %weights_addr_18523

]]></Node>
<StgValue><ssdm name="weights_load_18523"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="518" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %weights_addr_18524 = getelementptr i32 %weights, i64 0, i64 237

]]></Node>
<StgValue><ssdm name="weights_addr_18524"/></StgValue>
</operation>

<operation id="519" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %weights_addr_18525 = getelementptr i32 %weights, i64 0, i64 269

]]></Node>
<StgValue><ssdm name="weights_addr_18525"/></StgValue>
</operation>

<operation id="520" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="9">
<![CDATA[
entry:458 %weights_load_18522 = load i9 %weights_addr_18522

]]></Node>
<StgValue><ssdm name="weights_load_18522"/></StgValue>
</operation>

<operation id="521" st_id="63" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="9">
<![CDATA[
entry:459 %weights_load_18523 = load i9 %weights_addr_18523

]]></Node>
<StgValue><ssdm name="weights_load_18523"/></StgValue>
</operation>

<operation id="522" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
entry:460 %weights_load_18524 = load i9 %weights_addr_18524

]]></Node>
<StgValue><ssdm name="weights_load_18524"/></StgValue>
</operation>

<operation id="523" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
entry:461 %weights_load_18525 = load i9 %weights_addr_18525

]]></Node>
<StgValue><ssdm name="weights_load_18525"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="524" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %weights_addr_18526 = getelementptr i32 %weights, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="weights_addr_18526"/></StgValue>
</operation>

<operation id="525" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %weights_addr_18527 = getelementptr i32 %weights, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="weights_addr_18527"/></StgValue>
</operation>

<operation id="526" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="9">
<![CDATA[
entry:460 %weights_load_18524 = load i9 %weights_addr_18524

]]></Node>
<StgValue><ssdm name="weights_load_18524"/></StgValue>
</operation>

<operation id="527" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="9">
<![CDATA[
entry:461 %weights_load_18525 = load i9 %weights_addr_18525

]]></Node>
<StgValue><ssdm name="weights_load_18525"/></StgValue>
</operation>

<operation id="528" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
entry:463 %weights_load_18526 = load i9 %weights_addr_18526

]]></Node>
<StgValue><ssdm name="weights_load_18526"/></StgValue>
</operation>

<operation id="529" st_id="64" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
entry:464 %weights_load_18527 = load i9 %weights_addr_18527

]]></Node>
<StgValue><ssdm name="weights_load_18527"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="530" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %weights_addr_18528 = getelementptr i32 %weights, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="weights_addr_18528"/></StgValue>
</operation>

<operation id="531" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %weights_addr_18529 = getelementptr i32 %weights, i64 0, i64 110

]]></Node>
<StgValue><ssdm name="weights_addr_18529"/></StgValue>
</operation>

<operation id="532" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="9">
<![CDATA[
entry:463 %weights_load_18526 = load i9 %weights_addr_18526

]]></Node>
<StgValue><ssdm name="weights_load_18526"/></StgValue>
</operation>

<operation id="533" st_id="65" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="9">
<![CDATA[
entry:464 %weights_load_18527 = load i9 %weights_addr_18527

]]></Node>
<StgValue><ssdm name="weights_load_18527"/></StgValue>
</operation>

<operation id="534" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
entry:465 %weights_load_18528 = load i9 %weights_addr_18528

]]></Node>
<StgValue><ssdm name="weights_load_18528"/></StgValue>
</operation>

<operation id="535" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
entry:466 %weights_load_18529 = load i9 %weights_addr_18529

]]></Node>
<StgValue><ssdm name="weights_load_18529"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="536" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %weights_addr_18530 = getelementptr i32 %weights, i64 0, i64 142

]]></Node>
<StgValue><ssdm name="weights_addr_18530"/></StgValue>
</operation>

<operation id="537" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %weights_addr_18531 = getelementptr i32 %weights, i64 0, i64 174

]]></Node>
<StgValue><ssdm name="weights_addr_18531"/></StgValue>
</operation>

<operation id="538" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="9">
<![CDATA[
entry:465 %weights_load_18528 = load i9 %weights_addr_18528

]]></Node>
<StgValue><ssdm name="weights_load_18528"/></StgValue>
</operation>

<operation id="539" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="9">
<![CDATA[
entry:466 %weights_load_18529 = load i9 %weights_addr_18529

]]></Node>
<StgValue><ssdm name="weights_load_18529"/></StgValue>
</operation>

<operation id="540" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
entry:467 %weights_load_18530 = load i9 %weights_addr_18530

]]></Node>
<StgValue><ssdm name="weights_load_18530"/></StgValue>
</operation>

<operation id="541" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
entry:468 %weights_load_18531 = load i9 %weights_addr_18531

]]></Node>
<StgValue><ssdm name="weights_load_18531"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="542" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %weights_addr_18532 = getelementptr i32 %weights, i64 0, i64 206

]]></Node>
<StgValue><ssdm name="weights_addr_18532"/></StgValue>
</operation>

<operation id="543" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:150 %weights_addr_18533 = getelementptr i32 %weights, i64 0, i64 238

]]></Node>
<StgValue><ssdm name="weights_addr_18533"/></StgValue>
</operation>

<operation id="544" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="32" op_0_bw="9">
<![CDATA[
entry:467 %weights_load_18530 = load i9 %weights_addr_18530

]]></Node>
<StgValue><ssdm name="weights_load_18530"/></StgValue>
</operation>

<operation id="545" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="9">
<![CDATA[
entry:468 %weights_load_18531 = load i9 %weights_addr_18531

]]></Node>
<StgValue><ssdm name="weights_load_18531"/></StgValue>
</operation>

<operation id="546" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
entry:469 %weights_load_18532 = load i9 %weights_addr_18532

]]></Node>
<StgValue><ssdm name="weights_load_18532"/></StgValue>
</operation>

<operation id="547" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
entry:470 %weights_load_18533 = load i9 %weights_addr_18533

]]></Node>
<StgValue><ssdm name="weights_load_18533"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="548" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %weights_addr_18534 = getelementptr i32 %weights, i64 0, i64 270

]]></Node>
<StgValue><ssdm name="weights_addr_18534"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %weights_addr_18535 = getelementptr i32 %weights, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="weights_addr_18535"/></StgValue>
</operation>

<operation id="550" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="32" op_0_bw="9">
<![CDATA[
entry:469 %weights_load_18532 = load i9 %weights_addr_18532

]]></Node>
<StgValue><ssdm name="weights_load_18532"/></StgValue>
</operation>

<operation id="551" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="9">
<![CDATA[
entry:470 %weights_load_18533 = load i9 %weights_addr_18533

]]></Node>
<StgValue><ssdm name="weights_load_18533"/></StgValue>
</operation>

<operation id="552" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="9">
<![CDATA[
entry:471 %weights_load_18534 = load i9 %weights_addr_18534

]]></Node>
<StgValue><ssdm name="weights_load_18534"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
entry:473 %weights_load_18535 = load i9 %weights_addr_18535

]]></Node>
<StgValue><ssdm name="weights_load_18535"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="554" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %weights_addr_18536 = getelementptr i32 %weights, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="weights_addr_18536"/></StgValue>
</operation>

<operation id="555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %weights_addr_18537 = getelementptr i32 %weights, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="weights_addr_18537"/></StgValue>
</operation>

<operation id="556" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="9">
<![CDATA[
entry:471 %weights_load_18534 = load i9 %weights_addr_18534

]]></Node>
<StgValue><ssdm name="weights_load_18534"/></StgValue>
</operation>

<operation id="557" st_id="69" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="9">
<![CDATA[
entry:473 %weights_load_18535 = load i9 %weights_addr_18535

]]></Node>
<StgValue><ssdm name="weights_load_18535"/></StgValue>
</operation>

<operation id="558" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="9">
<![CDATA[
entry:474 %weights_load_18536 = load i9 %weights_addr_18536

]]></Node>
<StgValue><ssdm name="weights_load_18536"/></StgValue>
</operation>

<operation id="559" st_id="69" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="9">
<![CDATA[
entry:475 %weights_load_18537 = load i9 %weights_addr_18537

]]></Node>
<StgValue><ssdm name="weights_load_18537"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="560" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %weights_addr_18538 = getelementptr i32 %weights, i64 0, i64 111

]]></Node>
<StgValue><ssdm name="weights_addr_18538"/></StgValue>
</operation>

<operation id="561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %weights_addr_18539 = getelementptr i32 %weights, i64 0, i64 143

]]></Node>
<StgValue><ssdm name="weights_addr_18539"/></StgValue>
</operation>

<operation id="562" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="9">
<![CDATA[
entry:474 %weights_load_18536 = load i9 %weights_addr_18536

]]></Node>
<StgValue><ssdm name="weights_load_18536"/></StgValue>
</operation>

<operation id="563" st_id="70" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="9">
<![CDATA[
entry:475 %weights_load_18537 = load i9 %weights_addr_18537

]]></Node>
<StgValue><ssdm name="weights_load_18537"/></StgValue>
</operation>

<operation id="564" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="9">
<![CDATA[
entry:476 %weights_load_18538 = load i9 %weights_addr_18538

]]></Node>
<StgValue><ssdm name="weights_load_18538"/></StgValue>
</operation>

<operation id="565" st_id="70" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="9">
<![CDATA[
entry:477 %weights_load_18539 = load i9 %weights_addr_18539

]]></Node>
<StgValue><ssdm name="weights_load_18539"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="566" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %weights_addr_18540 = getelementptr i32 %weights, i64 0, i64 175

]]></Node>
<StgValue><ssdm name="weights_addr_18540"/></StgValue>
</operation>

<operation id="567" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %weights_addr_18541 = getelementptr i32 %weights, i64 0, i64 207

]]></Node>
<StgValue><ssdm name="weights_addr_18541"/></StgValue>
</operation>

<operation id="568" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="9">
<![CDATA[
entry:476 %weights_load_18538 = load i9 %weights_addr_18538

]]></Node>
<StgValue><ssdm name="weights_load_18538"/></StgValue>
</operation>

<operation id="569" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="9">
<![CDATA[
entry:477 %weights_load_18539 = load i9 %weights_addr_18539

]]></Node>
<StgValue><ssdm name="weights_load_18539"/></StgValue>
</operation>

<operation id="570" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
entry:478 %weights_load_18540 = load i9 %weights_addr_18540

]]></Node>
<StgValue><ssdm name="weights_load_18540"/></StgValue>
</operation>

<operation id="571" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
entry:479 %weights_load_18541 = load i9 %weights_addr_18541

]]></Node>
<StgValue><ssdm name="weights_load_18541"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="572" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %weights_addr_18542 = getelementptr i32 %weights, i64 0, i64 239

]]></Node>
<StgValue><ssdm name="weights_addr_18542"/></StgValue>
</operation>

<operation id="573" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %weights_addr_18543 = getelementptr i32 %weights, i64 0, i64 271

]]></Node>
<StgValue><ssdm name="weights_addr_18543"/></StgValue>
</operation>

<operation id="574" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="9">
<![CDATA[
entry:478 %weights_load_18540 = load i9 %weights_addr_18540

]]></Node>
<StgValue><ssdm name="weights_load_18540"/></StgValue>
</operation>

<operation id="575" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="9">
<![CDATA[
entry:479 %weights_load_18541 = load i9 %weights_addr_18541

]]></Node>
<StgValue><ssdm name="weights_load_18541"/></StgValue>
</operation>

<operation id="576" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="9">
<![CDATA[
entry:480 %weights_load_18542 = load i9 %weights_addr_18542

]]></Node>
<StgValue><ssdm name="weights_load_18542"/></StgValue>
</operation>

<operation id="577" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="9">
<![CDATA[
entry:481 %weights_load_18543 = load i9 %weights_addr_18543

]]></Node>
<StgValue><ssdm name="weights_load_18543"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="578" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %weights_addr_18544 = getelementptr i32 %weights, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="weights_addr_18544"/></StgValue>
</operation>

<operation id="579" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %weights_addr_18545 = getelementptr i32 %weights, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="weights_addr_18545"/></StgValue>
</operation>

<operation id="580" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="9">
<![CDATA[
entry:480 %weights_load_18542 = load i9 %weights_addr_18542

]]></Node>
<StgValue><ssdm name="weights_load_18542"/></StgValue>
</operation>

<operation id="581" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="9">
<![CDATA[
entry:481 %weights_load_18543 = load i9 %weights_addr_18543

]]></Node>
<StgValue><ssdm name="weights_load_18543"/></StgValue>
</operation>

<operation id="582" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="9">
<![CDATA[
entry:483 %weights_load_18544 = load i9 %weights_addr_18544

]]></Node>
<StgValue><ssdm name="weights_load_18544"/></StgValue>
</operation>

<operation id="583" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="9">
<![CDATA[
entry:484 %weights_load_18545 = load i9 %weights_addr_18545

]]></Node>
<StgValue><ssdm name="weights_load_18545"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %weights_addr_18546 = getelementptr i32 %weights, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="weights_addr_18546"/></StgValue>
</operation>

<operation id="585" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %weights_addr_18547 = getelementptr i32 %weights, i64 0, i64 112

]]></Node>
<StgValue><ssdm name="weights_addr_18547"/></StgValue>
</operation>

<operation id="586" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="9">
<![CDATA[
entry:483 %weights_load_18544 = load i9 %weights_addr_18544

]]></Node>
<StgValue><ssdm name="weights_load_18544"/></StgValue>
</operation>

<operation id="587" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="9">
<![CDATA[
entry:484 %weights_load_18545 = load i9 %weights_addr_18545

]]></Node>
<StgValue><ssdm name="weights_load_18545"/></StgValue>
</operation>

<operation id="588" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
entry:485 %weights_load_18546 = load i9 %weights_addr_18546

]]></Node>
<StgValue><ssdm name="weights_load_18546"/></StgValue>
</operation>

<operation id="589" st_id="74" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="9">
<![CDATA[
entry:486 %weights_load_18547 = load i9 %weights_addr_18547

]]></Node>
<StgValue><ssdm name="weights_load_18547"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="590" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %weights_addr_18548 = getelementptr i32 %weights, i64 0, i64 144

]]></Node>
<StgValue><ssdm name="weights_addr_18548"/></StgValue>
</operation>

<operation id="591" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %weights_addr_18549 = getelementptr i32 %weights, i64 0, i64 176

]]></Node>
<StgValue><ssdm name="weights_addr_18549"/></StgValue>
</operation>

<operation id="592" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="9">
<![CDATA[
entry:485 %weights_load_18546 = load i9 %weights_addr_18546

]]></Node>
<StgValue><ssdm name="weights_load_18546"/></StgValue>
</operation>

<operation id="593" st_id="75" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="9">
<![CDATA[
entry:486 %weights_load_18547 = load i9 %weights_addr_18547

]]></Node>
<StgValue><ssdm name="weights_load_18547"/></StgValue>
</operation>

<operation id="594" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="9">
<![CDATA[
entry:487 %weights_load_18548 = load i9 %weights_addr_18548

]]></Node>
<StgValue><ssdm name="weights_load_18548"/></StgValue>
</operation>

<operation id="595" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
entry:488 %weights_load_18549 = load i9 %weights_addr_18549

]]></Node>
<StgValue><ssdm name="weights_load_18549"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="596" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %weights_addr_18550 = getelementptr i32 %weights, i64 0, i64 208

]]></Node>
<StgValue><ssdm name="weights_addr_18550"/></StgValue>
</operation>

<operation id="597" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %weights_addr_18551 = getelementptr i32 %weights, i64 0, i64 240

]]></Node>
<StgValue><ssdm name="weights_addr_18551"/></StgValue>
</operation>

<operation id="598" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="9">
<![CDATA[
entry:487 %weights_load_18548 = load i9 %weights_addr_18548

]]></Node>
<StgValue><ssdm name="weights_load_18548"/></StgValue>
</operation>

<operation id="599" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="9">
<![CDATA[
entry:488 %weights_load_18549 = load i9 %weights_addr_18549

]]></Node>
<StgValue><ssdm name="weights_load_18549"/></StgValue>
</operation>

<operation id="600" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
entry:489 %weights_load_18550 = load i9 %weights_addr_18550

]]></Node>
<StgValue><ssdm name="weights_load_18550"/></StgValue>
</operation>

<operation id="601" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="9">
<![CDATA[
entry:490 %weights_load_18551 = load i9 %weights_addr_18551

]]></Node>
<StgValue><ssdm name="weights_load_18551"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="602" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %weights_addr_18552 = getelementptr i32 %weights, i64 0, i64 272

]]></Node>
<StgValue><ssdm name="weights_addr_18552"/></StgValue>
</operation>

<operation id="603" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %weights_addr_18553 = getelementptr i32 %weights, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="weights_addr_18553"/></StgValue>
</operation>

<operation id="604" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="9">
<![CDATA[
entry:489 %weights_load_18550 = load i9 %weights_addr_18550

]]></Node>
<StgValue><ssdm name="weights_load_18550"/></StgValue>
</operation>

<operation id="605" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="9">
<![CDATA[
entry:490 %weights_load_18551 = load i9 %weights_addr_18551

]]></Node>
<StgValue><ssdm name="weights_load_18551"/></StgValue>
</operation>

<operation id="606" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="9">
<![CDATA[
entry:491 %weights_load_18552 = load i9 %weights_addr_18552

]]></Node>
<StgValue><ssdm name="weights_load_18552"/></StgValue>
</operation>

<operation id="607" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
entry:493 %weights_load_18553 = load i9 %weights_addr_18553

]]></Node>
<StgValue><ssdm name="weights_load_18553"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="608" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %weights_addr_18554 = getelementptr i32 %weights, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="weights_addr_18554"/></StgValue>
</operation>

<operation id="609" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %weights_addr_18555 = getelementptr i32 %weights, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="weights_addr_18555"/></StgValue>
</operation>

<operation id="610" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="9">
<![CDATA[
entry:491 %weights_load_18552 = load i9 %weights_addr_18552

]]></Node>
<StgValue><ssdm name="weights_load_18552"/></StgValue>
</operation>

<operation id="611" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="32" op_0_bw="9">
<![CDATA[
entry:493 %weights_load_18553 = load i9 %weights_addr_18553

]]></Node>
<StgValue><ssdm name="weights_load_18553"/></StgValue>
</operation>

<operation id="612" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="9">
<![CDATA[
entry:494 %weights_load_18554 = load i9 %weights_addr_18554

]]></Node>
<StgValue><ssdm name="weights_load_18554"/></StgValue>
</operation>

<operation id="613" st_id="78" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="9">
<![CDATA[
entry:495 %weights_load_18555 = load i9 %weights_addr_18555

]]></Node>
<StgValue><ssdm name="weights_load_18555"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="614" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %weights_addr_18556 = getelementptr i32 %weights, i64 0, i64 113

]]></Node>
<StgValue><ssdm name="weights_addr_18556"/></StgValue>
</operation>

<operation id="615" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %weights_addr_18557 = getelementptr i32 %weights, i64 0, i64 145

]]></Node>
<StgValue><ssdm name="weights_addr_18557"/></StgValue>
</operation>

<operation id="616" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="9">
<![CDATA[
entry:494 %weights_load_18554 = load i9 %weights_addr_18554

]]></Node>
<StgValue><ssdm name="weights_load_18554"/></StgValue>
</operation>

<operation id="617" st_id="79" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="9">
<![CDATA[
entry:495 %weights_load_18555 = load i9 %weights_addr_18555

]]></Node>
<StgValue><ssdm name="weights_load_18555"/></StgValue>
</operation>

<operation id="618" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
entry:496 %weights_load_18556 = load i9 %weights_addr_18556

]]></Node>
<StgValue><ssdm name="weights_load_18556"/></StgValue>
</operation>

<operation id="619" st_id="79" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
entry:497 %weights_load_18557 = load i9 %weights_addr_18557

]]></Node>
<StgValue><ssdm name="weights_load_18557"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="620" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %weights_addr_18558 = getelementptr i32 %weights, i64 0, i64 177

]]></Node>
<StgValue><ssdm name="weights_addr_18558"/></StgValue>
</operation>

<operation id="621" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %weights_addr_18559 = getelementptr i32 %weights, i64 0, i64 209

]]></Node>
<StgValue><ssdm name="weights_addr_18559"/></StgValue>
</operation>

<operation id="622" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="9">
<![CDATA[
entry:496 %weights_load_18556 = load i9 %weights_addr_18556

]]></Node>
<StgValue><ssdm name="weights_load_18556"/></StgValue>
</operation>

<operation id="623" st_id="80" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
entry:497 %weights_load_18557 = load i9 %weights_addr_18557

]]></Node>
<StgValue><ssdm name="weights_load_18557"/></StgValue>
</operation>

<operation id="624" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="9">
<![CDATA[
entry:498 %weights_load_18558 = load i9 %weights_addr_18558

]]></Node>
<StgValue><ssdm name="weights_load_18558"/></StgValue>
</operation>

<operation id="625" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="9">
<![CDATA[
entry:499 %weights_load_18559 = load i9 %weights_addr_18559

]]></Node>
<StgValue><ssdm name="weights_load_18559"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="626" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %weights_addr_18560 = getelementptr i32 %weights, i64 0, i64 241

]]></Node>
<StgValue><ssdm name="weights_addr_18560"/></StgValue>
</operation>

<operation id="627" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %weights_addr_18561 = getelementptr i32 %weights, i64 0, i64 273

]]></Node>
<StgValue><ssdm name="weights_addr_18561"/></StgValue>
</operation>

<operation id="628" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="9">
<![CDATA[
entry:498 %weights_load_18558 = load i9 %weights_addr_18558

]]></Node>
<StgValue><ssdm name="weights_load_18558"/></StgValue>
</operation>

<operation id="629" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="9">
<![CDATA[
entry:499 %weights_load_18559 = load i9 %weights_addr_18559

]]></Node>
<StgValue><ssdm name="weights_load_18559"/></StgValue>
</operation>

<operation id="630" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
entry:500 %weights_load_18560 = load i9 %weights_addr_18560

]]></Node>
<StgValue><ssdm name="weights_load_18560"/></StgValue>
</operation>

<operation id="631" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="9">
<![CDATA[
entry:501 %weights_load_18561 = load i9 %weights_addr_18561

]]></Node>
<StgValue><ssdm name="weights_load_18561"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="632" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %weights_addr_18562 = getelementptr i32 %weights, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="weights_addr_18562"/></StgValue>
</operation>

<operation id="633" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %weights_addr_18563 = getelementptr i32 %weights, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="weights_addr_18563"/></StgValue>
</operation>

<operation id="634" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="9">
<![CDATA[
entry:500 %weights_load_18560 = load i9 %weights_addr_18560

]]></Node>
<StgValue><ssdm name="weights_load_18560"/></StgValue>
</operation>

<operation id="635" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="9">
<![CDATA[
entry:501 %weights_load_18561 = load i9 %weights_addr_18561

]]></Node>
<StgValue><ssdm name="weights_load_18561"/></StgValue>
</operation>

<operation id="636" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="9">
<![CDATA[
entry:503 %weights_load_18562 = load i9 %weights_addr_18562

]]></Node>
<StgValue><ssdm name="weights_load_18562"/></StgValue>
</operation>

<operation id="637" st_id="82" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="9">
<![CDATA[
entry:504 %weights_load_18563 = load i9 %weights_addr_18563

]]></Node>
<StgValue><ssdm name="weights_load_18563"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="638" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %weights_addr_18564 = getelementptr i32 %weights, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="weights_addr_18564"/></StgValue>
</operation>

<operation id="639" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %weights_addr_18565 = getelementptr i32 %weights, i64 0, i64 114

]]></Node>
<StgValue><ssdm name="weights_addr_18565"/></StgValue>
</operation>

<operation id="640" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="9">
<![CDATA[
entry:503 %weights_load_18562 = load i9 %weights_addr_18562

]]></Node>
<StgValue><ssdm name="weights_load_18562"/></StgValue>
</operation>

<operation id="641" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="9">
<![CDATA[
entry:504 %weights_load_18563 = load i9 %weights_addr_18563

]]></Node>
<StgValue><ssdm name="weights_load_18563"/></StgValue>
</operation>

<operation id="642" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="9">
<![CDATA[
entry:505 %weights_load_18564 = load i9 %weights_addr_18564

]]></Node>
<StgValue><ssdm name="weights_load_18564"/></StgValue>
</operation>

<operation id="643" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
entry:506 %weights_load_18565 = load i9 %weights_addr_18565

]]></Node>
<StgValue><ssdm name="weights_load_18565"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="644" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %weights_addr_18566 = getelementptr i32 %weights, i64 0, i64 146

]]></Node>
<StgValue><ssdm name="weights_addr_18566"/></StgValue>
</operation>

<operation id="645" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %weights_addr_18567 = getelementptr i32 %weights, i64 0, i64 178

]]></Node>
<StgValue><ssdm name="weights_addr_18567"/></StgValue>
</operation>

<operation id="646" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="9">
<![CDATA[
entry:505 %weights_load_18564 = load i9 %weights_addr_18564

]]></Node>
<StgValue><ssdm name="weights_load_18564"/></StgValue>
</operation>

<operation id="647" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="9">
<![CDATA[
entry:506 %weights_load_18565 = load i9 %weights_addr_18565

]]></Node>
<StgValue><ssdm name="weights_load_18565"/></StgValue>
</operation>

<operation id="648" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="9">
<![CDATA[
entry:507 %weights_load_18566 = load i9 %weights_addr_18566

]]></Node>
<StgValue><ssdm name="weights_load_18566"/></StgValue>
</operation>

<operation id="649" st_id="84" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="9">
<![CDATA[
entry:508 %weights_load_18567 = load i9 %weights_addr_18567

]]></Node>
<StgValue><ssdm name="weights_load_18567"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="650" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %weights_addr_18568 = getelementptr i32 %weights, i64 0, i64 210

]]></Node>
<StgValue><ssdm name="weights_addr_18568"/></StgValue>
</operation>

<operation id="651" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %weights_addr_18569 = getelementptr i32 %weights, i64 0, i64 242

]]></Node>
<StgValue><ssdm name="weights_addr_18569"/></StgValue>
</operation>

<operation id="652" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="9">
<![CDATA[
entry:507 %weights_load_18566 = load i9 %weights_addr_18566

]]></Node>
<StgValue><ssdm name="weights_load_18566"/></StgValue>
</operation>

<operation id="653" st_id="85" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="9">
<![CDATA[
entry:508 %weights_load_18567 = load i9 %weights_addr_18567

]]></Node>
<StgValue><ssdm name="weights_load_18567"/></StgValue>
</operation>

<operation id="654" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
entry:509 %weights_load_18568 = load i9 %weights_addr_18568

]]></Node>
<StgValue><ssdm name="weights_load_18568"/></StgValue>
</operation>

<operation id="655" st_id="85" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="9">
<![CDATA[
entry:510 %weights_load_18569 = load i9 %weights_addr_18569

]]></Node>
<StgValue><ssdm name="weights_load_18569"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="656" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %weights_addr_18570 = getelementptr i32 %weights, i64 0, i64 274

]]></Node>
<StgValue><ssdm name="weights_addr_18570"/></StgValue>
</operation>

<operation id="657" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %weights_addr_18571 = getelementptr i32 %weights, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="weights_addr_18571"/></StgValue>
</operation>

<operation id="658" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="9">
<![CDATA[
entry:509 %weights_load_18568 = load i9 %weights_addr_18568

]]></Node>
<StgValue><ssdm name="weights_load_18568"/></StgValue>
</operation>

<operation id="659" st_id="86" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="9">
<![CDATA[
entry:510 %weights_load_18569 = load i9 %weights_addr_18569

]]></Node>
<StgValue><ssdm name="weights_load_18569"/></StgValue>
</operation>

<operation id="660" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
entry:511 %weights_load_18570 = load i9 %weights_addr_18570

]]></Node>
<StgValue><ssdm name="weights_load_18570"/></StgValue>
</operation>

<operation id="661" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="9">
<![CDATA[
entry:513 %weights_load_18571 = load i9 %weights_addr_18571

]]></Node>
<StgValue><ssdm name="weights_load_18571"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="662" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %weights_addr_18572 = getelementptr i32 %weights, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="weights_addr_18572"/></StgValue>
</operation>

<operation id="663" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %weights_addr_18573 = getelementptr i32 %weights, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="weights_addr_18573"/></StgValue>
</operation>

<operation id="664" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="9">
<![CDATA[
entry:511 %weights_load_18570 = load i9 %weights_addr_18570

]]></Node>
<StgValue><ssdm name="weights_load_18570"/></StgValue>
</operation>

<operation id="665" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="9">
<![CDATA[
entry:513 %weights_load_18571 = load i9 %weights_addr_18571

]]></Node>
<StgValue><ssdm name="weights_load_18571"/></StgValue>
</operation>

<operation id="666" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="9">
<![CDATA[
entry:514 %weights_load_18572 = load i9 %weights_addr_18572

]]></Node>
<StgValue><ssdm name="weights_load_18572"/></StgValue>
</operation>

<operation id="667" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="9">
<![CDATA[
entry:515 %weights_load_18573 = load i9 %weights_addr_18573

]]></Node>
<StgValue><ssdm name="weights_load_18573"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="668" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %weights_addr_18574 = getelementptr i32 %weights, i64 0, i64 115

]]></Node>
<StgValue><ssdm name="weights_addr_18574"/></StgValue>
</operation>

<operation id="669" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %weights_addr_18575 = getelementptr i32 %weights, i64 0, i64 147

]]></Node>
<StgValue><ssdm name="weights_addr_18575"/></StgValue>
</operation>

<operation id="670" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="9">
<![CDATA[
entry:514 %weights_load_18572 = load i9 %weights_addr_18572

]]></Node>
<StgValue><ssdm name="weights_load_18572"/></StgValue>
</operation>

<operation id="671" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="9">
<![CDATA[
entry:515 %weights_load_18573 = load i9 %weights_addr_18573

]]></Node>
<StgValue><ssdm name="weights_load_18573"/></StgValue>
</operation>

<operation id="672" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="9">
<![CDATA[
entry:516 %weights_load_18574 = load i9 %weights_addr_18574

]]></Node>
<StgValue><ssdm name="weights_load_18574"/></StgValue>
</operation>

<operation id="673" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="9">
<![CDATA[
entry:517 %weights_load_18575 = load i9 %weights_addr_18575

]]></Node>
<StgValue><ssdm name="weights_load_18575"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="674" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %weights_addr_18576 = getelementptr i32 %weights, i64 0, i64 179

]]></Node>
<StgValue><ssdm name="weights_addr_18576"/></StgValue>
</operation>

<operation id="675" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %weights_addr_18577 = getelementptr i32 %weights, i64 0, i64 211

]]></Node>
<StgValue><ssdm name="weights_addr_18577"/></StgValue>
</operation>

<operation id="676" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="9">
<![CDATA[
entry:516 %weights_load_18574 = load i9 %weights_addr_18574

]]></Node>
<StgValue><ssdm name="weights_load_18574"/></StgValue>
</operation>

<operation id="677" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="9">
<![CDATA[
entry:517 %weights_load_18575 = load i9 %weights_addr_18575

]]></Node>
<StgValue><ssdm name="weights_load_18575"/></StgValue>
</operation>

<operation id="678" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="9">
<![CDATA[
entry:518 %weights_load_18576 = load i9 %weights_addr_18576

]]></Node>
<StgValue><ssdm name="weights_load_18576"/></StgValue>
</operation>

<operation id="679" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="9">
<![CDATA[
entry:519 %weights_load_18577 = load i9 %weights_addr_18577

]]></Node>
<StgValue><ssdm name="weights_load_18577"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="680" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %weights_addr_18578 = getelementptr i32 %weights, i64 0, i64 243

]]></Node>
<StgValue><ssdm name="weights_addr_18578"/></StgValue>
</operation>

<operation id="681" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %weights_addr_18579 = getelementptr i32 %weights, i64 0, i64 275

]]></Node>
<StgValue><ssdm name="weights_addr_18579"/></StgValue>
</operation>

<operation id="682" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="9">
<![CDATA[
entry:518 %weights_load_18576 = load i9 %weights_addr_18576

]]></Node>
<StgValue><ssdm name="weights_load_18576"/></StgValue>
</operation>

<operation id="683" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="9">
<![CDATA[
entry:519 %weights_load_18577 = load i9 %weights_addr_18577

]]></Node>
<StgValue><ssdm name="weights_load_18577"/></StgValue>
</operation>

<operation id="684" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="9">
<![CDATA[
entry:520 %weights_load_18578 = load i9 %weights_addr_18578

]]></Node>
<StgValue><ssdm name="weights_load_18578"/></StgValue>
</operation>

<operation id="685" st_id="90" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
entry:521 %weights_load_18579 = load i9 %weights_addr_18579

]]></Node>
<StgValue><ssdm name="weights_load_18579"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="686" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %weights_addr_18580 = getelementptr i32 %weights, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="weights_addr_18580"/></StgValue>
</operation>

<operation id="687" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %weights_addr_18581 = getelementptr i32 %weights, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="weights_addr_18581"/></StgValue>
</operation>

<operation id="688" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="9">
<![CDATA[
entry:520 %weights_load_18578 = load i9 %weights_addr_18578

]]></Node>
<StgValue><ssdm name="weights_load_18578"/></StgValue>
</operation>

<operation id="689" st_id="91" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="9">
<![CDATA[
entry:521 %weights_load_18579 = load i9 %weights_addr_18579

]]></Node>
<StgValue><ssdm name="weights_load_18579"/></StgValue>
</operation>

<operation id="690" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
entry:523 %weights_load_18580 = load i9 %weights_addr_18580

]]></Node>
<StgValue><ssdm name="weights_load_18580"/></StgValue>
</operation>

<operation id="691" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
entry:524 %weights_load_18581 = load i9 %weights_addr_18581

]]></Node>
<StgValue><ssdm name="weights_load_18581"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="692" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %weights_addr_18582 = getelementptr i32 %weights, i64 0, i64 84

]]></Node>
<StgValue><ssdm name="weights_addr_18582"/></StgValue>
</operation>

<operation id="693" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %weights_addr_18583 = getelementptr i32 %weights, i64 0, i64 116

]]></Node>
<StgValue><ssdm name="weights_addr_18583"/></StgValue>
</operation>

<operation id="694" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="9">
<![CDATA[
entry:523 %weights_load_18580 = load i9 %weights_addr_18580

]]></Node>
<StgValue><ssdm name="weights_load_18580"/></StgValue>
</operation>

<operation id="695" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="9">
<![CDATA[
entry:524 %weights_load_18581 = load i9 %weights_addr_18581

]]></Node>
<StgValue><ssdm name="weights_load_18581"/></StgValue>
</operation>

<operation id="696" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="9">
<![CDATA[
entry:525 %weights_load_18582 = load i9 %weights_addr_18582

]]></Node>
<StgValue><ssdm name="weights_load_18582"/></StgValue>
</operation>

<operation id="697" st_id="92" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="9">
<![CDATA[
entry:526 %weights_load_18583 = load i9 %weights_addr_18583

]]></Node>
<StgValue><ssdm name="weights_load_18583"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="698" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %weights_addr_18584 = getelementptr i32 %weights, i64 0, i64 148

]]></Node>
<StgValue><ssdm name="weights_addr_18584"/></StgValue>
</operation>

<operation id="699" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %weights_addr_18585 = getelementptr i32 %weights, i64 0, i64 180

]]></Node>
<StgValue><ssdm name="weights_addr_18585"/></StgValue>
</operation>

<operation id="700" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="9">
<![CDATA[
entry:525 %weights_load_18582 = load i9 %weights_addr_18582

]]></Node>
<StgValue><ssdm name="weights_load_18582"/></StgValue>
</operation>

<operation id="701" st_id="93" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="9">
<![CDATA[
entry:526 %weights_load_18583 = load i9 %weights_addr_18583

]]></Node>
<StgValue><ssdm name="weights_load_18583"/></StgValue>
</operation>

<operation id="702" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="9">
<![CDATA[
entry:527 %weights_load_18584 = load i9 %weights_addr_18584

]]></Node>
<StgValue><ssdm name="weights_load_18584"/></StgValue>
</operation>

<operation id="703" st_id="93" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="9">
<![CDATA[
entry:528 %weights_load_18585 = load i9 %weights_addr_18585

]]></Node>
<StgValue><ssdm name="weights_load_18585"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="704" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %weights_addr_18586 = getelementptr i32 %weights, i64 0, i64 212

]]></Node>
<StgValue><ssdm name="weights_addr_18586"/></StgValue>
</operation>

<operation id="705" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %weights_addr_18587 = getelementptr i32 %weights, i64 0, i64 244

]]></Node>
<StgValue><ssdm name="weights_addr_18587"/></StgValue>
</operation>

<operation id="706" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="32" op_0_bw="9">
<![CDATA[
entry:527 %weights_load_18584 = load i9 %weights_addr_18584

]]></Node>
<StgValue><ssdm name="weights_load_18584"/></StgValue>
</operation>

<operation id="707" st_id="94" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="9">
<![CDATA[
entry:528 %weights_load_18585 = load i9 %weights_addr_18585

]]></Node>
<StgValue><ssdm name="weights_load_18585"/></StgValue>
</operation>

<operation id="708" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="9">
<![CDATA[
entry:529 %weights_load_18586 = load i9 %weights_addr_18586

]]></Node>
<StgValue><ssdm name="weights_load_18586"/></StgValue>
</operation>

<operation id="709" st_id="94" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="9">
<![CDATA[
entry:530 %weights_load_18587 = load i9 %weights_addr_18587

]]></Node>
<StgValue><ssdm name="weights_load_18587"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="710" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %weights_addr_18588 = getelementptr i32 %weights, i64 0, i64 276

]]></Node>
<StgValue><ssdm name="weights_addr_18588"/></StgValue>
</operation>

<operation id="711" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %weights_addr_18589 = getelementptr i32 %weights, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="weights_addr_18589"/></StgValue>
</operation>

<operation id="712" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="9">
<![CDATA[
entry:529 %weights_load_18586 = load i9 %weights_addr_18586

]]></Node>
<StgValue><ssdm name="weights_load_18586"/></StgValue>
</operation>

<operation id="713" st_id="95" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="9">
<![CDATA[
entry:530 %weights_load_18587 = load i9 %weights_addr_18587

]]></Node>
<StgValue><ssdm name="weights_load_18587"/></StgValue>
</operation>

<operation id="714" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="9">
<![CDATA[
entry:531 %weights_load_18588 = load i9 %weights_addr_18588

]]></Node>
<StgValue><ssdm name="weights_load_18588"/></StgValue>
</operation>

<operation id="715" st_id="95" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
entry:533 %weights_load_18589 = load i9 %weights_addr_18589

]]></Node>
<StgValue><ssdm name="weights_load_18589"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="716" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %weights_addr_18590 = getelementptr i32 %weights, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="weights_addr_18590"/></StgValue>
</operation>

<operation id="717" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %weights_addr_18591 = getelementptr i32 %weights, i64 0, i64 85

]]></Node>
<StgValue><ssdm name="weights_addr_18591"/></StgValue>
</operation>

<operation id="718" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="9">
<![CDATA[
entry:531 %weights_load_18588 = load i9 %weights_addr_18588

]]></Node>
<StgValue><ssdm name="weights_load_18588"/></StgValue>
</operation>

<operation id="719" st_id="96" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="9">
<![CDATA[
entry:533 %weights_load_18589 = load i9 %weights_addr_18589

]]></Node>
<StgValue><ssdm name="weights_load_18589"/></StgValue>
</operation>

<operation id="720" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="9">
<![CDATA[
entry:534 %weights_load_18590 = load i9 %weights_addr_18590

]]></Node>
<StgValue><ssdm name="weights_load_18590"/></StgValue>
</operation>

<operation id="721" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="9">
<![CDATA[
entry:535 %weights_load_18591 = load i9 %weights_addr_18591

]]></Node>
<StgValue><ssdm name="weights_load_18591"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="722" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %weights_addr_18592 = getelementptr i32 %weights, i64 0, i64 117

]]></Node>
<StgValue><ssdm name="weights_addr_18592"/></StgValue>
</operation>

<operation id="723" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %weights_addr_18593 = getelementptr i32 %weights, i64 0, i64 149

]]></Node>
<StgValue><ssdm name="weights_addr_18593"/></StgValue>
</operation>

<operation id="724" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="9">
<![CDATA[
entry:534 %weights_load_18590 = load i9 %weights_addr_18590

]]></Node>
<StgValue><ssdm name="weights_load_18590"/></StgValue>
</operation>

<operation id="725" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="9">
<![CDATA[
entry:535 %weights_load_18591 = load i9 %weights_addr_18591

]]></Node>
<StgValue><ssdm name="weights_load_18591"/></StgValue>
</operation>

<operation id="726" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="9">
<![CDATA[
entry:536 %weights_load_18592 = load i9 %weights_addr_18592

]]></Node>
<StgValue><ssdm name="weights_load_18592"/></StgValue>
</operation>

<operation id="727" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="9">
<![CDATA[
entry:537 %weights_load_18593 = load i9 %weights_addr_18593

]]></Node>
<StgValue><ssdm name="weights_load_18593"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="728" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %weights_addr_18594 = getelementptr i32 %weights, i64 0, i64 181

]]></Node>
<StgValue><ssdm name="weights_addr_18594"/></StgValue>
</operation>

<operation id="729" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %weights_addr_18595 = getelementptr i32 %weights, i64 0, i64 213

]]></Node>
<StgValue><ssdm name="weights_addr_18595"/></StgValue>
</operation>

<operation id="730" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="9">
<![CDATA[
entry:536 %weights_load_18592 = load i9 %weights_addr_18592

]]></Node>
<StgValue><ssdm name="weights_load_18592"/></StgValue>
</operation>

<operation id="731" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="9">
<![CDATA[
entry:537 %weights_load_18593 = load i9 %weights_addr_18593

]]></Node>
<StgValue><ssdm name="weights_load_18593"/></StgValue>
</operation>

<operation id="732" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="9">
<![CDATA[
entry:538 %weights_load_18594 = load i9 %weights_addr_18594

]]></Node>
<StgValue><ssdm name="weights_load_18594"/></StgValue>
</operation>

<operation id="733" st_id="98" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="9">
<![CDATA[
entry:539 %weights_load_18595 = load i9 %weights_addr_18595

]]></Node>
<StgValue><ssdm name="weights_load_18595"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="734" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %weights_addr_18596 = getelementptr i32 %weights, i64 0, i64 245

]]></Node>
<StgValue><ssdm name="weights_addr_18596"/></StgValue>
</operation>

<operation id="735" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %weights_addr_18597 = getelementptr i32 %weights, i64 0, i64 277

]]></Node>
<StgValue><ssdm name="weights_addr_18597"/></StgValue>
</operation>

<operation id="736" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="9">
<![CDATA[
entry:538 %weights_load_18594 = load i9 %weights_addr_18594

]]></Node>
<StgValue><ssdm name="weights_load_18594"/></StgValue>
</operation>

<operation id="737" st_id="99" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="32" op_0_bw="9">
<![CDATA[
entry:539 %weights_load_18595 = load i9 %weights_addr_18595

]]></Node>
<StgValue><ssdm name="weights_load_18595"/></StgValue>
</operation>

<operation id="738" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="9">
<![CDATA[
entry:540 %weights_load_18596 = load i9 %weights_addr_18596

]]></Node>
<StgValue><ssdm name="weights_load_18596"/></StgValue>
</operation>

<operation id="739" st_id="99" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="9">
<![CDATA[
entry:541 %weights_load_18597 = load i9 %weights_addr_18597

]]></Node>
<StgValue><ssdm name="weights_load_18597"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="740" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:223 %weights_addr_18598 = getelementptr i32 %weights, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="weights_addr_18598"/></StgValue>
</operation>

<operation id="741" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %weights_addr_18599 = getelementptr i32 %weights, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="weights_addr_18599"/></StgValue>
</operation>

<operation id="742" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="9">
<![CDATA[
entry:540 %weights_load_18596 = load i9 %weights_addr_18596

]]></Node>
<StgValue><ssdm name="weights_load_18596"/></StgValue>
</operation>

<operation id="743" st_id="100" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="9">
<![CDATA[
entry:541 %weights_load_18597 = load i9 %weights_addr_18597

]]></Node>
<StgValue><ssdm name="weights_load_18597"/></StgValue>
</operation>

<operation id="744" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="9">
<![CDATA[
entry:543 %weights_load_18598 = load i9 %weights_addr_18598

]]></Node>
<StgValue><ssdm name="weights_load_18598"/></StgValue>
</operation>

<operation id="745" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
entry:544 %weights_load_18599 = load i9 %weights_addr_18599

]]></Node>
<StgValue><ssdm name="weights_load_18599"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="746" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %weights_addr_18600 = getelementptr i32 %weights, i64 0, i64 86

]]></Node>
<StgValue><ssdm name="weights_addr_18600"/></StgValue>
</operation>

<operation id="747" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %weights_addr_18601 = getelementptr i32 %weights, i64 0, i64 118

]]></Node>
<StgValue><ssdm name="weights_addr_18601"/></StgValue>
</operation>

<operation id="748" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="9">
<![CDATA[
entry:543 %weights_load_18598 = load i9 %weights_addr_18598

]]></Node>
<StgValue><ssdm name="weights_load_18598"/></StgValue>
</operation>

<operation id="749" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="9">
<![CDATA[
entry:544 %weights_load_18599 = load i9 %weights_addr_18599

]]></Node>
<StgValue><ssdm name="weights_load_18599"/></StgValue>
</operation>

<operation id="750" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
entry:545 %weights_load_18600 = load i9 %weights_addr_18600

]]></Node>
<StgValue><ssdm name="weights_load_18600"/></StgValue>
</operation>

<operation id="751" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="9">
<![CDATA[
entry:546 %weights_load_18601 = load i9 %weights_addr_18601

]]></Node>
<StgValue><ssdm name="weights_load_18601"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="752" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %weights_addr_18602 = getelementptr i32 %weights, i64 0, i64 150

]]></Node>
<StgValue><ssdm name="weights_addr_18602"/></StgValue>
</operation>

<operation id="753" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %weights_addr_18603 = getelementptr i32 %weights, i64 0, i64 182

]]></Node>
<StgValue><ssdm name="weights_addr_18603"/></StgValue>
</operation>

<operation id="754" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="9">
<![CDATA[
entry:545 %weights_load_18600 = load i9 %weights_addr_18600

]]></Node>
<StgValue><ssdm name="weights_load_18600"/></StgValue>
</operation>

<operation id="755" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="9">
<![CDATA[
entry:546 %weights_load_18601 = load i9 %weights_addr_18601

]]></Node>
<StgValue><ssdm name="weights_load_18601"/></StgValue>
</operation>

<operation id="756" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
entry:547 %weights_load_18602 = load i9 %weights_addr_18602

]]></Node>
<StgValue><ssdm name="weights_load_18602"/></StgValue>
</operation>

<operation id="757" st_id="102" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="9">
<![CDATA[
entry:548 %weights_load_18603 = load i9 %weights_addr_18603

]]></Node>
<StgValue><ssdm name="weights_load_18603"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="758" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:229 %weights_addr_18604 = getelementptr i32 %weights, i64 0, i64 214

]]></Node>
<StgValue><ssdm name="weights_addr_18604"/></StgValue>
</operation>

<operation id="759" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %weights_addr_18605 = getelementptr i32 %weights, i64 0, i64 246

]]></Node>
<StgValue><ssdm name="weights_addr_18605"/></StgValue>
</operation>

<operation id="760" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="9">
<![CDATA[
entry:547 %weights_load_18602 = load i9 %weights_addr_18602

]]></Node>
<StgValue><ssdm name="weights_load_18602"/></StgValue>
</operation>

<operation id="761" st_id="103" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="9">
<![CDATA[
entry:548 %weights_load_18603 = load i9 %weights_addr_18603

]]></Node>
<StgValue><ssdm name="weights_load_18603"/></StgValue>
</operation>

<operation id="762" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="9">
<![CDATA[
entry:549 %weights_load_18604 = load i9 %weights_addr_18604

]]></Node>
<StgValue><ssdm name="weights_load_18604"/></StgValue>
</operation>

<operation id="763" st_id="103" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="9">
<![CDATA[
entry:550 %weights_load_18605 = load i9 %weights_addr_18605

]]></Node>
<StgValue><ssdm name="weights_load_18605"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="764" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %weights_addr_18606 = getelementptr i32 %weights, i64 0, i64 278

]]></Node>
<StgValue><ssdm name="weights_addr_18606"/></StgValue>
</operation>

<operation id="765" st_id="104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %weights_addr_18607 = getelementptr i32 %weights, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="weights_addr_18607"/></StgValue>
</operation>

<operation id="766" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="9">
<![CDATA[
entry:549 %weights_load_18604 = load i9 %weights_addr_18604

]]></Node>
<StgValue><ssdm name="weights_load_18604"/></StgValue>
</operation>

<operation id="767" st_id="104" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="9">
<![CDATA[
entry:550 %weights_load_18605 = load i9 %weights_addr_18605

]]></Node>
<StgValue><ssdm name="weights_load_18605"/></StgValue>
</operation>

<operation id="768" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
entry:551 %weights_load_18606 = load i9 %weights_addr_18606

]]></Node>
<StgValue><ssdm name="weights_load_18606"/></StgValue>
</operation>

<operation id="769" st_id="104" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
entry:553 %weights_load_18607 = load i9 %weights_addr_18607

]]></Node>
<StgValue><ssdm name="weights_load_18607"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="770" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %weights_addr_18608 = getelementptr i32 %weights, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="weights_addr_18608"/></StgValue>
</operation>

<operation id="771" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %weights_addr_18609 = getelementptr i32 %weights, i64 0, i64 87

]]></Node>
<StgValue><ssdm name="weights_addr_18609"/></StgValue>
</operation>

<operation id="772" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="9">
<![CDATA[
entry:551 %weights_load_18606 = load i9 %weights_addr_18606

]]></Node>
<StgValue><ssdm name="weights_load_18606"/></StgValue>
</operation>

<operation id="773" st_id="105" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="9">
<![CDATA[
entry:553 %weights_load_18607 = load i9 %weights_addr_18607

]]></Node>
<StgValue><ssdm name="weights_load_18607"/></StgValue>
</operation>

<operation id="774" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="9">
<![CDATA[
entry:554 %weights_load_18608 = load i9 %weights_addr_18608

]]></Node>
<StgValue><ssdm name="weights_load_18608"/></StgValue>
</operation>

<operation id="775" st_id="105" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
entry:555 %weights_load_18609 = load i9 %weights_addr_18609

]]></Node>
<StgValue><ssdm name="weights_load_18609"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="776" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %weights_addr_18610 = getelementptr i32 %weights, i64 0, i64 119

]]></Node>
<StgValue><ssdm name="weights_addr_18610"/></StgValue>
</operation>

<operation id="777" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %weights_addr_18611 = getelementptr i32 %weights, i64 0, i64 151

]]></Node>
<StgValue><ssdm name="weights_addr_18611"/></StgValue>
</operation>

<operation id="778" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="9">
<![CDATA[
entry:554 %weights_load_18608 = load i9 %weights_addr_18608

]]></Node>
<StgValue><ssdm name="weights_load_18608"/></StgValue>
</operation>

<operation id="779" st_id="106" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="9">
<![CDATA[
entry:555 %weights_load_18609 = load i9 %weights_addr_18609

]]></Node>
<StgValue><ssdm name="weights_load_18609"/></StgValue>
</operation>

<operation id="780" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="9">
<![CDATA[
entry:556 %weights_load_18610 = load i9 %weights_addr_18610

]]></Node>
<StgValue><ssdm name="weights_load_18610"/></StgValue>
</operation>

<operation id="781" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
entry:557 %weights_load_18611 = load i9 %weights_addr_18611

]]></Node>
<StgValue><ssdm name="weights_load_18611"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="782" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %weights_addr_18612 = getelementptr i32 %weights, i64 0, i64 183

]]></Node>
<StgValue><ssdm name="weights_addr_18612"/></StgValue>
</operation>

<operation id="783" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %weights_addr_18613 = getelementptr i32 %weights, i64 0, i64 215

]]></Node>
<StgValue><ssdm name="weights_addr_18613"/></StgValue>
</operation>

<operation id="784" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="9">
<![CDATA[
entry:556 %weights_load_18610 = load i9 %weights_addr_18610

]]></Node>
<StgValue><ssdm name="weights_load_18610"/></StgValue>
</operation>

<operation id="785" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="9">
<![CDATA[
entry:557 %weights_load_18611 = load i9 %weights_addr_18611

]]></Node>
<StgValue><ssdm name="weights_load_18611"/></StgValue>
</operation>

<operation id="786" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="9">
<![CDATA[
entry:558 %weights_load_18612 = load i9 %weights_addr_18612

]]></Node>
<StgValue><ssdm name="weights_load_18612"/></StgValue>
</operation>

<operation id="787" st_id="107" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="9">
<![CDATA[
entry:559 %weights_load_18613 = load i9 %weights_addr_18613

]]></Node>
<StgValue><ssdm name="weights_load_18613"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="788" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %weights_addr_18614 = getelementptr i32 %weights, i64 0, i64 247

]]></Node>
<StgValue><ssdm name="weights_addr_18614"/></StgValue>
</operation>

<operation id="789" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %weights_addr_18615 = getelementptr i32 %weights, i64 0, i64 279

]]></Node>
<StgValue><ssdm name="weights_addr_18615"/></StgValue>
</operation>

<operation id="790" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="9">
<![CDATA[
entry:558 %weights_load_18612 = load i9 %weights_addr_18612

]]></Node>
<StgValue><ssdm name="weights_load_18612"/></StgValue>
</operation>

<operation id="791" st_id="108" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="32" op_0_bw="9">
<![CDATA[
entry:559 %weights_load_18613 = load i9 %weights_addr_18613

]]></Node>
<StgValue><ssdm name="weights_load_18613"/></StgValue>
</operation>

<operation id="792" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
entry:560 %weights_load_18614 = load i9 %weights_addr_18614

]]></Node>
<StgValue><ssdm name="weights_load_18614"/></StgValue>
</operation>

<operation id="793" st_id="108" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="9">
<![CDATA[
entry:561 %weights_load_18615 = load i9 %weights_addr_18615

]]></Node>
<StgValue><ssdm name="weights_load_18615"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="794" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:243 %weights_addr_18616 = getelementptr i32 %weights, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="weights_addr_18616"/></StgValue>
</operation>

<operation id="795" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %weights_addr_18617 = getelementptr i32 %weights, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="weights_addr_18617"/></StgValue>
</operation>

<operation id="796" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="9">
<![CDATA[
entry:560 %weights_load_18614 = load i9 %weights_addr_18614

]]></Node>
<StgValue><ssdm name="weights_load_18614"/></StgValue>
</operation>

<operation id="797" st_id="109" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="9">
<![CDATA[
entry:561 %weights_load_18615 = load i9 %weights_addr_18615

]]></Node>
<StgValue><ssdm name="weights_load_18615"/></StgValue>
</operation>

<operation id="798" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="9">
<![CDATA[
entry:563 %weights_load_18616 = load i9 %weights_addr_18616

]]></Node>
<StgValue><ssdm name="weights_load_18616"/></StgValue>
</operation>

<operation id="799" st_id="109" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="9">
<![CDATA[
entry:564 %weights_load_18617 = load i9 %weights_addr_18617

]]></Node>
<StgValue><ssdm name="weights_load_18617"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="800" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %weights_addr_18618 = getelementptr i32 %weights, i64 0, i64 88

]]></Node>
<StgValue><ssdm name="weights_addr_18618"/></StgValue>
</operation>

<operation id="801" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %weights_addr_18619 = getelementptr i32 %weights, i64 0, i64 120

]]></Node>
<StgValue><ssdm name="weights_addr_18619"/></StgValue>
</operation>

<operation id="802" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="32" op_0_bw="9">
<![CDATA[
entry:563 %weights_load_18616 = load i9 %weights_addr_18616

]]></Node>
<StgValue><ssdm name="weights_load_18616"/></StgValue>
</operation>

<operation id="803" st_id="110" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="9">
<![CDATA[
entry:564 %weights_load_18617 = load i9 %weights_addr_18617

]]></Node>
<StgValue><ssdm name="weights_load_18617"/></StgValue>
</operation>

<operation id="804" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="9">
<![CDATA[
entry:565 %weights_load_18618 = load i9 %weights_addr_18618

]]></Node>
<StgValue><ssdm name="weights_load_18618"/></StgValue>
</operation>

<operation id="805" st_id="110" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
entry:566 %weights_load_18619 = load i9 %weights_addr_18619

]]></Node>
<StgValue><ssdm name="weights_load_18619"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="806" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %weights_addr_18620 = getelementptr i32 %weights, i64 0, i64 152

]]></Node>
<StgValue><ssdm name="weights_addr_18620"/></StgValue>
</operation>

<operation id="807" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %weights_addr_18621 = getelementptr i32 %weights, i64 0, i64 184

]]></Node>
<StgValue><ssdm name="weights_addr_18621"/></StgValue>
</operation>

<operation id="808" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="9">
<![CDATA[
entry:565 %weights_load_18618 = load i9 %weights_addr_18618

]]></Node>
<StgValue><ssdm name="weights_load_18618"/></StgValue>
</operation>

<operation id="809" st_id="111" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="9">
<![CDATA[
entry:566 %weights_load_18619 = load i9 %weights_addr_18619

]]></Node>
<StgValue><ssdm name="weights_load_18619"/></StgValue>
</operation>

<operation id="810" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="9">
<![CDATA[
entry:567 %weights_load_18620 = load i9 %weights_addr_18620

]]></Node>
<StgValue><ssdm name="weights_load_18620"/></StgValue>
</operation>

<operation id="811" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
entry:568 %weights_load_18621 = load i9 %weights_addr_18621

]]></Node>
<StgValue><ssdm name="weights_load_18621"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="812" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %weights_addr_18622 = getelementptr i32 %weights, i64 0, i64 216

]]></Node>
<StgValue><ssdm name="weights_addr_18622"/></StgValue>
</operation>

<operation id="813" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %weights_addr_18623 = getelementptr i32 %weights, i64 0, i64 248

]]></Node>
<StgValue><ssdm name="weights_addr_18623"/></StgValue>
</operation>

<operation id="814" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="9">
<![CDATA[
entry:567 %weights_load_18620 = load i9 %weights_addr_18620

]]></Node>
<StgValue><ssdm name="weights_load_18620"/></StgValue>
</operation>

<operation id="815" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="9">
<![CDATA[
entry:568 %weights_load_18621 = load i9 %weights_addr_18621

]]></Node>
<StgValue><ssdm name="weights_load_18621"/></StgValue>
</operation>

<operation id="816" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
entry:569 %weights_load_18622 = load i9 %weights_addr_18622

]]></Node>
<StgValue><ssdm name="weights_load_18622"/></StgValue>
</operation>

<operation id="817" st_id="112" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="9">
<![CDATA[
entry:570 %weights_load_18623 = load i9 %weights_addr_18623

]]></Node>
<StgValue><ssdm name="weights_load_18623"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="818" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %weights_addr_18624 = getelementptr i32 %weights, i64 0, i64 280

]]></Node>
<StgValue><ssdm name="weights_addr_18624"/></StgValue>
</operation>

<operation id="819" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %weights_addr_18625 = getelementptr i32 %weights, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="weights_addr_18625"/></StgValue>
</operation>

<operation id="820" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="9">
<![CDATA[
entry:569 %weights_load_18622 = load i9 %weights_addr_18622

]]></Node>
<StgValue><ssdm name="weights_load_18622"/></StgValue>
</operation>

<operation id="821" st_id="113" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="9">
<![CDATA[
entry:570 %weights_load_18623 = load i9 %weights_addr_18623

]]></Node>
<StgValue><ssdm name="weights_load_18623"/></StgValue>
</operation>

<operation id="822" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
entry:571 %weights_load_18624 = load i9 %weights_addr_18624

]]></Node>
<StgValue><ssdm name="weights_load_18624"/></StgValue>
</operation>

<operation id="823" st_id="113" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="9">
<![CDATA[
entry:573 %weights_load_18625 = load i9 %weights_addr_18625

]]></Node>
<StgValue><ssdm name="weights_load_18625"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="824" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %weights_addr_18626 = getelementptr i32 %weights, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="weights_addr_18626"/></StgValue>
</operation>

<operation id="825" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:255 %weights_addr_18627 = getelementptr i32 %weights, i64 0, i64 89

]]></Node>
<StgValue><ssdm name="weights_addr_18627"/></StgValue>
</operation>

<operation id="826" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="32" op_0_bw="9">
<![CDATA[
entry:571 %weights_load_18624 = load i9 %weights_addr_18624

]]></Node>
<StgValue><ssdm name="weights_load_18624"/></StgValue>
</operation>

<operation id="827" st_id="114" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="9">
<![CDATA[
entry:573 %weights_load_18625 = load i9 %weights_addr_18625

]]></Node>
<StgValue><ssdm name="weights_load_18625"/></StgValue>
</operation>

<operation id="828" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
entry:574 %weights_load_18626 = load i9 %weights_addr_18626

]]></Node>
<StgValue><ssdm name="weights_load_18626"/></StgValue>
</operation>

<operation id="829" st_id="114" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
entry:575 %weights_load_18627 = load i9 %weights_addr_18627

]]></Node>
<StgValue><ssdm name="weights_load_18627"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="830" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %weights_addr_18628 = getelementptr i32 %weights, i64 0, i64 121

]]></Node>
<StgValue><ssdm name="weights_addr_18628"/></StgValue>
</operation>

<operation id="831" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %weights_addr_18629 = getelementptr i32 %weights, i64 0, i64 153

]]></Node>
<StgValue><ssdm name="weights_addr_18629"/></StgValue>
</operation>

<operation id="832" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="9">
<![CDATA[
entry:574 %weights_load_18626 = load i9 %weights_addr_18626

]]></Node>
<StgValue><ssdm name="weights_load_18626"/></StgValue>
</operation>

<operation id="833" st_id="115" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="32" op_0_bw="9">
<![CDATA[
entry:575 %weights_load_18627 = load i9 %weights_addr_18627

]]></Node>
<StgValue><ssdm name="weights_load_18627"/></StgValue>
</operation>

<operation id="834" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
entry:576 %weights_load_18628 = load i9 %weights_addr_18628

]]></Node>
<StgValue><ssdm name="weights_load_18628"/></StgValue>
</operation>

<operation id="835" st_id="115" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
entry:577 %weights_load_18629 = load i9 %weights_addr_18629

]]></Node>
<StgValue><ssdm name="weights_load_18629"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="836" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %weights_addr_18630 = getelementptr i32 %weights, i64 0, i64 185

]]></Node>
<StgValue><ssdm name="weights_addr_18630"/></StgValue>
</operation>

<operation id="837" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:259 %weights_addr_18631 = getelementptr i32 %weights, i64 0, i64 217

]]></Node>
<StgValue><ssdm name="weights_addr_18631"/></StgValue>
</operation>

<operation id="838" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="9">
<![CDATA[
entry:576 %weights_load_18628 = load i9 %weights_addr_18628

]]></Node>
<StgValue><ssdm name="weights_load_18628"/></StgValue>
</operation>

<operation id="839" st_id="116" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="9">
<![CDATA[
entry:577 %weights_load_18629 = load i9 %weights_addr_18629

]]></Node>
<StgValue><ssdm name="weights_load_18629"/></StgValue>
</operation>

<operation id="840" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
entry:578 %weights_load_18630 = load i9 %weights_addr_18630

]]></Node>
<StgValue><ssdm name="weights_load_18630"/></StgValue>
</operation>

<operation id="841" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="9">
<![CDATA[
entry:579 %weights_load_18631 = load i9 %weights_addr_18631

]]></Node>
<StgValue><ssdm name="weights_load_18631"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="842" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %weights_addr_18632 = getelementptr i32 %weights, i64 0, i64 249

]]></Node>
<StgValue><ssdm name="weights_addr_18632"/></StgValue>
</operation>

<operation id="843" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %weights_addr_18633 = getelementptr i32 %weights, i64 0, i64 281

]]></Node>
<StgValue><ssdm name="weights_addr_18633"/></StgValue>
</operation>

<operation id="844" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="9">
<![CDATA[
entry:578 %weights_load_18630 = load i9 %weights_addr_18630

]]></Node>
<StgValue><ssdm name="weights_load_18630"/></StgValue>
</operation>

<operation id="845" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="32" op_0_bw="9">
<![CDATA[
entry:579 %weights_load_18631 = load i9 %weights_addr_18631

]]></Node>
<StgValue><ssdm name="weights_load_18631"/></StgValue>
</operation>

<operation id="846" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
entry:580 %weights_load_18632 = load i9 %weights_addr_18632

]]></Node>
<StgValue><ssdm name="weights_load_18632"/></StgValue>
</operation>

<operation id="847" st_id="117" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
entry:581 %weights_load_18633 = load i9 %weights_addr_18633

]]></Node>
<StgValue><ssdm name="weights_load_18633"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="848" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %weights_addr_18634 = getelementptr i32 %weights, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="weights_addr_18634"/></StgValue>
</operation>

<operation id="849" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:264 %weights_addr_18635 = getelementptr i32 %weights, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="weights_addr_18635"/></StgValue>
</operation>

<operation id="850" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="9">
<![CDATA[
entry:580 %weights_load_18632 = load i9 %weights_addr_18632

]]></Node>
<StgValue><ssdm name="weights_load_18632"/></StgValue>
</operation>

<operation id="851" st_id="118" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="9">
<![CDATA[
entry:581 %weights_load_18633 = load i9 %weights_addr_18633

]]></Node>
<StgValue><ssdm name="weights_load_18633"/></StgValue>
</operation>

<operation id="852" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
entry:583 %weights_load_18634 = load i9 %weights_addr_18634

]]></Node>
<StgValue><ssdm name="weights_load_18634"/></StgValue>
</operation>

<operation id="853" st_id="118" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
entry:584 %weights_load_18635 = load i9 %weights_addr_18635

]]></Node>
<StgValue><ssdm name="weights_load_18635"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="854" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:265 %weights_addr_18636 = getelementptr i32 %weights, i64 0, i64 90

]]></Node>
<StgValue><ssdm name="weights_addr_18636"/></StgValue>
</operation>

<operation id="855" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %weights_addr_18637 = getelementptr i32 %weights, i64 0, i64 122

]]></Node>
<StgValue><ssdm name="weights_addr_18637"/></StgValue>
</operation>

<operation id="856" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="9">
<![CDATA[
entry:583 %weights_load_18634 = load i9 %weights_addr_18634

]]></Node>
<StgValue><ssdm name="weights_load_18634"/></StgValue>
</operation>

<operation id="857" st_id="119" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="9">
<![CDATA[
entry:584 %weights_load_18635 = load i9 %weights_addr_18635

]]></Node>
<StgValue><ssdm name="weights_load_18635"/></StgValue>
</operation>

<operation id="858" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="9">
<![CDATA[
entry:585 %weights_load_18636 = load i9 %weights_addr_18636

]]></Node>
<StgValue><ssdm name="weights_load_18636"/></StgValue>
</operation>

<operation id="859" st_id="119" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
entry:586 %weights_load_18637 = load i9 %weights_addr_18637

]]></Node>
<StgValue><ssdm name="weights_load_18637"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="860" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %weights_addr_18638 = getelementptr i32 %weights, i64 0, i64 154

]]></Node>
<StgValue><ssdm name="weights_addr_18638"/></StgValue>
</operation>

<operation id="861" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %weights_addr_18639 = getelementptr i32 %weights, i64 0, i64 186

]]></Node>
<StgValue><ssdm name="weights_addr_18639"/></StgValue>
</operation>

<operation id="862" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="9">
<![CDATA[
entry:585 %weights_load_18636 = load i9 %weights_addr_18636

]]></Node>
<StgValue><ssdm name="weights_load_18636"/></StgValue>
</operation>

<operation id="863" st_id="120" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="9">
<![CDATA[
entry:586 %weights_load_18637 = load i9 %weights_addr_18637

]]></Node>
<StgValue><ssdm name="weights_load_18637"/></StgValue>
</operation>

<operation id="864" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
entry:587 %weights_load_18638 = load i9 %weights_addr_18638

]]></Node>
<StgValue><ssdm name="weights_load_18638"/></StgValue>
</operation>

<operation id="865" st_id="120" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
entry:588 %weights_load_18639 = load i9 %weights_addr_18639

]]></Node>
<StgValue><ssdm name="weights_load_18639"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="866" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:269 %weights_addr_18640 = getelementptr i32 %weights, i64 0, i64 218

]]></Node>
<StgValue><ssdm name="weights_addr_18640"/></StgValue>
</operation>

<operation id="867" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %weights_addr_18641 = getelementptr i32 %weights, i64 0, i64 250

]]></Node>
<StgValue><ssdm name="weights_addr_18641"/></StgValue>
</operation>

<operation id="868" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="9">
<![CDATA[
entry:587 %weights_load_18638 = load i9 %weights_addr_18638

]]></Node>
<StgValue><ssdm name="weights_load_18638"/></StgValue>
</operation>

<operation id="869" st_id="121" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="9">
<![CDATA[
entry:588 %weights_load_18639 = load i9 %weights_addr_18639

]]></Node>
<StgValue><ssdm name="weights_load_18639"/></StgValue>
</operation>

<operation id="870" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
entry:589 %weights_load_18640 = load i9 %weights_addr_18640

]]></Node>
<StgValue><ssdm name="weights_load_18640"/></StgValue>
</operation>

<operation id="871" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
entry:590 %weights_load_18641 = load i9 %weights_addr_18641

]]></Node>
<StgValue><ssdm name="weights_load_18641"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="872" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:271 %weights_addr_18642 = getelementptr i32 %weights, i64 0, i64 282

]]></Node>
<StgValue><ssdm name="weights_addr_18642"/></StgValue>
</operation>

<operation id="873" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %weights_addr_18643 = getelementptr i32 %weights, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="weights_addr_18643"/></StgValue>
</operation>

<operation id="874" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="9">
<![CDATA[
entry:589 %weights_load_18640 = load i9 %weights_addr_18640

]]></Node>
<StgValue><ssdm name="weights_load_18640"/></StgValue>
</operation>

<operation id="875" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="9">
<![CDATA[
entry:590 %weights_load_18641 = load i9 %weights_addr_18641

]]></Node>
<StgValue><ssdm name="weights_load_18641"/></StgValue>
</operation>

<operation id="876" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="9">
<![CDATA[
entry:591 %weights_load_18642 = load i9 %weights_addr_18642

]]></Node>
<StgValue><ssdm name="weights_load_18642"/></StgValue>
</operation>

<operation id="877" st_id="122" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
entry:593 %weights_load_18643 = load i9 %weights_addr_18643

]]></Node>
<StgValue><ssdm name="weights_load_18643"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="878" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:274 %weights_addr_18644 = getelementptr i32 %weights, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="weights_addr_18644"/></StgValue>
</operation>

<operation id="879" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %weights_addr_18645 = getelementptr i32 %weights, i64 0, i64 91

]]></Node>
<StgValue><ssdm name="weights_addr_18645"/></StgValue>
</operation>

<operation id="880" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="9">
<![CDATA[
entry:591 %weights_load_18642 = load i9 %weights_addr_18642

]]></Node>
<StgValue><ssdm name="weights_load_18642"/></StgValue>
</operation>

<operation id="881" st_id="123" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="9">
<![CDATA[
entry:593 %weights_load_18643 = load i9 %weights_addr_18643

]]></Node>
<StgValue><ssdm name="weights_load_18643"/></StgValue>
</operation>

<operation id="882" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="9">
<![CDATA[
entry:594 %weights_load_18644 = load i9 %weights_addr_18644

]]></Node>
<StgValue><ssdm name="weights_load_18644"/></StgValue>
</operation>

<operation id="883" st_id="123" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="9">
<![CDATA[
entry:595 %weights_load_18645 = load i9 %weights_addr_18645

]]></Node>
<StgValue><ssdm name="weights_load_18645"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="884" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %weights_addr_18646 = getelementptr i32 %weights, i64 0, i64 123

]]></Node>
<StgValue><ssdm name="weights_addr_18646"/></StgValue>
</operation>

<operation id="885" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:277 %weights_addr_18647 = getelementptr i32 %weights, i64 0, i64 155

]]></Node>
<StgValue><ssdm name="weights_addr_18647"/></StgValue>
</operation>

<operation id="886" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="9">
<![CDATA[
entry:594 %weights_load_18644 = load i9 %weights_addr_18644

]]></Node>
<StgValue><ssdm name="weights_load_18644"/></StgValue>
</operation>

<operation id="887" st_id="124" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="9">
<![CDATA[
entry:595 %weights_load_18645 = load i9 %weights_addr_18645

]]></Node>
<StgValue><ssdm name="weights_load_18645"/></StgValue>
</operation>

<operation id="888" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="9">
<![CDATA[
entry:596 %weights_load_18646 = load i9 %weights_addr_18646

]]></Node>
<StgValue><ssdm name="weights_load_18646"/></StgValue>
</operation>

<operation id="889" st_id="124" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="9">
<![CDATA[
entry:597 %weights_load_18647 = load i9 %weights_addr_18647

]]></Node>
<StgValue><ssdm name="weights_load_18647"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="890" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %weights_addr_18648 = getelementptr i32 %weights, i64 0, i64 187

]]></Node>
<StgValue><ssdm name="weights_addr_18648"/></StgValue>
</operation>

<operation id="891" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %weights_addr_18649 = getelementptr i32 %weights, i64 0, i64 219

]]></Node>
<StgValue><ssdm name="weights_addr_18649"/></StgValue>
</operation>

<operation id="892" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="9">
<![CDATA[
entry:596 %weights_load_18646 = load i9 %weights_addr_18646

]]></Node>
<StgValue><ssdm name="weights_load_18646"/></StgValue>
</operation>

<operation id="893" st_id="125" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="9">
<![CDATA[
entry:597 %weights_load_18647 = load i9 %weights_addr_18647

]]></Node>
<StgValue><ssdm name="weights_load_18647"/></StgValue>
</operation>

<operation id="894" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
entry:598 %weights_load_18648 = load i9 %weights_addr_18648

]]></Node>
<StgValue><ssdm name="weights_load_18648"/></StgValue>
</operation>

<operation id="895" st_id="125" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="9">
<![CDATA[
entry:599 %weights_load_18649 = load i9 %weights_addr_18649

]]></Node>
<StgValue><ssdm name="weights_load_18649"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="896" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:280 %weights_addr_18650 = getelementptr i32 %weights, i64 0, i64 251

]]></Node>
<StgValue><ssdm name="weights_addr_18650"/></StgValue>
</operation>

<operation id="897" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %weights_addr_18651 = getelementptr i32 %weights, i64 0, i64 283

]]></Node>
<StgValue><ssdm name="weights_addr_18651"/></StgValue>
</operation>

<operation id="898" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="9">
<![CDATA[
entry:598 %weights_load_18648 = load i9 %weights_addr_18648

]]></Node>
<StgValue><ssdm name="weights_load_18648"/></StgValue>
</operation>

<operation id="899" st_id="126" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="9">
<![CDATA[
entry:599 %weights_load_18649 = load i9 %weights_addr_18649

]]></Node>
<StgValue><ssdm name="weights_load_18649"/></StgValue>
</operation>

<operation id="900" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="9">
<![CDATA[
entry:600 %weights_load_18650 = load i9 %weights_addr_18650

]]></Node>
<StgValue><ssdm name="weights_load_18650"/></StgValue>
</operation>

<operation id="901" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="9">
<![CDATA[
entry:601 %weights_load_18651 = load i9 %weights_addr_18651

]]></Node>
<StgValue><ssdm name="weights_load_18651"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="902" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:283 %weights_addr_18652 = getelementptr i32 %weights, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="weights_addr_18652"/></StgValue>
</operation>

<operation id="903" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %weights_addr_18653 = getelementptr i32 %weights, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="weights_addr_18653"/></StgValue>
</operation>

<operation id="904" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="9">
<![CDATA[
entry:600 %weights_load_18650 = load i9 %weights_addr_18650

]]></Node>
<StgValue><ssdm name="weights_load_18650"/></StgValue>
</operation>

<operation id="905" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="9">
<![CDATA[
entry:601 %weights_load_18651 = load i9 %weights_addr_18651

]]></Node>
<StgValue><ssdm name="weights_load_18651"/></StgValue>
</operation>

<operation id="906" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="9">
<![CDATA[
entry:603 %weights_load_18652 = load i9 %weights_addr_18652

]]></Node>
<StgValue><ssdm name="weights_load_18652"/></StgValue>
</operation>

<operation id="907" st_id="127" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="9">
<![CDATA[
entry:604 %weights_load_18653 = load i9 %weights_addr_18653

]]></Node>
<StgValue><ssdm name="weights_load_18653"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="908" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:285 %weights_addr_18654 = getelementptr i32 %weights, i64 0, i64 92

]]></Node>
<StgValue><ssdm name="weights_addr_18654"/></StgValue>
</operation>

<operation id="909" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %weights_addr_18655 = getelementptr i32 %weights, i64 0, i64 124

]]></Node>
<StgValue><ssdm name="weights_addr_18655"/></StgValue>
</operation>

<operation id="910" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="9">
<![CDATA[
entry:603 %weights_load_18652 = load i9 %weights_addr_18652

]]></Node>
<StgValue><ssdm name="weights_load_18652"/></StgValue>
</operation>

<operation id="911" st_id="128" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="9">
<![CDATA[
entry:604 %weights_load_18653 = load i9 %weights_addr_18653

]]></Node>
<StgValue><ssdm name="weights_load_18653"/></StgValue>
</operation>

<operation id="912" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="9">
<![CDATA[
entry:605 %weights_load_18654 = load i9 %weights_addr_18654

]]></Node>
<StgValue><ssdm name="weights_load_18654"/></StgValue>
</operation>

<operation id="913" st_id="128" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="9">
<![CDATA[
entry:606 %weights_load_18655 = load i9 %weights_addr_18655

]]></Node>
<StgValue><ssdm name="weights_load_18655"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="914" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %biases_addr = getelementptr i32 %biases, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="biases_addr"/></StgValue>
</operation>

<operation id="915" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %biases_addr_1 = getelementptr i32 %biases, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="biases_addr_1"/></StgValue>
</operation>

<operation id="916" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %weights_addr_18656 = getelementptr i32 %weights, i64 0, i64 156

]]></Node>
<StgValue><ssdm name="weights_addr_18656"/></StgValue>
</operation>

<operation id="917" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %weights_addr_18657 = getelementptr i32 %weights, i64 0, i64 188

]]></Node>
<StgValue><ssdm name="weights_addr_18657"/></StgValue>
</operation>

<operation id="918" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
entry:322 %biases_load = load i5 %biases_addr

]]></Node>
<StgValue><ssdm name="biases_load"/></StgValue>
</operation>

<operation id="919" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
entry:332 %biases_load_1 = load i5 %biases_addr_1

]]></Node>
<StgValue><ssdm name="biases_load_1"/></StgValue>
</operation>

<operation id="920" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="9">
<![CDATA[
entry:605 %weights_load_18654 = load i9 %weights_addr_18654

]]></Node>
<StgValue><ssdm name="weights_load_18654"/></StgValue>
</operation>

<operation id="921" st_id="129" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="9">
<![CDATA[
entry:606 %weights_load_18655 = load i9 %weights_addr_18655

]]></Node>
<StgValue><ssdm name="weights_load_18655"/></StgValue>
</operation>

<operation id="922" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="9">
<![CDATA[
entry:607 %weights_load_18656 = load i9 %weights_addr_18656

]]></Node>
<StgValue><ssdm name="weights_load_18656"/></StgValue>
</operation>

<operation id="923" st_id="129" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="9">
<![CDATA[
entry:608 %weights_load_18657 = load i9 %weights_addr_18657

]]></Node>
<StgValue><ssdm name="weights_load_18657"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="924" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %biases_addr_2 = getelementptr i32 %biases, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="biases_addr_2"/></StgValue>
</operation>

<operation id="925" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %biases_addr_3 = getelementptr i32 %biases, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="biases_addr_3"/></StgValue>
</operation>

<operation id="926" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:289 %weights_addr_18658 = getelementptr i32 %weights, i64 0, i64 220

]]></Node>
<StgValue><ssdm name="weights_addr_18658"/></StgValue>
</operation>

<operation id="927" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %weights_addr_18659 = getelementptr i32 %weights, i64 0, i64 252

]]></Node>
<StgValue><ssdm name="weights_addr_18659"/></StgValue>
</operation>

<operation id="928" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="5">
<![CDATA[
entry:322 %biases_load = load i5 %biases_addr

]]></Node>
<StgValue><ssdm name="biases_load"/></StgValue>
</operation>

<operation id="929" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="5">
<![CDATA[
entry:332 %biases_load_1 = load i5 %biases_addr_1

]]></Node>
<StgValue><ssdm name="biases_load_1"/></StgValue>
</operation>

<operation id="930" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
entry:342 %biases_load_2 = load i5 %biases_addr_2

]]></Node>
<StgValue><ssdm name="biases_load_2"/></StgValue>
</operation>

<operation id="931" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
entry:352 %biases_load_3 = load i5 %biases_addr_3

]]></Node>
<StgValue><ssdm name="biases_load_3"/></StgValue>
</operation>

<operation id="932" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="9">
<![CDATA[
entry:607 %weights_load_18656 = load i9 %weights_addr_18656

]]></Node>
<StgValue><ssdm name="weights_load_18656"/></StgValue>
</operation>

<operation id="933" st_id="130" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="9">
<![CDATA[
entry:608 %weights_load_18657 = load i9 %weights_addr_18657

]]></Node>
<StgValue><ssdm name="weights_load_18657"/></StgValue>
</operation>

<operation id="934" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="9">
<![CDATA[
entry:609 %weights_load_18658 = load i9 %weights_addr_18658

]]></Node>
<StgValue><ssdm name="weights_load_18658"/></StgValue>
</operation>

<operation id="935" st_id="130" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
entry:610 %weights_load_18659 = load i9 %weights_addr_18659

]]></Node>
<StgValue><ssdm name="weights_load_18659"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="936" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %biases_addr_4 = getelementptr i32 %biases, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="biases_addr_4"/></StgValue>
</operation>

<operation id="937" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %biases_addr_5 = getelementptr i32 %biases, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="biases_addr_5"/></StgValue>
</operation>

<operation id="938" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:291 %weights_addr_18660 = getelementptr i32 %weights, i64 0, i64 284

]]></Node>
<StgValue><ssdm name="weights_addr_18660"/></StgValue>
</operation>

<operation id="939" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %weights_addr_18661 = getelementptr i32 %weights, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="weights_addr_18661"/></StgValue>
</operation>

<operation id="940" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="5">
<![CDATA[
entry:342 %biases_load_2 = load i5 %biases_addr_2

]]></Node>
<StgValue><ssdm name="biases_load_2"/></StgValue>
</operation>

<operation id="941" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="5">
<![CDATA[
entry:352 %biases_load_3 = load i5 %biases_addr_3

]]></Node>
<StgValue><ssdm name="biases_load_3"/></StgValue>
</operation>

<operation id="942" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
entry:362 %biases_load_4 = load i5 %biases_addr_4

]]></Node>
<StgValue><ssdm name="biases_load_4"/></StgValue>
</operation>

<operation id="943" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
entry:372 %biases_load_5 = load i5 %biases_addr_5

]]></Node>
<StgValue><ssdm name="biases_load_5"/></StgValue>
</operation>

<operation id="944" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="9">
<![CDATA[
entry:609 %weights_load_18658 = load i9 %weights_addr_18658

]]></Node>
<StgValue><ssdm name="weights_load_18658"/></StgValue>
</operation>

<operation id="945" st_id="131" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="9">
<![CDATA[
entry:610 %weights_load_18659 = load i9 %weights_addr_18659

]]></Node>
<StgValue><ssdm name="weights_load_18659"/></StgValue>
</operation>

<operation id="946" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="9">
<![CDATA[
entry:611 %weights_load_18660 = load i9 %weights_addr_18660

]]></Node>
<StgValue><ssdm name="weights_load_18660"/></StgValue>
</operation>

<operation id="947" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="9">
<![CDATA[
entry:613 %weights_load_18661 = load i9 %weights_addr_18661

]]></Node>
<StgValue><ssdm name="weights_load_18661"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="948" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %biases_addr_6 = getelementptr i32 %biases, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="biases_addr_6"/></StgValue>
</operation>

<operation id="949" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %biases_addr_7 = getelementptr i32 %biases, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="biases_addr_7"/></StgValue>
</operation>

<operation id="950" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %weights_addr_18662 = getelementptr i32 %weights, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="weights_addr_18662"/></StgValue>
</operation>

<operation id="951" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:295 %weights_addr_18663 = getelementptr i32 %weights, i64 0, i64 93

]]></Node>
<StgValue><ssdm name="weights_addr_18663"/></StgValue>
</operation>

<operation id="952" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="5">
<![CDATA[
entry:362 %biases_load_4 = load i5 %biases_addr_4

]]></Node>
<StgValue><ssdm name="biases_load_4"/></StgValue>
</operation>

<operation id="953" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="5">
<![CDATA[
entry:372 %biases_load_5 = load i5 %biases_addr_5

]]></Node>
<StgValue><ssdm name="biases_load_5"/></StgValue>
</operation>

<operation id="954" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
entry:382 %biases_load_6 = load i5 %biases_addr_6

]]></Node>
<StgValue><ssdm name="biases_load_6"/></StgValue>
</operation>

<operation id="955" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
entry:392 %biases_load_7 = load i5 %biases_addr_7

]]></Node>
<StgValue><ssdm name="biases_load_7"/></StgValue>
</operation>

<operation id="956" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="9">
<![CDATA[
entry:611 %weights_load_18660 = load i9 %weights_addr_18660

]]></Node>
<StgValue><ssdm name="weights_load_18660"/></StgValue>
</operation>

<operation id="957" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="9">
<![CDATA[
entry:613 %weights_load_18661 = load i9 %weights_addr_18661

]]></Node>
<StgValue><ssdm name="weights_load_18661"/></StgValue>
</operation>

<operation id="958" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
entry:614 %weights_load_18662 = load i9 %weights_addr_18662

]]></Node>
<StgValue><ssdm name="weights_load_18662"/></StgValue>
</operation>

<operation id="959" st_id="132" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="9">
<![CDATA[
entry:615 %weights_load_18663 = load i9 %weights_addr_18663

]]></Node>
<StgValue><ssdm name="weights_load_18663"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="960" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %biases_addr_8 = getelementptr i32 %biases, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="biases_addr_8"/></StgValue>
</operation>

<operation id="961" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %biases_addr_9 = getelementptr i32 %biases, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="biases_addr_9"/></StgValue>
</operation>

<operation id="962" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %weights_addr_18664 = getelementptr i32 %weights, i64 0, i64 125

]]></Node>
<StgValue><ssdm name="weights_addr_18664"/></StgValue>
</operation>

<operation id="963" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %weights_addr_18665 = getelementptr i32 %weights, i64 0, i64 157

]]></Node>
<StgValue><ssdm name="weights_addr_18665"/></StgValue>
</operation>

<operation id="964" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="5">
<![CDATA[
entry:382 %biases_load_6 = load i5 %biases_addr_6

]]></Node>
<StgValue><ssdm name="biases_load_6"/></StgValue>
</operation>

<operation id="965" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="5">
<![CDATA[
entry:392 %biases_load_7 = load i5 %biases_addr_7

]]></Node>
<StgValue><ssdm name="biases_load_7"/></StgValue>
</operation>

<operation id="966" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="5">
<![CDATA[
entry:402 %biases_load_8 = load i5 %biases_addr_8

]]></Node>
<StgValue><ssdm name="biases_load_8"/></StgValue>
</operation>

<operation id="967" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="5">
<![CDATA[
entry:412 %biases_load_9 = load i5 %biases_addr_9

]]></Node>
<StgValue><ssdm name="biases_load_9"/></StgValue>
</operation>

<operation id="968" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="9">
<![CDATA[
entry:614 %weights_load_18662 = load i9 %weights_addr_18662

]]></Node>
<StgValue><ssdm name="weights_load_18662"/></StgValue>
</operation>

<operation id="969" st_id="133" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="9">
<![CDATA[
entry:615 %weights_load_18663 = load i9 %weights_addr_18663

]]></Node>
<StgValue><ssdm name="weights_load_18663"/></StgValue>
</operation>

<operation id="970" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
entry:616 %weights_load_18664 = load i9 %weights_addr_18664

]]></Node>
<StgValue><ssdm name="weights_load_18664"/></StgValue>
</operation>

<operation id="971" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="9">
<![CDATA[
entry:617 %weights_load_18665 = load i9 %weights_addr_18665

]]></Node>
<StgValue><ssdm name="weights_load_18665"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="972" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %biases_addr_10 = getelementptr i32 %biases, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="biases_addr_10"/></StgValue>
</operation>

<operation id="973" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %biases_addr_11 = getelementptr i32 %biases, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="biases_addr_11"/></StgValue>
</operation>

<operation id="974" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %weights_addr_18666 = getelementptr i32 %weights, i64 0, i64 189

]]></Node>
<StgValue><ssdm name="weights_addr_18666"/></StgValue>
</operation>

<operation id="975" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %weights_addr_18667 = getelementptr i32 %weights, i64 0, i64 221

]]></Node>
<StgValue><ssdm name="weights_addr_18667"/></StgValue>
</operation>

<operation id="976" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="5">
<![CDATA[
entry:402 %biases_load_8 = load i5 %biases_addr_8

]]></Node>
<StgValue><ssdm name="biases_load_8"/></StgValue>
</operation>

<operation id="977" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="5">
<![CDATA[
entry:412 %biases_load_9 = load i5 %biases_addr_9

]]></Node>
<StgValue><ssdm name="biases_load_9"/></StgValue>
</operation>

<operation id="978" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
entry:422 %biases_load_10 = load i5 %biases_addr_10

]]></Node>
<StgValue><ssdm name="biases_load_10"/></StgValue>
</operation>

<operation id="979" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
entry:432 %biases_load_11 = load i5 %biases_addr_11

]]></Node>
<StgValue><ssdm name="biases_load_11"/></StgValue>
</operation>

<operation id="980" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="9">
<![CDATA[
entry:616 %weights_load_18664 = load i9 %weights_addr_18664

]]></Node>
<StgValue><ssdm name="weights_load_18664"/></StgValue>
</operation>

<operation id="981" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="9">
<![CDATA[
entry:617 %weights_load_18665 = load i9 %weights_addr_18665

]]></Node>
<StgValue><ssdm name="weights_load_18665"/></StgValue>
</operation>

<operation id="982" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
entry:618 %weights_load_18666 = load i9 %weights_addr_18666

]]></Node>
<StgValue><ssdm name="weights_load_18666"/></StgValue>
</operation>

<operation id="983" st_id="134" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="9">
<![CDATA[
entry:619 %weights_load_18667 = load i9 %weights_addr_18667

]]></Node>
<StgValue><ssdm name="weights_load_18667"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="984" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %biases_addr_12 = getelementptr i32 %biases, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="biases_addr_12"/></StgValue>
</operation>

<operation id="985" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %biases_addr_13 = getelementptr i32 %biases, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="biases_addr_13"/></StgValue>
</operation>

<operation id="986" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:300 %weights_addr_18668 = getelementptr i32 %weights, i64 0, i64 253

]]></Node>
<StgValue><ssdm name="weights_addr_18668"/></StgValue>
</operation>

<operation id="987" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %weights_addr_18669 = getelementptr i32 %weights, i64 0, i64 285

]]></Node>
<StgValue><ssdm name="weights_addr_18669"/></StgValue>
</operation>

<operation id="988" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="5">
<![CDATA[
entry:422 %biases_load_10 = load i5 %biases_addr_10

]]></Node>
<StgValue><ssdm name="biases_load_10"/></StgValue>
</operation>

<operation id="989" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="5">
<![CDATA[
entry:432 %biases_load_11 = load i5 %biases_addr_11

]]></Node>
<StgValue><ssdm name="biases_load_11"/></StgValue>
</operation>

<operation id="990" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
entry:442 %biases_load_12 = load i5 %biases_addr_12

]]></Node>
<StgValue><ssdm name="biases_load_12"/></StgValue>
</operation>

<operation id="991" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="5">
<![CDATA[
entry:452 %biases_load_13 = load i5 %biases_addr_13

]]></Node>
<StgValue><ssdm name="biases_load_13"/></StgValue>
</operation>

<operation id="992" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="9">
<![CDATA[
entry:618 %weights_load_18666 = load i9 %weights_addr_18666

]]></Node>
<StgValue><ssdm name="weights_load_18666"/></StgValue>
</operation>

<operation id="993" st_id="135" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="32" op_0_bw="9">
<![CDATA[
entry:619 %weights_load_18667 = load i9 %weights_addr_18667

]]></Node>
<StgValue><ssdm name="weights_load_18667"/></StgValue>
</operation>

<operation id="994" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
entry:620 %weights_load_18668 = load i9 %weights_addr_18668

]]></Node>
<StgValue><ssdm name="weights_load_18668"/></StgValue>
</operation>

<operation id="995" st_id="135" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="9">
<![CDATA[
entry:621 %weights_load_18669 = load i9 %weights_addr_18669

]]></Node>
<StgValue><ssdm name="weights_load_18669"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="996" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142 %biases_addr_14 = getelementptr i32 %biases, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="biases_addr_14"/></StgValue>
</operation>

<operation id="997" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %biases_addr_15 = getelementptr i32 %biases, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="biases_addr_15"/></StgValue>
</operation>

<operation id="998" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:303 %weights_addr_18670 = getelementptr i32 %weights, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="weights_addr_18670"/></StgValue>
</operation>

<operation id="999" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %weights_addr_18671 = getelementptr i32 %weights, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="weights_addr_18671"/></StgValue>
</operation>

<operation id="1000" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="5">
<![CDATA[
entry:442 %biases_load_12 = load i5 %biases_addr_12

]]></Node>
<StgValue><ssdm name="biases_load_12"/></StgValue>
</operation>

<operation id="1001" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="5">
<![CDATA[
entry:452 %biases_load_13 = load i5 %biases_addr_13

]]></Node>
<StgValue><ssdm name="biases_load_13"/></StgValue>
</operation>

<operation id="1002" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
entry:462 %biases_load_14 = load i5 %biases_addr_14

]]></Node>
<StgValue><ssdm name="biases_load_14"/></StgValue>
</operation>

<operation id="1003" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="5">
<![CDATA[
entry:472 %biases_load_15 = load i5 %biases_addr_15

]]></Node>
<StgValue><ssdm name="biases_load_15"/></StgValue>
</operation>

<operation id="1004" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="9">
<![CDATA[
entry:620 %weights_load_18668 = load i9 %weights_addr_18668

]]></Node>
<StgValue><ssdm name="weights_load_18668"/></StgValue>
</operation>

<operation id="1005" st_id="136" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="9">
<![CDATA[
entry:621 %weights_load_18669 = load i9 %weights_addr_18669

]]></Node>
<StgValue><ssdm name="weights_load_18669"/></StgValue>
</operation>

<operation id="1006" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="9">
<![CDATA[
entry:623 %weights_load_18670 = load i9 %weights_addr_18670

]]></Node>
<StgValue><ssdm name="weights_load_18670"/></StgValue>
</operation>

<operation id="1007" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="9">
<![CDATA[
entry:624 %weights_load_18671 = load i9 %weights_addr_18671

]]></Node>
<StgValue><ssdm name="weights_load_18671"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1008" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %biases_addr_16 = getelementptr i32 %biases, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="biases_addr_16"/></StgValue>
</operation>

<operation id="1009" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %biases_addr_17 = getelementptr i32 %biases, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="biases_addr_17"/></StgValue>
</operation>

<operation id="1010" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %weights_addr_18672 = getelementptr i32 %weights, i64 0, i64 94

]]></Node>
<StgValue><ssdm name="weights_addr_18672"/></StgValue>
</operation>

<operation id="1011" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %weights_addr_18673 = getelementptr i32 %weights, i64 0, i64 126

]]></Node>
<StgValue><ssdm name="weights_addr_18673"/></StgValue>
</operation>

<operation id="1012" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="5">
<![CDATA[
entry:462 %biases_load_14 = load i5 %biases_addr_14

]]></Node>
<StgValue><ssdm name="biases_load_14"/></StgValue>
</operation>

<operation id="1013" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="5">
<![CDATA[
entry:472 %biases_load_15 = load i5 %biases_addr_15

]]></Node>
<StgValue><ssdm name="biases_load_15"/></StgValue>
</operation>

<operation id="1014" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="5">
<![CDATA[
entry:482 %biases_load_16 = load i5 %biases_addr_16

]]></Node>
<StgValue><ssdm name="biases_load_16"/></StgValue>
</operation>

<operation id="1015" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
entry:492 %biases_load_17 = load i5 %biases_addr_17

]]></Node>
<StgValue><ssdm name="biases_load_17"/></StgValue>
</operation>

<operation id="1016" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="32" op_0_bw="9">
<![CDATA[
entry:623 %weights_load_18670 = load i9 %weights_addr_18670

]]></Node>
<StgValue><ssdm name="weights_load_18670"/></StgValue>
</operation>

<operation id="1017" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="9">
<![CDATA[
entry:624 %weights_load_18671 = load i9 %weights_addr_18671

]]></Node>
<StgValue><ssdm name="weights_load_18671"/></StgValue>
</operation>

<operation id="1018" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="9">
<![CDATA[
entry:625 %weights_load_18672 = load i9 %weights_addr_18672

]]></Node>
<StgValue><ssdm name="weights_load_18672"/></StgValue>
</operation>

<operation id="1019" st_id="137" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="9">
<![CDATA[
entry:626 %weights_load_18673 = load i9 %weights_addr_18673

]]></Node>
<StgValue><ssdm name="weights_load_18673"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1020" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %biases_addr_18 = getelementptr i32 %biases, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="biases_addr_18"/></StgValue>
</operation>

<operation id="1021" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %biases_addr_19 = getelementptr i32 %biases, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="biases_addr_19"/></StgValue>
</operation>

<operation id="1022" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %weights_addr_18674 = getelementptr i32 %weights, i64 0, i64 158

]]></Node>
<StgValue><ssdm name="weights_addr_18674"/></StgValue>
</operation>

<operation id="1023" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %weights_addr_18675 = getelementptr i32 %weights, i64 0, i64 190

]]></Node>
<StgValue><ssdm name="weights_addr_18675"/></StgValue>
</operation>

<operation id="1024" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="5">
<![CDATA[
entry:482 %biases_load_16 = load i5 %biases_addr_16

]]></Node>
<StgValue><ssdm name="biases_load_16"/></StgValue>
</operation>

<operation id="1025" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="5">
<![CDATA[
entry:492 %biases_load_17 = load i5 %biases_addr_17

]]></Node>
<StgValue><ssdm name="biases_load_17"/></StgValue>
</operation>

<operation id="1026" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
entry:502 %biases_load_18 = load i5 %biases_addr_18

]]></Node>
<StgValue><ssdm name="biases_load_18"/></StgValue>
</operation>

<operation id="1027" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
entry:512 %biases_load_19 = load i5 %biases_addr_19

]]></Node>
<StgValue><ssdm name="biases_load_19"/></StgValue>
</operation>

<operation id="1028" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="9">
<![CDATA[
entry:625 %weights_load_18672 = load i9 %weights_addr_18672

]]></Node>
<StgValue><ssdm name="weights_load_18672"/></StgValue>
</operation>

<operation id="1029" st_id="138" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="9">
<![CDATA[
entry:626 %weights_load_18673 = load i9 %weights_addr_18673

]]></Node>
<StgValue><ssdm name="weights_load_18673"/></StgValue>
</operation>

<operation id="1030" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="9">
<![CDATA[
entry:627 %weights_load_18674 = load i9 %weights_addr_18674

]]></Node>
<StgValue><ssdm name="weights_load_18674"/></StgValue>
</operation>

<operation id="1031" st_id="138" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="9">
<![CDATA[
entry:628 %weights_load_18675 = load i9 %weights_addr_18675

]]></Node>
<StgValue><ssdm name="weights_load_18675"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1032" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %biases_addr_20 = getelementptr i32 %biases, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="biases_addr_20"/></StgValue>
</operation>

<operation id="1033" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %biases_addr_21 = getelementptr i32 %biases, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="biases_addr_21"/></StgValue>
</operation>

<operation id="1034" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:309 %weights_addr_18676 = getelementptr i32 %weights, i64 0, i64 222

]]></Node>
<StgValue><ssdm name="weights_addr_18676"/></StgValue>
</operation>

<operation id="1035" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %weights_addr_18677 = getelementptr i32 %weights, i64 0, i64 254

]]></Node>
<StgValue><ssdm name="weights_addr_18677"/></StgValue>
</operation>

<operation id="1036" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="5">
<![CDATA[
entry:502 %biases_load_18 = load i5 %biases_addr_18

]]></Node>
<StgValue><ssdm name="biases_load_18"/></StgValue>
</operation>

<operation id="1037" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="5">
<![CDATA[
entry:512 %biases_load_19 = load i5 %biases_addr_19

]]></Node>
<StgValue><ssdm name="biases_load_19"/></StgValue>
</operation>

<operation id="1038" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="5">
<![CDATA[
entry:522 %biases_load_20 = load i5 %biases_addr_20

]]></Node>
<StgValue><ssdm name="biases_load_20"/></StgValue>
</operation>

<operation id="1039" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
entry:532 %biases_load_21 = load i5 %biases_addr_21

]]></Node>
<StgValue><ssdm name="biases_load_21"/></StgValue>
</operation>

<operation id="1040" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="9">
<![CDATA[
entry:627 %weights_load_18674 = load i9 %weights_addr_18674

]]></Node>
<StgValue><ssdm name="weights_load_18674"/></StgValue>
</operation>

<operation id="1041" st_id="139" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="9">
<![CDATA[
entry:628 %weights_load_18675 = load i9 %weights_addr_18675

]]></Node>
<StgValue><ssdm name="weights_load_18675"/></StgValue>
</operation>

<operation id="1042" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="9">
<![CDATA[
entry:629 %weights_load_18676 = load i9 %weights_addr_18676

]]></Node>
<StgValue><ssdm name="weights_load_18676"/></StgValue>
</operation>

<operation id="1043" st_id="139" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="9">
<![CDATA[
entry:630 %weights_load_18677 = load i9 %weights_addr_18677

]]></Node>
<StgValue><ssdm name="weights_load_18677"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1044" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %biases_addr_22 = getelementptr i32 %biases, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="biases_addr_22"/></StgValue>
</operation>

<operation id="1045" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %biases_addr_23 = getelementptr i32 %biases, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="biases_addr_23"/></StgValue>
</operation>

<operation id="1046" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %weights_addr_18678 = getelementptr i32 %weights, i64 0, i64 286

]]></Node>
<StgValue><ssdm name="weights_addr_18678"/></StgValue>
</operation>

<operation id="1047" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:313 %weights_addr_18679 = getelementptr i32 %weights, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="weights_addr_18679"/></StgValue>
</operation>

<operation id="1048" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="5">
<![CDATA[
entry:522 %biases_load_20 = load i5 %biases_addr_20

]]></Node>
<StgValue><ssdm name="biases_load_20"/></StgValue>
</operation>

<operation id="1049" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="5">
<![CDATA[
entry:532 %biases_load_21 = load i5 %biases_addr_21

]]></Node>
<StgValue><ssdm name="biases_load_21"/></StgValue>
</operation>

<operation id="1050" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="5">
<![CDATA[
entry:542 %biases_load_22 = load i5 %biases_addr_22

]]></Node>
<StgValue><ssdm name="biases_load_22"/></StgValue>
</operation>

<operation id="1051" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
entry:552 %biases_load_23 = load i5 %biases_addr_23

]]></Node>
<StgValue><ssdm name="biases_load_23"/></StgValue>
</operation>

<operation id="1052" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="9">
<![CDATA[
entry:629 %weights_load_18676 = load i9 %weights_addr_18676

]]></Node>
<StgValue><ssdm name="weights_load_18676"/></StgValue>
</operation>

<operation id="1053" st_id="140" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="9">
<![CDATA[
entry:630 %weights_load_18677 = load i9 %weights_addr_18677

]]></Node>
<StgValue><ssdm name="weights_load_18677"/></StgValue>
</operation>

<operation id="1054" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="9">
<![CDATA[
entry:631 %weights_load_18678 = load i9 %weights_addr_18678

]]></Node>
<StgValue><ssdm name="weights_load_18678"/></StgValue>
</operation>

<operation id="1055" st_id="140" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="9">
<![CDATA[
entry:633 %weights_load_18679 = load i9 %weights_addr_18679

]]></Node>
<StgValue><ssdm name="weights_load_18679"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1056" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %biases_addr_24 = getelementptr i32 %biases, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="biases_addr_24"/></StgValue>
</operation>

<operation id="1057" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:252 %biases_addr_25 = getelementptr i32 %biases, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="biases_addr_25"/></StgValue>
</operation>

<operation id="1058" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %weights_addr_18680 = getelementptr i32 %weights, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="weights_addr_18680"/></StgValue>
</operation>

<operation id="1059" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:315 %weights_addr_18681 = getelementptr i32 %weights, i64 0, i64 95

]]></Node>
<StgValue><ssdm name="weights_addr_18681"/></StgValue>
</operation>

<operation id="1060" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="5">
<![CDATA[
entry:542 %biases_load_22 = load i5 %biases_addr_22

]]></Node>
<StgValue><ssdm name="biases_load_22"/></StgValue>
</operation>

<operation id="1061" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="5">
<![CDATA[
entry:552 %biases_load_23 = load i5 %biases_addr_23

]]></Node>
<StgValue><ssdm name="biases_load_23"/></StgValue>
</operation>

<operation id="1062" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="5">
<![CDATA[
entry:562 %biases_load_24 = load i5 %biases_addr_24

]]></Node>
<StgValue><ssdm name="biases_load_24"/></StgValue>
</operation>

<operation id="1063" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
entry:572 %biases_load_25 = load i5 %biases_addr_25

]]></Node>
<StgValue><ssdm name="biases_load_25"/></StgValue>
</operation>

<operation id="1064" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="32" op_0_bw="9">
<![CDATA[
entry:631 %weights_load_18678 = load i9 %weights_addr_18678

]]></Node>
<StgValue><ssdm name="weights_load_18678"/></StgValue>
</operation>

<operation id="1065" st_id="141" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="9">
<![CDATA[
entry:633 %weights_load_18679 = load i9 %weights_addr_18679

]]></Node>
<StgValue><ssdm name="weights_load_18679"/></StgValue>
</operation>

<operation id="1066" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="9">
<![CDATA[
entry:634 %weights_load_18680 = load i9 %weights_addr_18680

]]></Node>
<StgValue><ssdm name="weights_load_18680"/></StgValue>
</operation>

<operation id="1067" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="9">
<![CDATA[
entry:635 %weights_load_18681 = load i9 %weights_addr_18681

]]></Node>
<StgValue><ssdm name="weights_load_18681"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1068" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %biases_addr_26 = getelementptr i32 %biases, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="biases_addr_26"/></StgValue>
</operation>

<operation id="1069" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %biases_addr_27 = getelementptr i32 %biases, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="biases_addr_27"/></StgValue>
</operation>

<operation id="1070" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %weights_addr_18682 = getelementptr i32 %weights, i64 0, i64 127

]]></Node>
<StgValue><ssdm name="weights_addr_18682"/></StgValue>
</operation>

<operation id="1071" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %weights_addr_18683 = getelementptr i32 %weights, i64 0, i64 159

]]></Node>
<StgValue><ssdm name="weights_addr_18683"/></StgValue>
</operation>

<operation id="1072" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="5">
<![CDATA[
entry:562 %biases_load_24 = load i5 %biases_addr_24

]]></Node>
<StgValue><ssdm name="biases_load_24"/></StgValue>
</operation>

<operation id="1073" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="5">
<![CDATA[
entry:572 %biases_load_25 = load i5 %biases_addr_25

]]></Node>
<StgValue><ssdm name="biases_load_25"/></StgValue>
</operation>

<operation id="1074" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
entry:582 %biases_load_26 = load i5 %biases_addr_26

]]></Node>
<StgValue><ssdm name="biases_load_26"/></StgValue>
</operation>

<operation id="1075" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
entry:592 %biases_load_27 = load i5 %biases_addr_27

]]></Node>
<StgValue><ssdm name="biases_load_27"/></StgValue>
</operation>

<operation id="1076" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="9">
<![CDATA[
entry:634 %weights_load_18680 = load i9 %weights_addr_18680

]]></Node>
<StgValue><ssdm name="weights_load_18680"/></StgValue>
</operation>

<operation id="1077" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="9">
<![CDATA[
entry:635 %weights_load_18681 = load i9 %weights_addr_18681

]]></Node>
<StgValue><ssdm name="weights_load_18681"/></StgValue>
</operation>

<operation id="1078" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="9">
<![CDATA[
entry:636 %weights_load_18682 = load i9 %weights_addr_18682

]]></Node>
<StgValue><ssdm name="weights_load_18682"/></StgValue>
</operation>

<operation id="1079" st_id="142" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="9">
<![CDATA[
entry:637 %weights_load_18683 = load i9 %weights_addr_18683

]]></Node>
<StgValue><ssdm name="weights_load_18683"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1080" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:282 %biases_addr_28 = getelementptr i32 %biases, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="biases_addr_28"/></StgValue>
</operation>

<operation id="1081" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:292 %biases_addr_29 = getelementptr i32 %biases, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="biases_addr_29"/></StgValue>
</operation>

<operation id="1082" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %weights_addr_18684 = getelementptr i32 %weights, i64 0, i64 191

]]></Node>
<StgValue><ssdm name="weights_addr_18684"/></StgValue>
</operation>

<operation id="1083" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:319 %weights_addr_18685 = getelementptr i32 %weights, i64 0, i64 223

]]></Node>
<StgValue><ssdm name="weights_addr_18685"/></StgValue>
</operation>

<operation id="1084" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="5">
<![CDATA[
entry:582 %biases_load_26 = load i5 %biases_addr_26

]]></Node>
<StgValue><ssdm name="biases_load_26"/></StgValue>
</operation>

<operation id="1085" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="5">
<![CDATA[
entry:592 %biases_load_27 = load i5 %biases_addr_27

]]></Node>
<StgValue><ssdm name="biases_load_27"/></StgValue>
</operation>

<operation id="1086" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
entry:602 %biases_load_28 = load i5 %biases_addr_28

]]></Node>
<StgValue><ssdm name="biases_load_28"/></StgValue>
</operation>

<operation id="1087" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
entry:612 %biases_load_29 = load i5 %biases_addr_29

]]></Node>
<StgValue><ssdm name="biases_load_29"/></StgValue>
</operation>

<operation id="1088" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="9">
<![CDATA[
entry:636 %weights_load_18682 = load i9 %weights_addr_18682

]]></Node>
<StgValue><ssdm name="weights_load_18682"/></StgValue>
</operation>

<operation id="1089" st_id="143" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="9">
<![CDATA[
entry:637 %weights_load_18683 = load i9 %weights_addr_18683

]]></Node>
<StgValue><ssdm name="weights_load_18683"/></StgValue>
</operation>

<operation id="1090" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="9">
<![CDATA[
entry:638 %weights_load_18684 = load i9 %weights_addr_18684

]]></Node>
<StgValue><ssdm name="weights_load_18684"/></StgValue>
</operation>

<operation id="1091" st_id="143" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="9">
<![CDATA[
entry:639 %weights_load_18685 = load i9 %weights_addr_18685

]]></Node>
<StgValue><ssdm name="weights_load_18685"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1092" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %biases_addr_30 = getelementptr i32 %biases, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="biases_addr_30"/></StgValue>
</operation>

<operation id="1093" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %biases_addr_31 = getelementptr i32 %biases, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="biases_addr_31"/></StgValue>
</operation>

<operation id="1094" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %weights_addr_18686 = getelementptr i32 %weights, i64 0, i64 255

]]></Node>
<StgValue><ssdm name="weights_addr_18686"/></StgValue>
</operation>

<operation id="1095" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %weights_addr_18687 = getelementptr i32 %weights, i64 0, i64 287

]]></Node>
<StgValue><ssdm name="weights_addr_18687"/></StgValue>
</operation>

<operation id="1096" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="5">
<![CDATA[
entry:602 %biases_load_28 = load i5 %biases_addr_28

]]></Node>
<StgValue><ssdm name="biases_load_28"/></StgValue>
</operation>

<operation id="1097" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="5">
<![CDATA[
entry:612 %biases_load_29 = load i5 %biases_addr_29

]]></Node>
<StgValue><ssdm name="biases_load_29"/></StgValue>
</operation>

<operation id="1098" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="5">
<![CDATA[
entry:622 %biases_load_30 = load i5 %biases_addr_30

]]></Node>
<StgValue><ssdm name="biases_load_30"/></StgValue>
</operation>

<operation id="1099" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
entry:632 %biases_load_31 = load i5 %biases_addr_31

]]></Node>
<StgValue><ssdm name="biases_load_31"/></StgValue>
</operation>

<operation id="1100" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="9">
<![CDATA[
entry:638 %weights_load_18684 = load i9 %weights_addr_18684

]]></Node>
<StgValue><ssdm name="weights_load_18684"/></StgValue>
</operation>

<operation id="1101" st_id="144" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="9">
<![CDATA[
entry:639 %weights_load_18685 = load i9 %weights_addr_18685

]]></Node>
<StgValue><ssdm name="weights_load_18685"/></StgValue>
</operation>

<operation id="1102" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="9">
<![CDATA[
entry:640 %weights_load_18686 = load i9 %weights_addr_18686

]]></Node>
<StgValue><ssdm name="weights_load_18686"/></StgValue>
</operation>

<operation id="1103" st_id="144" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="9">
<![CDATA[
entry:641 %weights_load_18687 = load i9 %weights_addr_18687

]]></Node>
<StgValue><ssdm name="weights_load_18687"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1104" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="5">
<![CDATA[
entry:622 %biases_load_30 = load i5 %biases_addr_30

]]></Node>
<StgValue><ssdm name="biases_load_30"/></StgValue>
</operation>

<operation id="1105" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="5">
<![CDATA[
entry:632 %biases_load_31 = load i5 %biases_addr_31

]]></Node>
<StgValue><ssdm name="biases_load_31"/></StgValue>
</operation>

<operation id="1106" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="9">
<![CDATA[
entry:640 %weights_load_18686 = load i9 %weights_addr_18686

]]></Node>
<StgValue><ssdm name="weights_load_18686"/></StgValue>
</operation>

<operation id="1107" st_id="145" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="9">
<![CDATA[
entry:641 %weights_load_18687 = load i9 %weights_addr_18687

]]></Node>
<StgValue><ssdm name="weights_load_18687"/></StgValue>
</operation>

<operation id="1108" st_id="145" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="0">
<![CDATA[
entry:643 %call_ln135 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs, i288 %conv2d_32_padded_window_stream, i32 %weights_load, i32 %weights_load_18401, i32 %weights_load_18402, i32 %weights_load_18403, i32 %weights_load_18404, i32 %weights_load_18405, i32 %weights_load_18406, i32 %weights_load_18407, i32 %weights_load_18408, i32 %biases_load, i32 %kernel_sums136, i32 %weights_load_18409, i32 %weights_load_18410, i32 %weights_load_18411, i32 %weights_load_18412, i32 %weights_load_18413, i32 %weights_load_18414, i32 %weights_load_18415, i32 %weights_load_18416, i32 %weights_load_18417, i32 %biases_load_1, i32 %weights_load_18418, i32 %weights_load_18419, i32 %weights_load_18420, i32 %weights_load_18421, i32 %weights_load_18422, i32 %weights_load_18423, i32 %weights_load_18424, i32 %weights_load_18425, i32 %weights_load_18426, i32 %biases_load_2, i32 %weights_load_18427, i32 %weights_load_18428, i32 %weights_load_18429, i32 %weights_load_18430, i32 %weights_load_18431, i32 %weights_load_18432, i32 %weights_load_18433, i32 %weights_load_18434, i32 %weights_load_18435, i32 %biases_load_3, i32 %weights_load_18436, i32 %weights_load_18437, i32 %weights_load_18438, i32 %weights_load_18439, i32 %weights_load_18440, i32 %weights_load_18441, i32 %weights_load_18442, i32 %weights_load_18443, i32 %weights_load_18444, i32 %biases_load_4, i32 %weights_load_18445, i32 %weights_load_18446, i32 %weights_load_18447, i32 %weights_load_18448, i32 %weights_load_18449, i32 %weights_load_18450, i32 %weights_load_18451, i32 %weights_load_18452, i32 %weights_load_18453, i32 %biases_load_5, i32 %weights_load_18454, i32 %weights_load_18455, i32 %weights_load_18456, i32 %weights_load_18457, i32 %weights_load_18458, i32 %weights_load_18459, i32 %weights_load_18460, i32 %weights_load_18461, i32 %weights_load_18462, i32 %biases_load_6, i32 %weights_load_18463, i32 %weights_load_18464, i32 %weights_load_18465, i32 %weights_load_18466, i32 %weights_load_18467, i32 %weights_load_18468, i32 %weights_load_18469, i32 %weights_load_18470, i32 %weights_load_18471, i32 %biases_load_7, i32 %weights_load_18472, i32 %weights_load_18473, i32 %weights_load_18474, i32 %weights_load_18475, i32 %weights_load_18476, i32 %weights_load_18477, i32 %weights_load_18478, i32 %weights_load_18479, i32 %weights_load_18480, i32 %biases_load_8, i32 %weights_load_18481, i32 %weights_load_18482, i32 %weights_load_18483, i32 %weights_load_18484, i32 %weights_load_18485, i32 %weights_load_18486, i32 %weights_load_18487, i32 %weights_load_18488, i32 %weights_load_18489, i32 %biases_load_9, i32 %weights_load_18490, i32 %weights_load_18491, i32 %weights_load_18492, i32 %weights_load_18493, i32 %weights_load_18494, i32 %weights_load_18495, i32 %weights_load_18496, i32 %weights_load_18497, i32 %weights_load_18498, i32 %biases_load_10, i32 %weights_load_18499, i32 %weights_load_18500, i32 %weights_load_18501, i32 %weights_load_18502, i32 %weights_load_18503, i32 %weights_load_18504, i32 %weights_load_18505, i32 %weights_load_18506, i32 %weights_load_18507, i32 %biases_load_11, i32 %weights_load_18508, i32 %weights_load_18509, i32 %weights_load_18510, i32 %weights_load_18511, i32 %weights_load_18512, i32 %weights_load_18513, i32 %weights_load_18514, i32 %weights_load_18515, i32 %weights_load_18516, i32 %biases_load_12, i32 %weights_load_18517, i32 %weights_load_18518, i32 %weights_load_18519, i32 %weights_load_18520, i32 %weights_load_18521, i32 %weights_load_18522, i32 %weights_load_18523, i32 %weights_load_18524, i32 %weights_load_18525, i32 %biases_load_13, i32 %weights_load_18526, i32 %weights_load_18527, i32 %weights_load_18528, i32 %weights_load_18529, i32 %weights_load_18530, i32 %weights_load_18531, i32 %weights_load_18532, i32 %weights_load_18533, i32 %weights_load_18534, i32 %biases_load_14, i32 %weights_load_18535, i32 %weights_load_18536, i32 %weights_load_18537, i32 %weights_load_18538, i32 %weights_load_18539, i32 %weights_load_18540, i32 %weights_load_18541, i32 %weights_load_18542, i32 %weights_load_18543, i32 %biases_load_15, i32 %weights_load_18544, i32 %weights_load_18545, i32 %weights_load_18546, i32 %weights_load_18547, i32 %weights_load_18548, i32 %weights_load_18549, i32 %weights_load_18550, i32 %weights_load_18551, i32 %weights_load_18552, i32 %biases_load_16, i32 %weights_load_18553, i32 %weights_load_18554, i32 %weights_load_18555, i32 %weights_load_18556, i32 %weights_load_18557, i32 %weights_load_18558, i32 %weights_load_18559, i32 %weights_load_18560, i32 %weights_load_18561, i32 %biases_load_17, i32 %weights_load_18562, i32 %weights_load_18563, i32 %weights_load_18564, i32 %weights_load_18565, i32 %weights_load_18566, i32 %weights_load_18567, i32 %weights_load_18568, i32 %weights_load_18569, i32 %weights_load_18570, i32 %biases_load_18, i32 %weights_load_18571, i32 %weights_load_18572, i32 %weights_load_18573, i32 %weights_load_18574, i32 %weights_load_18575, i32 %weights_load_18576, i32 %weights_load_18577, i32 %weights_load_18578, i32 %weights_load_18579, i32 %biases_load_19, i32 %weights_load_18580, i32 %weights_load_18581, i32 %weights_load_18582, i32 %weights_load_18583, i32 %weights_load_18584, i32 %weights_load_18585, i32 %weights_load_18586, i32 %weights_load_18587, i32 %weights_load_18588, i32 %biases_load_20, i32 %weights_load_18589, i32 %weights_load_18590, i32 %weights_load_18591, i32 %weights_load_18592, i32 %weights_load_18593, i32 %weights_load_18594, i32 %weights_load_18595, i32 %weights_load_18596, i32 %weights_load_18597, i32 %biases_load_21, i32 %weights_load_18598, i32 %weights_load_18599, i32 %weights_load_18600, i32 %weights_load_18601, i32 %weights_load_18602, i32 %weights_load_18603, i32 %weights_load_18604, i32 %weights_load_18605, i32 %weights_load_18606, i32 %biases_load_22, i32 %weights_load_18607, i32 %weights_load_18608, i32 %weights_load_18609, i32 %weights_load_18610, i32 %weights_load_18611, i32 %weights_load_18612, i32 %weights_load_18613, i32 %weights_load_18614, i32 %weights_load_18615, i32 %biases_load_23, i32 %weights_load_18616, i32 %weights_load_18617, i32 %weights_load_18618, i32 %weights_load_18619, i32 %weights_load_18620, i32 %weights_load_18621, i32 %weights_load_18622, i32 %weights_load_18623, i32 %weights_load_18624, i32 %biases_load_24, i32 %weights_load_18625, i32 %weights_load_18626, i32 %weights_load_18627, i32 %weights_load_18628, i32 %weights_load_18629, i32 %weights_load_18630, i32 %weights_load_18631, i32 %weights_load_18632, i32 %weights_load_18633, i32 %biases_load_25, i32 %weights_load_18634, i32 %weights_load_18635, i32 %weights_load_18636, i32 %weights_load_18637, i32 %weights_load_18638, i32 %weights_load_18639, i32 %weights_load_18640, i32 %weights_load_18641, i32 %weights_load_18642, i32 %biases_load_26, i32 %weights_load_18643, i32 %weights_load_18644, i32 %weights_load_18645, i32 %weights_load_18646, i32 %weights_load_18647, i32 %weights_load_18648, i32 %weights_load_18649, i32 %weights_load_18650, i32 %weights_load_18651, i32 %biases_load_27, i32 %weights_load_18652, i32 %weights_load_18653, i32 %weights_load_18654, i32 %weights_load_18655, i32 %weights_load_18656, i32 %weights_load_18657, i32 %weights_load_18658, i32 %weights_load_18659, i32 %weights_load_18660, i32 %biases_load_28, i32 %weights_load_18661, i32 %weights_load_18662, i32 %weights_load_18663, i32 %weights_load_18664, i32 %weights_load_18665, i32 %weights_load_18666, i32 %weights_load_18667, i32 %weights_load_18668, i32 %weights_load_18669, i32 %biases_load_29, i32 %weights_load_18670, i32 %weights_load_18671, i32 %weights_load_18672, i32 %weights_load_18673, i32 %weights_load_18674, i32 %weights_load_18675, i32 %weights_load_18676, i32 %weights_load_18677, i32 %weights_load_18678, i32 %biases_load_30, i32 %weights_load_18679, i32 %weights_load_18680, i32 %weights_load_18681, i32 %weights_load_18682, i32 %weights_load_18683, i32 %weights_load_18684, i32 %weights_load_18685, i32 %weights_load_18686, i32 %weights_load_18687, i32 %biases_load_31

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1109" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_sums136, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_32_padded_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="146" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="0">
<![CDATA[
entry:643 %call_ln135 = call void @conv2d_sum_1c<float, 28u, 28u, 3u, 3u, 32u>_Pipeline_inputs, i288 %conv2d_32_padded_window_stream, i32 %weights_load, i32 %weights_load_18401, i32 %weights_load_18402, i32 %weights_load_18403, i32 %weights_load_18404, i32 %weights_load_18405, i32 %weights_load_18406, i32 %weights_load_18407, i32 %weights_load_18408, i32 %biases_load, i32 %kernel_sums136, i32 %weights_load_18409, i32 %weights_load_18410, i32 %weights_load_18411, i32 %weights_load_18412, i32 %weights_load_18413, i32 %weights_load_18414, i32 %weights_load_18415, i32 %weights_load_18416, i32 %weights_load_18417, i32 %biases_load_1, i32 %weights_load_18418, i32 %weights_load_18419, i32 %weights_load_18420, i32 %weights_load_18421, i32 %weights_load_18422, i32 %weights_load_18423, i32 %weights_load_18424, i32 %weights_load_18425, i32 %weights_load_18426, i32 %biases_load_2, i32 %weights_load_18427, i32 %weights_load_18428, i32 %weights_load_18429, i32 %weights_load_18430, i32 %weights_load_18431, i32 %weights_load_18432, i32 %weights_load_18433, i32 %weights_load_18434, i32 %weights_load_18435, i32 %biases_load_3, i32 %weights_load_18436, i32 %weights_load_18437, i32 %weights_load_18438, i32 %weights_load_18439, i32 %weights_load_18440, i32 %weights_load_18441, i32 %weights_load_18442, i32 %weights_load_18443, i32 %weights_load_18444, i32 %biases_load_4, i32 %weights_load_18445, i32 %weights_load_18446, i32 %weights_load_18447, i32 %weights_load_18448, i32 %weights_load_18449, i32 %weights_load_18450, i32 %weights_load_18451, i32 %weights_load_18452, i32 %weights_load_18453, i32 %biases_load_5, i32 %weights_load_18454, i32 %weights_load_18455, i32 %weights_load_18456, i32 %weights_load_18457, i32 %weights_load_18458, i32 %weights_load_18459, i32 %weights_load_18460, i32 %weights_load_18461, i32 %weights_load_18462, i32 %biases_load_6, i32 %weights_load_18463, i32 %weights_load_18464, i32 %weights_load_18465, i32 %weights_load_18466, i32 %weights_load_18467, i32 %weights_load_18468, i32 %weights_load_18469, i32 %weights_load_18470, i32 %weights_load_18471, i32 %biases_load_7, i32 %weights_load_18472, i32 %weights_load_18473, i32 %weights_load_18474, i32 %weights_load_18475, i32 %weights_load_18476, i32 %weights_load_18477, i32 %weights_load_18478, i32 %weights_load_18479, i32 %weights_load_18480, i32 %biases_load_8, i32 %weights_load_18481, i32 %weights_load_18482, i32 %weights_load_18483, i32 %weights_load_18484, i32 %weights_load_18485, i32 %weights_load_18486, i32 %weights_load_18487, i32 %weights_load_18488, i32 %weights_load_18489, i32 %biases_load_9, i32 %weights_load_18490, i32 %weights_load_18491, i32 %weights_load_18492, i32 %weights_load_18493, i32 %weights_load_18494, i32 %weights_load_18495, i32 %weights_load_18496, i32 %weights_load_18497, i32 %weights_load_18498, i32 %biases_load_10, i32 %weights_load_18499, i32 %weights_load_18500, i32 %weights_load_18501, i32 %weights_load_18502, i32 %weights_load_18503, i32 %weights_load_18504, i32 %weights_load_18505, i32 %weights_load_18506, i32 %weights_load_18507, i32 %biases_load_11, i32 %weights_load_18508, i32 %weights_load_18509, i32 %weights_load_18510, i32 %weights_load_18511, i32 %weights_load_18512, i32 %weights_load_18513, i32 %weights_load_18514, i32 %weights_load_18515, i32 %weights_load_18516, i32 %biases_load_12, i32 %weights_load_18517, i32 %weights_load_18518, i32 %weights_load_18519, i32 %weights_load_18520, i32 %weights_load_18521, i32 %weights_load_18522, i32 %weights_load_18523, i32 %weights_load_18524, i32 %weights_load_18525, i32 %biases_load_13, i32 %weights_load_18526, i32 %weights_load_18527, i32 %weights_load_18528, i32 %weights_load_18529, i32 %weights_load_18530, i32 %weights_load_18531, i32 %weights_load_18532, i32 %weights_load_18533, i32 %weights_load_18534, i32 %biases_load_14, i32 %weights_load_18535, i32 %weights_load_18536, i32 %weights_load_18537, i32 %weights_load_18538, i32 %weights_load_18539, i32 %weights_load_18540, i32 %weights_load_18541, i32 %weights_load_18542, i32 %weights_load_18543, i32 %biases_load_15, i32 %weights_load_18544, i32 %weights_load_18545, i32 %weights_load_18546, i32 %weights_load_18547, i32 %weights_load_18548, i32 %weights_load_18549, i32 %weights_load_18550, i32 %weights_load_18551, i32 %weights_load_18552, i32 %biases_load_16, i32 %weights_load_18553, i32 %weights_load_18554, i32 %weights_load_18555, i32 %weights_load_18556, i32 %weights_load_18557, i32 %weights_load_18558, i32 %weights_load_18559, i32 %weights_load_18560, i32 %weights_load_18561, i32 %biases_load_17, i32 %weights_load_18562, i32 %weights_load_18563, i32 %weights_load_18564, i32 %weights_load_18565, i32 %weights_load_18566, i32 %weights_load_18567, i32 %weights_load_18568, i32 %weights_load_18569, i32 %weights_load_18570, i32 %biases_load_18, i32 %weights_load_18571, i32 %weights_load_18572, i32 %weights_load_18573, i32 %weights_load_18574, i32 %weights_load_18575, i32 %weights_load_18576, i32 %weights_load_18577, i32 %weights_load_18578, i32 %weights_load_18579, i32 %biases_load_19, i32 %weights_load_18580, i32 %weights_load_18581, i32 %weights_load_18582, i32 %weights_load_18583, i32 %weights_load_18584, i32 %weights_load_18585, i32 %weights_load_18586, i32 %weights_load_18587, i32 %weights_load_18588, i32 %biases_load_20, i32 %weights_load_18589, i32 %weights_load_18590, i32 %weights_load_18591, i32 %weights_load_18592, i32 %weights_load_18593, i32 %weights_load_18594, i32 %weights_load_18595, i32 %weights_load_18596, i32 %weights_load_18597, i32 %biases_load_21, i32 %weights_load_18598, i32 %weights_load_18599, i32 %weights_load_18600, i32 %weights_load_18601, i32 %weights_load_18602, i32 %weights_load_18603, i32 %weights_load_18604, i32 %weights_load_18605, i32 %weights_load_18606, i32 %biases_load_22, i32 %weights_load_18607, i32 %weights_load_18608, i32 %weights_load_18609, i32 %weights_load_18610, i32 %weights_load_18611, i32 %weights_load_18612, i32 %weights_load_18613, i32 %weights_load_18614, i32 %weights_load_18615, i32 %biases_load_23, i32 %weights_load_18616, i32 %weights_load_18617, i32 %weights_load_18618, i32 %weights_load_18619, i32 %weights_load_18620, i32 %weights_load_18621, i32 %weights_load_18622, i32 %weights_load_18623, i32 %weights_load_18624, i32 %biases_load_24, i32 %weights_load_18625, i32 %weights_load_18626, i32 %weights_load_18627, i32 %weights_load_18628, i32 %weights_load_18629, i32 %weights_load_18630, i32 %weights_load_18631, i32 %weights_load_18632, i32 %weights_load_18633, i32 %biases_load_25, i32 %weights_load_18634, i32 %weights_load_18635, i32 %weights_load_18636, i32 %weights_load_18637, i32 %weights_load_18638, i32 %weights_load_18639, i32 %weights_load_18640, i32 %weights_load_18641, i32 %weights_load_18642, i32 %biases_load_26, i32 %weights_load_18643, i32 %weights_load_18644, i32 %weights_load_18645, i32 %weights_load_18646, i32 %weights_load_18647, i32 %weights_load_18648, i32 %weights_load_18649, i32 %weights_load_18650, i32 %weights_load_18651, i32 %biases_load_27, i32 %weights_load_18652, i32 %weights_load_18653, i32 %weights_load_18654, i32 %weights_load_18655, i32 %weights_load_18656, i32 %weights_load_18657, i32 %weights_load_18658, i32 %weights_load_18659, i32 %weights_load_18660, i32 %biases_load_28, i32 %weights_load_18661, i32 %weights_load_18662, i32 %weights_load_18663, i32 %weights_load_18664, i32 %weights_load_18665, i32 %weights_load_18666, i32 %weights_load_18667, i32 %weights_load_18668, i32 %weights_load_18669, i32 %biases_load_29, i32 %weights_load_18670, i32 %weights_load_18671, i32 %weights_load_18672, i32 %weights_load_18673, i32 %weights_load_18674, i32 %weights_load_18675, i32 %weights_load_18676, i32 %weights_load_18677, i32 %weights_load_18678, i32 %biases_load_30, i32 %weights_load_18679, i32 %weights_load_18680, i32 %weights_load_18681, i32 %weights_load_18682, i32 %weights_load_18683, i32 %weights_load_18684, i32 %weights_load_18685, i32 %weights_load_18686, i32 %weights_load_18687, i32 %biases_load_31

]]></Node>
<StgValue><ssdm name="call_ln135"/></StgValue>
</operation>

<operation id="1112" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0">
<![CDATA[
entry:644 %ret_ln161 = ret

]]></Node>
<StgValue><ssdm name="ret_ln161"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
