cell_name:  mul__inst/U15
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U16
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U17
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:25 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U29
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U31
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U36
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U40
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U43
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U48
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U50
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U51
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U54
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U68
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U69
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U74
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U75
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U80
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U82
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U86
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U88
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U89
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U90
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U94
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U95
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:26 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:27 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:28 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[29]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[30]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[27]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[26]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[25]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[23]/D (DFFR_X1)           0.46 r            0.61         0.15
c_reg_reg[21]/D (DFFR_X1)           0.46 r            0.61         0.15
c_reg_reg[22]/D (DFFR_X1)           0.45 r            0.61         0.16

1
cell_name:  mul__inst/U637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:29 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4112/A1 (OAI22_X1)       0.16 r        infinity     infinity

1
cell_name:  mul__inst/U892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:30 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.47 r            0.61         0.14
c_reg_reg[21]/D (DFFR_X1)           0.46 r            0.61         0.15

1
cell_name:  mul__inst/U1036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:31 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U1141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U1234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:32 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U1322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U1330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:33 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:34 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 f            0.63         0.13

1
cell_name:  mul__inst/U1573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U1586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U1608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[28]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[26]/D (DFFR_X1)           0.54 f            0.63         0.08
c_reg_reg[25]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.12
c_reg_reg[23]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U1613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U1644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:35 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U1668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U1676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U1680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U1694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U1734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U1781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U1800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.46 r            0.61         0.16

1
cell_name:  mul__inst/U1803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4875/A1 (OAI22_X2)       0.22 r        infinity     infinity

1
cell_name:  mul__inst/U1849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:36 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U1891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 f            0.63         0.08

1
cell_name:  mul__inst/U1901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U1923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U1933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U1943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:37 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.48 f        infinity     infinity

1
cell_name:  mul__inst/U2079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U2105/A2 (AOI22_X2)       0.15 f        infinity     infinity

1
cell_name:  mul__inst/U2103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U2191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:38 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U2250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U2261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U2262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[28]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[29]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[30]/D (DFFR_X1)           0.57 f            0.63         0.05
c_reg_reg[27]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[26]/D (DFFR_X1)           0.55 f            0.63         0.07
c_reg_reg[25]/D (DFFR_X1)           0.53 f            0.63         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.47 r            0.61         0.14

1
cell_name:  mul__inst/U2267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[29]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[26]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[23]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U2269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[29]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[26]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[23]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U2270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[26]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[25]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.12
c_reg_reg[23]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U2272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U2277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2280
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U2317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:39 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2351
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08

1
cell_name:  mul__inst/U2391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:40 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U2461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:41 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.49 f        infinity     infinity

1
cell_name:  mul__inst/U2624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U2631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U2655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:42 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U2717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U2719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2737
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U2781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:43 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2834
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.50 f            0.63         0.13

1
cell_name:  mul__inst/U2837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2911
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2925
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2932
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:44 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U3008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U3056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U3057
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U3060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U3063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U3125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3126
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U3127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U3128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U3144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:45 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.51 f        infinity     infinity

1
cell_name:  mul__inst/U3220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U5061/B2 (AOI21_X2)       0.52 r        infinity     infinity
mul__inst/U3396/B2 (AOI21_X2)       0.50 r        infinity     infinity

1
cell_name:  mul__inst/U3222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U3275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U3277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U3295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3356
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U3368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:46 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U3400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.49 f        infinity     infinity

1
cell_name:  mul__inst/U3401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.61 f            0.63         0.01
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U3448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U3452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U3500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U3501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:47 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3569
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:48 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[28]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3696
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3698
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U3717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3719
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3758
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3773
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3782
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:49 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3785
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[28]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3803
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3816
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3820
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3886
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3887
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3896
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:50 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4875/A1 (OAI22_X2)       0.23 r        infinity     infinity

1
cell_name:  mul__inst/U3954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3959
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U3982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U3986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[29]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U4014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U4025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U4039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U4065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U4066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14
c_reg_reg[21]/D (DFFR_X1)           0.46 r            0.61         0.15

1
cell_name:  mul__inst/U4078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:51 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4095
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08

1
cell_name:  mul__inst/U4097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08

1
cell_name:  mul__inst/U4098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4113
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4135/B1 (AOI21_X1)       0.12 f        infinity     infinity

1
cell_name:  mul__inst/U4136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4167
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4173
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U4178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:52 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4189
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4203
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4735/B1 (AOI21_X2)       0.48 r        infinity     infinity

1
cell_name:  mul__inst/U4208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U2534/A1 (AOI22_X2)       0.35 f        infinity     infinity
mul__inst/U5057/A1 (AOI22_X1)       0.35 f        infinity     infinity

1
cell_name:  mul__inst/U4219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.46 r            0.61         0.16

1
cell_name:  mul__inst/U4253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U4265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[29]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U4282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4112/A1 (OAI22_X1)       0.16 r        infinity     infinity

1
cell_name:  mul__inst/U4319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4320
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4322
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4328
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4342
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.45 r            0.61         0.17

1
cell_name:  mul__inst/U4352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08

1
cell_name:  mul__inst/U4354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4355
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:53 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4365
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4377
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U4391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U4394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U4405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4417
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4419
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:54 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4435
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4444
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4452
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4455
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4456
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4457
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4458
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4465
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:55 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U4500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4521
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4583
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4593
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4608
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4633
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4635
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4637
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4643
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:56 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4650
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4665
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4667
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4670
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4673
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[29]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[30]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[27]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[26]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[25]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[23]/D (DFFR_X1)           0.46 r            0.61         0.15
c_reg_reg[21]/D (DFFR_X1)           0.46 r            0.61         0.15
c_reg_reg[22]/D (DFFR_X1)           0.45 r            0.61         0.16

1
cell_name:  mul__inst/U4674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4683
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4685
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4687
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4707
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[28]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4733
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4734
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4740
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4748
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4750
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4764
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4768
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U4771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4775
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4776
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:57 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U4806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U4807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4808
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U4817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U4821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4826
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U4839
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U4847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4853
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4864
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4871
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U4884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U4889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4891
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4894
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U4913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4926
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U4939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4954
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4957
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U4968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U4969
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U4970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4986
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4988
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U4997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U5003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U5009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U5010
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U5019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U5028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5031
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U5032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5036
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5053
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5059
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U5060
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U5061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U5062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U5064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U5067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1942
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2715
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1520
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1866
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2090
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U561
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U468
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2695
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U60
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:58 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U12
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U1548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4065/B2 (AOI21_X2)       0.16 f        infinity     infinity

1
cell_name:  mul__inst/U1877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4381
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2495
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U4499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2032
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4433
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4781
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U57
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U1110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U594
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 f            0.63         0.08

1
cell_name:  mul__inst/U1484
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3714
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2542
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 f            0.63         0.08

1
cell_name:  mul__inst/U3809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U2432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1478
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U4979
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4876
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3357
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4982
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U10
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U1992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1600
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4929
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1184
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U626
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U678
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:32:59 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U4215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U4077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U67
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2709
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3492
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U995
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2745
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3281
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1048
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U59
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U470
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U2552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U5
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U2
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U6
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U11
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U52
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U56
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U65
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U66
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U79
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U81
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U84
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U93
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U96
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U97
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:00 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U123
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U158
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U164
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[28]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U249
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U296
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U297
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U314
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U416
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U423
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U453
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U461
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U474
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U483
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U528
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U536
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U539
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U546
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:01 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[26]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.10
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U661
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U701
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U708
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U716
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U722
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U743
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U757
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U761
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U778
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U806
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U862
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U900
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U945
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U983
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U987
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U996
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U1008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U1076
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1103
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[28]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[29]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[30]/D (DFFR_X1)           0.57 f            0.63         0.05
c_reg_reg[27]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[26]/D (DFFR_X1)           0.55 f            0.63         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[28]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[29]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[30]/D (DFFR_X1)           0.57 f            0.63         0.05
c_reg_reg[27]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[26]/D (DFFR_X1)           0.55 f            0.63         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:02 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1179
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[28]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[29]/D (DFFR_X1)           0.58 f            0.63         0.05
c_reg_reg[30]/D (DFFR_X1)           0.57 f            0.63         0.05
c_reg_reg[27]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[26]/D (DFFR_X1)           0.55 f            0.63         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1201
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1222
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U4363/B1 (AOI21_X1)       0.15 f        infinity     infinity

1
cell_name:  mul__inst/U1247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1275
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U1284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1298
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1366
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1398
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1399
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1401
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1459
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1585
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1607
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1628
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1636
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1641
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1660
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1689
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U1718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1784
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1801
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1802
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1815
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:03 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1868
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1921
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2009
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2011
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U2021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2033
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2044
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2089
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2110
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2121
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2155
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2206
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2336
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2363
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2364
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2393
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2394
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2408
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2441
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2442
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2460
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2472
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2477
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:04 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2526
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2556
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2557
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2567
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2578
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2646
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2653
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2674
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2706
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2712
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2747
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2753
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2755
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2759
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2772
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2804
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2807
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2812
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.50 f        infinity     infinity

1
cell_name:  mul__inst/U2840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U2847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2854
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2856
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2860
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2873
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2874
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2875
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2902
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2908
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2953
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:05 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2963
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2966
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2972
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2974
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U3003
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3030
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3067
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U3082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3096
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3124
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.49 r        infinity     infinity

1
cell_name:  mul__inst/U3154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.51 f        infinity     infinity

1
cell_name:  mul__inst/U3199
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3259
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3283
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3307
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3360
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:06 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U3385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3403
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3422
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U2082/B2 (AOI21_X1)       0.15 f        infinity     infinity

1
cell_name:  mul__inst/U3426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U3489
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3493
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U3540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3551
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3572
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3586
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3597
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U3598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3619
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3639
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3644
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[26]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[23]/D (DFFR_X1)           0.49 r            0.61         0.12
c_reg_reg[22]/D (DFFR_X1)           0.46 r            0.61         0.16

1
cell_name:  mul__inst/U3645
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3672
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3730
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3731
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3788
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U3819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3849
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3858
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.11

1
cell_name:  mul__inst/U3870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:07 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3893
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3903
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3907
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U3924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3927
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3956
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3968
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3984
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3985
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U4007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U4013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4016
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4047
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4093
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4100
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4105
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4157
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4160
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4230
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U4250
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U4252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U4277
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U4287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4303
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U4333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4335
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4371
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U4380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4385
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4421
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4454
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4464
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U4481
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4530
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4560
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4564
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U4631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4648
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4677
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U4738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4749
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:08 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4794
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4825
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4851
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4861
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U4872
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4888
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U4890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4924
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4936
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4941
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U4944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U4949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4975
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4993
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5023
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5039
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5056
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5068
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5069
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5071
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1817
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U71
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U537
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U540
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U534
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2256
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2379
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4236
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1865
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U4533
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2352
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:09 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2657
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U14
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1787
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4063
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U205
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1828
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U420
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U555
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1652
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1939
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2855
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1092
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2835
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U7
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U32
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U425
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3796
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1961
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U63
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3933
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1383
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4225
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U55
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U480
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3202
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U61
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U699
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U568
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4004
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1751
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2327
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1562
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U21
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U570
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2293
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U1529
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4125
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3656
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U5072
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U574
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U415
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U547
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1792
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4269
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:10 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U917
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U4387
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U649
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1430
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4353
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2951
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U805
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U923
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2358
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3165
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4746
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2904
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.63 f            0.63         0.00

1
cell_name:  mul__inst/U447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3756
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U3897
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1813
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5018
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U384
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2545
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2208
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U934
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1002
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2947
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U500
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2107
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2330
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1989
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4800
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U610
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2997
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U4680
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2789
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1191
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.10

1
cell_name:  mul__inst/U3102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1476
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1770
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3212
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1331
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[26]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[24]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U491
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U449
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2742
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2587
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U4510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:11 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1487
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U77
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U76
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U738
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U3190/B2 (OAI21_X2)       0.50 f        infinity     infinity

1
cell_name:  mul__inst/U3310
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U5061/B2 (AOI21_X2)       0.52 r        infinity     infinity

1
cell_name:  mul__inst/U5058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U535
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U127
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2910
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4058
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U414
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2339
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2928
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2937
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U2527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3889
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2870
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4920
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U132
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2721
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2109
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1514
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U878
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U952
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U252
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U867
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U655
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1289
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U830
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2595
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2620
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3028
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2045
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3065
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2766
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2575
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5026
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3668
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U771
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U4509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U5029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U193
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U129
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U990
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U991
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2404
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2251
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U102
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U72
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:12 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
mul__inst/U1584/B2 (OAI21_X2)       0.12 r        infinity     infinity

1
cell_name:  mul__inst/U4185
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U53
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U58
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2877
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2073
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4426
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U504
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2901
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4410
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4440
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U115
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1347
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3760
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3795
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U418
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U4
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U8
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U9
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U18
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U19
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U20
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U22
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U23
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U24
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U25
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U26
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U34
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U35
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U37
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U38
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U39
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U41
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U42
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U44
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U46
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U47
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U49
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U62
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U64
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U70
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U73
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U78
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U83
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U85
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U87
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U91
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U92
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U99
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U111
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U117
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U118
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U120
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U122
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U128
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U130
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U134
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U137
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U141
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U142
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U149
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U170
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U172
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U177
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U194
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[28]/D (DFFR_X1)           0.60 f            0.63         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.57 f            0.63         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U215
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U219
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U226
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U231
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U232
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:13 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U240
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U248
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U257
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U260
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U265
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U282
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U284
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U295
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U308
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U309
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U317
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U329
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U345
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U346
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U374
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U390
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U391
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U395
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U400
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U407
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U411
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U424
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U429
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U432
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U434
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U436
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U439
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U450
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U451
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U462
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U463
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U467
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U471
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U482
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U490
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U497
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U522
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U524
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U527
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U541
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U544
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U549
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U571
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U579
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U584
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U591
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[30]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[29]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[27]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[28]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U603
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U609
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U611
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U622
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00

1
cell_name:  mul__inst/U624
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U631
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U632
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U640
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U663
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U669
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U682
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U691
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U692
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U694
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U697
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U700
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U717
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U718
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U741
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U754
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U767
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U783
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U786
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U819
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U831
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U833
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U837
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U838
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U840
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U845
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:14 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U852
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U879
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U890
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U915
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U930
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U938
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U943
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U949
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U950
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U955
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U960
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U962
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U964
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U980
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U998
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U999
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U1000
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1001
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1005
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1006
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1025
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U1027
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1041
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1043
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1050
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U1051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U1052
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U1054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1066
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1070
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U1075
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1080
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1082
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1084
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1085
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1101
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1106
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U1119
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U1131
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[21]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U1133
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1138
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1139
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1146
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1147
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1148
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1151
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1152
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1153
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U1162
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1169
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U1183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1186
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1187
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1204
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:15 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1209
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1210
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1214
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1220
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1235
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1237
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1239
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1243
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1253
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1254
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1266
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U1268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1270
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1272
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U1273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1294
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1299
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1300
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1301
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1302
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1313
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.46 r            0.61         0.16

1
cell_name:  mul__inst/U1316
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11
c_reg_reg[22]/D (DFFR_X1)           0.46 r            0.61         0.16

1
cell_name:  mul__inst/U1318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1321
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1326
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U1333
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U1340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1341
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1348
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1349
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1350
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1354
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1359
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1367
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1372
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1380
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U1402
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1409
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1413
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1427
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1431
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1443
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1445
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1469
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U1485
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1486
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1488
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1516
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.13

1
cell_name:  mul__inst/U1517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1519
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1523
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1538
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1543
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1552
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1553
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1554
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1576
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1577
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1582
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1589
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1590
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1612
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1617
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1618
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1627
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1629
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U1630
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U1634
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1638
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1642
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1651
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1654
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1659
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1664
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1671
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:16 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1675
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1679
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1681
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1684
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1686
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1688
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1693
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1702
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[22]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U1720
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1726
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1728
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1729
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1736
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1774
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U1797
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1809
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1811
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1821
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U1822
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U1829
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U1832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1836
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1841
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1844
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U1847
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U1848
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1869
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1885
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1892
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U1919
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U1935
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U1976
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U1977
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2008
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2017
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2019
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2020
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U2037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2042
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2046
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2049
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2054
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U2055
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U2064
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2074
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U2081
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2083
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2091
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2094
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2116
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:17 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2135
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2136
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2144
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2154
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2156
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2161
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2163
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[20]/D (DFFR_X1)           0.49 f            0.63         0.14

1
cell_name:  mul__inst/U2174
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2175
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2176
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2178
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2182
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2190
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09

1
cell_name:  mul__inst/U2192
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U2197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2211
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2216
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2217
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2218
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2221
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2229
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2244
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2255
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2258
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2268
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2271
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2285
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2290
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2291
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2305
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2312
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2325
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2337
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2338
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2343
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2361
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2362
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2368
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2369
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2370
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2373
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2375
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2376
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2378
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2382
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2386
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2388
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2389
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2392
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2396
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2397
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2405
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U2406
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2412
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2428
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2437
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2438
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2446
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2447
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2448
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2466
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2473
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2475
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2479
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U2494
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2496
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2498
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2499
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2501
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2502
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2503
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2505
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2506
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2507
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2508
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2509
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2510
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:18 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2511
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2512
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2513
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2515
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2517
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2518
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2525
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2531
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2532
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2548
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2550
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2558
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2559
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U2563
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2565
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2566
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2573
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2580
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U2581
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2588
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2592
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2596
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.01

1
cell_name:  mul__inst/U2598
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2599
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2601
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2602
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2604
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2605
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2606
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2613
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2614
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2615
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2616
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2621
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2623
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2625
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2647
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U2658
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2662
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2666
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2676
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2690
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2703
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2704
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2705
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2710
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2711
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2713
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2723
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2724
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2725
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2727
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2732
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2735
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2739
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2744
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2752
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2762
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2763
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2765
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2769
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2777
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2779
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2780
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2790
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2791
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2793
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2798
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2799
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2810
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2814
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2818
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.08

1
cell_name:  mul__inst/U2823
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2824
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.55 r            0.61         0.07

1
cell_name:  mul__inst/U2827
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2832
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[27]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[26]/D (DFFR_X1)           0.58 r            0.61         0.04

1
cell_name:  mul__inst/U2842
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2843
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2846
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2850
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2857
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U2859
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01

1
cell_name:  mul__inst/U2863
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2880
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2881
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U2882
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U2883
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2884
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2895
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2898
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2899
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2905
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[30]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[28]/D (DFFR_X1)           0.55 r            0.61         0.06

1
cell_name:  mul__inst/U2906
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2909
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2912
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2913
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2914
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2916
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U2918
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2922
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U2931
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2940
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2944
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2946
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2948
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2958
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U2965
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2967
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2970
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2971
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2973
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2978
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2981
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2992
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U2994
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3007
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3012
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3013
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3014
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:19 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3015
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3021
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3022
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3024
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3029
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.08
c_reg_reg[23]/D (DFFR_X1)           0.50 r            0.61         0.11

1
cell_name:  mul__inst/U3034
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10
c_reg_reg[22]/D (DFFR_X1)           0.48 r            0.61         0.14

1
cell_name:  mul__inst/U3035
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3037
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3038
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3040
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3051
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3061
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3062
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3077
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3078
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3079
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3086
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3087
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3088
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3097
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3098
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02

1
cell_name:  mul__inst/U3099
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3104
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3108
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3112
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3114
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3140
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3143
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3145
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3150
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3159
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3166
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3168
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3171
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3180
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[29]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01

1
cell_name:  mul__inst/U3181
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.62 r            0.61        -0.01
c_reg_reg[30]/D (DFFR_X1)           0.62 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3183
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[27]/D (DFFR_X1)           0.56 r            0.61         0.05

1
cell_name:  mul__inst/U3188
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3195
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3196
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3197
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3198
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[29]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.53 r            0.61         0.09

1
cell_name:  mul__inst/U3200
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3207
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3213
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3223
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.54 r            0.61         0.07
c_reg_reg[24]/D (DFFR_X1)           0.52 r            0.61         0.09
c_reg_reg[23]/D (DFFR_X1)           0.51 r            0.61         0.10

1
cell_name:  mul__inst/U3224
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3227
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3228
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03

1
cell_name:  mul__inst/U3233
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.57 r            0.61         0.04

1
cell_name:  mul__inst/U3234
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U3238
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.06

1
cell_name:  mul__inst/U3241
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[29]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[28]/D (DFFR_X1)           0.61 r            0.61         0.01
c_reg_reg[30]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.05

1
cell_name:  mul__inst/U3242
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3245
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[28]/D (DFFR_X1)           0.59 r            0.61         0.03
c_reg_reg[30]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[27]/D (DFFR_X1)           0.58 r            0.61         0.03
c_reg_reg[26]/D (DFFR_X1)           0.56 r            0.61         0.05
c_reg_reg[25]/D (DFFR_X1)           0.53 r            0.61         0.08

1
cell_name:  mul__inst/U3246
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3247
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3261
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3262
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3263
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3264
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3267
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3273
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3274
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3276
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3278
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3279
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00

1
cell_name:  mul__inst/U3286
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3287
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[29]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[26]/D (DFFR_X1)           0.57 r            0.61         0.04
c_reg_reg[25]/D (DFFR_X1)           0.55 r            0.61         0.06
c_reg_reg[24]/D (DFFR_X1)           0.54 r            0.61         0.07

1
cell_name:  mul__inst/U3288
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3292
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3304
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3306
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3311
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3315
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3318
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.59 r            0.61         0.02
c_reg_reg[30]/D (DFFR_X1)           0.59 r            0.61         0.03

1
cell_name:  mul__inst/U3319
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

Endpoint                         Path Delay     Path Required     Slack
------------------------------------------------------------------------
c_reg_reg[31]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[30]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[29]/D (DFFR_X1)           0.61 r            0.61         0.00
c_reg_reg[28]/D (DFFR_X1)           0.60 r            0.61         0.01
c_reg_reg[27]/D (DFFR_X1)           0.59 r            0.61         0.02

1
cell_name:  mul__inst/U3323
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3324
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3332
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3334
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3340
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

1
cell_name:  mul__inst/U3344
 
****************************************
Report : timing
        -path end
        -delay max
Design : conf_int_mul__noFF__arch_agnos__w_wrapper_OP_BITWIDTH22_DATA_PATH_BITWIDTH32
Version: L-2016.03-SP5-3
Date   : Tue Apr  4 19:33:20 2017
****************************************

Operating Conditions: typical   Library: typical
Wire Load Model Mode: top
No paths.

Warning: Reports may be inaccurate and/or incomplete due to interrupt. (RPT-1)

1
