Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Tue Jun  3 22:33:21 2025
****************************************

  Startpoint: q_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: q_reg[31] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: SYS_CLK
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  q_reg[0]/CP (SDFCNQD0HPBWP)                      0.00      0.00 r
  q_reg[0]/Q (SDFCNQD0HPBWP)                       0.35      0.35 r
  add_15/U_2/CO (HA1D0HPBWP)                       0.13      0.48 r
  add_15/U_5/CO (HA1D0HPBWP)                       0.11      0.59 r
  add_15/U_7/CO (HA1D0HPBWP)                       0.10      0.69 r
  add_15/U_10/CO (HA1D0HPBWP)                      0.11      0.80 r
  add_15/U_12/CO (HA1D0HPBWP)                      0.11      0.91 r
  add_15/U_15/CO (HA1D0HPBWP)                      0.12      1.03 r
  add_15/U_17/CO (HA1D0HPBWP)                      0.11      1.14 r
  add_15/U_20/CO (HA1D0HPBWP)                      0.11      1.25 r
  add_15/U_22/CO (HA1D0HPBWP)                      0.11      1.35 r
  add_15/U_25/CO (HA1D0HPBWP)                      0.11      1.46 r
  add_15/U_27/CO (HA1D0HPBWP)                      0.11      1.57 r
  add_15/U_30/CO (HA1D0HPBWP)                      0.11      1.68 r
  add_15/U_32/CO (HA1D0HPBWP)                      0.11      1.79 r
  add_15/U_35/CO (HA1D0HPBWP)                      0.11      1.90 r
  add_15/U_37/CO (HA1D0HPBWP)                      0.12      2.01 r
  add_15/U_40/CO (HA1D0HPBWP)                      0.11      2.13 r
  add_15/U_42/CO (HA1D0HPBWP)                      0.11      2.23 r
  add_15/U_45/CO (HA1D0HPBWP)                      0.12      2.35 r
  add_15/U_47/CO (HA1D0HPBWP)                      0.11      2.47 r
  add_15/U_50/CO (HA1D0HPBWP)                      0.11      2.58 r
  add_15/U_52/CO (HA1D0HPBWP)                      0.11      2.69 r
  add_15/U_55/CO (HA1D0HPBWP)                      0.11      2.80 r
  add_15/U_57/CO (HA1D0HPBWP)                      0.10      2.90 r
  add_15/U_60/CO (HA1D0HPBWP)                      0.11      3.01 r
  add_15/U_62/CO (HA1D0HPBWP)                      0.11      3.12 r
  add_15/U_65/CO (HA1D0HPBWP)                      0.11      3.23 r
  add_15/U_67/CO (HA1D0HPBWP)                      0.10      3.33 r
  add_15/U_70/CO (HA1D0HPBWP)                      0.11      3.44 r
  add_15/U_72/CO (HA1D0HPBWP)                      0.11      3.54 r
  add_15/U_75/CO (HA1D0HPBWP)                      0.10      3.64 r
  add_15/ctmi_39/ZN (MAOI22D0HPBWP)                0.13      3.77 r
  q_reg[31]/D (SDFCNQD0HPBWP)                      0.00      3.77 r
  data arrival time                                          3.77

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  q_reg[31]/CP (SDFCNQD0HPBWP)                     0.00     10.00 r
  clock uncertainty                               -0.30      9.70
  library setup time                              -0.08      9.62
  data required time                                         9.62
  ------------------------------------------------------------------------
  data required time                                         9.62
  data arrival time                                         -3.77
  ------------------------------------------------------------------------
  slack (MET)                                                5.85


1
