extern MeshHeader2 _HIDAN_room_1_meshHeader_00000190;
extern MeshEntry2 _HIDAN_room_1_meshDListEntry_0000019C[7];
extern Gfx _HIDAN_room_1_dlist_00000DC8[];
extern Vtx_t _HIDAN_room_1_vertices_000003C8[16];
extern Vtx_t _HIDAN_room_1_vertices_000004C8[4];
extern Vtx_t _HIDAN_room_1_vertices_00000508[10];
extern Vtx_t _HIDAN_room_1_vertices_000005A8[3];
extern Vtx_t _HIDAN_room_1_vertices_000005D8[4];
extern Vtx_t _HIDAN_room_1_vertices_00000618[3];
extern Vtx_t _HIDAN_room_1_vertices_00000648[3];
extern Vtx_t _HIDAN_room_1_vertices_00000678[4];
extern Vtx_t _HIDAN_room_1_vertices_000006B8[4];
extern Vtx_t _HIDAN_room_1_vertices_000006F8[3];
extern Vtx_t _HIDAN_room_1_vertices_00000728[4];
extern Vtx_t _HIDAN_room_1_vertices_00000768[32];
extern Vtx_t _HIDAN_room_1_vertices_00000968[14];
extern Vtx_t _HIDAN_room_1_vertices_00000A48[26];
extern Vtx_t _HIDAN_room_1_vertices_00000BE8[7];
extern Vtx_t _HIDAN_room_1_vertices_00000C58[8];
extern Vtx_t _HIDAN_room_1_vertices_00000CD8[7];
extern Vtx_t _HIDAN_room_1_vertices_00000D48[8];
extern u64 _HIDAN_room_1_tex_00008730[];
extern u64 _HIDAN_room_1_tex_00009130[];
extern u64 _HIDAN_room_1_tex_0000A530[];
extern u64 _HIDAN_room_1_tex_0000B530[];
extern Gfx _HIDAN_room_1_dlist_00002500[];
extern Vtx_t _HIDAN_room_1_vertices_00001480[9];
extern Vtx_t _HIDAN_room_1_vertices_00001510[4];
extern Vtx_t _HIDAN_room_1_vertices_00001550[4];
extern Vtx_t _HIDAN_room_1_vertices_00001590[8];
extern Vtx_t _HIDAN_room_1_vertices_00001610[4];
extern Vtx_t _HIDAN_room_1_vertices_00001650[12];
extern Vtx_t _HIDAN_room_1_vertices_00001710[4];
extern Vtx_t _HIDAN_room_1_vertices_00001750[3];
extern Vtx_t _HIDAN_room_1_vertices_00001780[4];
extern Vtx_t _HIDAN_room_1_vertices_000017C0[14];
extern Vtx_t _HIDAN_room_1_vertices_000018A0[4];
extern Vtx_t _HIDAN_room_1_vertices_000018E0[4];
extern Vtx_t _HIDAN_room_1_vertices_00001920[8];
extern Vtx_t _HIDAN_room_1_vertices_000019A0[3];
extern Vtx_t _HIDAN_room_1_vertices_000019D0[6];
extern Vtx_t _HIDAN_room_1_vertices_00001A30[8];
extern Vtx_t _HIDAN_room_1_vertices_00001AB0[17];
extern Vtx_t _HIDAN_room_1_vertices_00001BC0[3];
extern Vtx_t _HIDAN_room_1_vertices_00001BF0[4];
extern Vtx_t _HIDAN_room_1_vertices_00001C30[4];
extern Vtx_t _HIDAN_room_1_vertices_00001C70[4];
extern Vtx_t _HIDAN_room_1_vertices_00001CB0[4];
extern Vtx_t _HIDAN_room_1_vertices_00001CF0[14];
extern Vtx_t _HIDAN_room_1_vertices_00001DD0[4];
extern Vtx_t _HIDAN_room_1_vertices_00001E10[10];
extern Vtx_t _HIDAN_room_1_vertices_00001EB0[8];
extern Vtx_t _HIDAN_room_1_vertices_00001F30[18];
extern Vtx_t _HIDAN_room_1_vertices_00002050[16];
extern Vtx_t _HIDAN_room_1_vertices_00002150[10];
extern Vtx_t _HIDAN_room_1_vertices_000021F0[13];
extern Vtx_t _HIDAN_room_1_vertices_000022C0[21];
extern Vtx_t _HIDAN_room_1_vertices_00002410[3];
extern Vtx_t _HIDAN_room_1_vertices_00002440[4];
extern Vtx_t _HIDAN_room_1_vertices_00002480[8];
extern u64 _HIDAN_room_1_tex_00008730[];
extern u64 _HIDAN_room_1_tex_00009130[];
extern u64 _HIDAN_room_1_tex_00009930[];
extern u64 _HIDAN_room_1_tex_0000A130[];
extern u64 _HIDAN_room_1_tex_0000A530[];
extern u64 _HIDAN_room_1_tex_0000B530[];
extern u64 _HIDAN_room_1_tex_0000BD30[];
extern Gfx _HIDAN_room_1_dlist_00006BF8[];
extern Vtx_t _HIDAN_room_1_vertices_00005E28[13];
extern Vtx_t _HIDAN_room_1_vertices_00005EF8[5];
extern Vtx_t _HIDAN_room_1_vertices_00005F48[13];
extern Vtx_t _HIDAN_room_1_vertices_00006018[3];
extern Vtx_t _HIDAN_room_1_vertices_00006048[4];
extern Vtx_t _HIDAN_room_1_vertices_00006088[3];
extern Vtx_t _HIDAN_room_1_vertices_000060B8[4];
extern Vtx_t _HIDAN_room_1_vertices_000060F8[4];
extern Vtx_t _HIDAN_room_1_vertices_00006138[4];
extern Vtx_t _HIDAN_room_1_vertices_00006178[4];
extern Vtx_t _HIDAN_room_1_vertices_000061B8[8];
extern Vtx_t _HIDAN_room_1_vertices_00006238[16];
extern Vtx_t _HIDAN_room_1_vertices_00006338[4];
extern Vtx_t _HIDAN_room_1_vertices_00006378[8];
extern Vtx_t _HIDAN_room_1_vertices_000063F8[4];
extern Vtx_t _HIDAN_room_1_vertices_00006438[8];
extern Vtx_t _HIDAN_room_1_vertices_000064B8[4];
extern Vtx_t _HIDAN_room_1_vertices_000064F8[8];
extern Vtx_t _HIDAN_room_1_vertices_00006578[12];
extern Vtx_t _HIDAN_room_1_vertices_00006638[4];
extern Vtx_t _HIDAN_room_1_vertices_00006678[32];
extern Vtx_t _HIDAN_room_1_vertices_00006878[4];
extern Vtx_t _HIDAN_room_1_vertices_000068B8[4];
extern Vtx_t _HIDAN_room_1_vertices_000068F8[20];
extern Vtx_t _HIDAN_room_1_vertices_00006A38[20];
extern Vtx_t _HIDAN_room_1_vertices_00006B78[8];
extern u64 _HIDAN_room_1_tex_00008930[];
extern u64 _HIDAN_room_1_tex_00009130[];
extern u64 _HIDAN_room_1_tex_00009930[];
extern u64 _HIDAN_room_1_tex_0000BD30[];
extern Gfx _HIDAN_room_1_dlist_000057B0[];
extern Vtx_t _HIDAN_room_1_vertices_00004DB0[16];
extern Vtx_t _HIDAN_room_1_vertices_00004EB0[4];
extern Vtx_t _HIDAN_room_1_vertices_00004EF0[5];
extern Vtx_t _HIDAN_room_1_vertices_00004F40[4];
extern Vtx_t _HIDAN_room_1_vertices_00004F80[3];
extern Vtx_t _HIDAN_room_1_vertices_00004FB0[3];
extern Vtx_t _HIDAN_room_1_vertices_00004FE0[16];
extern Vtx_t _HIDAN_room_1_vertices_000050E0[3];
extern Vtx_t _HIDAN_room_1_vertices_00005110[5];
extern Vtx_t _HIDAN_room_1_vertices_00005160[8];
extern Vtx_t _HIDAN_room_1_vertices_000051E0[16];
extern Vtx_t _HIDAN_room_1_vertices_000052E0[8];
extern Vtx_t _HIDAN_room_1_vertices_00005360[7];
extern Vtx_t _HIDAN_room_1_vertices_000053D0[24];
extern Vtx_t _HIDAN_room_1_vertices_00005550[5];
extern Vtx_t _HIDAN_room_1_vertices_000055A0[25];
extern Vtx_t _HIDAN_room_1_vertices_00005730[8];
extern u64 _HIDAN_room_1_tex_00009130[];
extern u64 _HIDAN_room_1_tex_00009930[];
extern u64 _HIDAN_room_1_tex_0000BD30[];
extern Gfx _HIDAN_room_1_dlist_00004068[];
extern Vtx_t _HIDAN_room_1_vertices_00003368[16];
extern Vtx_t _HIDAN_room_1_vertices_00003468[7];
extern Vtx_t _HIDAN_room_1_vertices_000034D8[4];
extern Vtx_t _HIDAN_room_1_vertices_00003518[5];
extern Vtx_t _HIDAN_room_1_vertices_00003568[4];
extern Vtx_t _HIDAN_room_1_vertices_000035A8[4];
extern Vtx_t _HIDAN_room_1_vertices_000035E8[8];
extern Vtx_t _HIDAN_room_1_vertices_00003668[3];
extern Vtx_t _HIDAN_room_1_vertices_00003698[4];
extern Vtx_t _HIDAN_room_1_vertices_000036D8[3];
extern Vtx_t _HIDAN_room_1_vertices_00003708[3];
extern Vtx_t _HIDAN_room_1_vertices_00003738[4];
extern Vtx_t _HIDAN_room_1_vertices_00003778[3];
extern Vtx_t _HIDAN_room_1_vertices_000037A8[4];
extern Vtx_t _HIDAN_room_1_vertices_000037E8[4];
extern Vtx_t _HIDAN_room_1_vertices_00003828[14];
extern Vtx_t _HIDAN_room_1_vertices_00003908[9];
extern Vtx_t _HIDAN_room_1_vertices_00003998[4];
extern Vtx_t _HIDAN_room_1_vertices_000039D8[4];
extern Vtx_t _HIDAN_room_1_vertices_00003A18[5];
extern Vtx_t _HIDAN_room_1_vertices_00003A68[4];
extern Vtx_t _HIDAN_room_1_vertices_00003AA8[4];
extern Vtx_t _HIDAN_room_1_vertices_00003AE8[3];
extern Vtx_t _HIDAN_room_1_vertices_00003B18[3];
extern Vtx_t _HIDAN_room_1_vertices_00003B48[14];
extern Vtx_t _HIDAN_room_1_vertices_00003C28[4];
extern Vtx_t _HIDAN_room_1_vertices_00003C68[11];
extern Vtx_t _HIDAN_room_1_vertices_00003D18[4];
extern Vtx_t _HIDAN_room_1_vertices_00003D58[8];
extern Vtx_t _HIDAN_room_1_vertices_00003DD8[16];
extern Vtx_t _HIDAN_room_1_vertices_00003ED8[6];
extern Vtx_t _HIDAN_room_1_vertices_00003F38[7];
extern Vtx_t _HIDAN_room_1_vertices_00003FA8[4];
extern Vtx_t _HIDAN_room_1_vertices_00003FE8[8];
extern u64 _HIDAN_room_1_tex_00008730[];
extern u64 _HIDAN_room_1_tex_00009130[];
extern u64 _HIDAN_room_1_tex_00009930[];
extern u64 _HIDAN_room_1_tex_0000A130[];
extern u64 _HIDAN_room_1_tex_0000A530[];
extern u64 _HIDAN_room_1_tex_0000BD30[];
extern Gfx _HIDAN_room_1_dlist_000002D0[];
extern Vtx_t _HIDAN_room_1_vertices_00000210[4];
extern Vtx_t _HIDAN_room_1_vertices_00000250[8];
extern u64 _HIDAN_room_1_tex_0000C130[];
extern Gfx _HIDAN_room_1_dlist_00008448[];
extern Vtx_t _HIDAN_room_1_vertices_00007688[32];
extern Vtx_t _HIDAN_room_1_vertices_00007888[32];
extern Vtx_t _HIDAN_room_1_vertices_00007A88[94];
extern Vtx_t _HIDAN_room_1_vertices_00008068[54];
extern Vtx_t _HIDAN_room_1_vertices_000083C8[8];
#define _HIDAN_room_1_vertices_00007C78 ((u32)_HIDAN_room_1_vertices_00007A88 + 0x000001F0)
#define _HIDAN_room_1_vertices_00007E68 ((u32)_HIDAN_room_1_vertices_00007A88 + 0x000003E0)
#define _HIDAN_room_1_vertices_00008248 ((u32)_HIDAN_room_1_vertices_00008068 + 0x000001E0)
s16 _HIDAN_room_1_objectList_00000040[];
extern ActorEntry _HIDAN_room_1_actorList_0000004C[20];

extern SCmdEchoSettings _HIDAN_room_1_set0000_cmd00;
extern SCmdRoomBehavior _HIDAN_room_1_set0000_cmd01;
extern SCmdSkyboxDisables _HIDAN_room_1_set0000_cmd02;
extern SCmdTimeSettings _HIDAN_room_1_set0000_cmd03;
extern SCmdMesh _HIDAN_room_1_set0000_cmd04;
extern SCmdObjectList _HIDAN_room_1_set0000_cmd05;
extern SCmdActorList _HIDAN_room_1_set0030_cmd06;
extern SCmdEndMarker _HIDAN_room_1_set0000_cmd07;





extern SCmdEchoSettings _HIDAN_room_1_set0000_cmd00;

extern SCmdRoomBehavior _HIDAN_room_1_set0000_cmd01;

extern SCmdSkyboxDisables _HIDAN_room_1_set0000_cmd02;

extern SCmdTimeSettings _HIDAN_room_1_set0000_cmd03;

extern SCmdMesh _HIDAN_room_1_set0000_cmd04;

extern SCmdObjectList _HIDAN_room_1_set0000_cmd05;

extern SCmdActorList _HIDAN_room_1_set0030_cmd06;

extern SCmdEndMarker _HIDAN_room_1_set0000_cmd07;









