{
  "Top": "master_fix",
  "RtlTop": "master_fix",
  "RtlPrefix": "",
  "RtlSubPrefix": "master_fix_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvf1517",
    "Speed": "-3-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 13, AP_RND_CONV, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_r_address0",
          "name": "input_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce0",
          "name": "input_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q0",
          "name": "input_r_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_r_address1",
          "name": "input_r_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_ce1",
          "name": "input_r_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "input_r_q1",
          "name": "input_r_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<32, 13, AP_RND_CONV, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "out_r_address0",
          "name": "out_r_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_ce0",
          "name": "out_r_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_we0",
          "name": "out_r_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "out_r_d0",
          "name": "out_r_d0",
          "usage": "data",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": [
      "set_directive_top master_fix -name master_fix",
      "set_directive_top master_fix -name master_fix",
      "set_directive_top master_fix -name master_fix"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "master_fix"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "47871 ~ 111199",
    "Latency": "47870"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "master_fix",
    "Version": "1.0",
    "DisplayName": "Master_fix",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_master_fix_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/model_functions.cpp",
      "..\/..\/master.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/master.vhd",
      "impl\/vhdl\/master_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/master_firstBias.vhd",
      "impl\/vhdl\/master_firstKernel_1_1.vhd",
      "impl\/vhdl\/master_fix_conv1_0_0_0.vhd",
      "impl\/vhdl\/master_fix_conv2_0_0_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_0_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_1_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_2_2.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_0.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_1.vhd",
      "impl\/vhdl\/master_fix_convolution1_fix_firstKernel_f_V_3_2.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondBias_f_V.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_0.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_1.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_2.vhd",
      "impl\/vhdl\/master_fix_convolution2_fix_secondKernel_f_V_3.vhd",
      "impl\/vhdl\/master_fix_den1_V_0.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_2_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_3_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.vhd",
      "impl\/vhdl\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.vhd",
      "impl\/vhdl\/master_fix_firstBias_f_V.vhd",
      "impl\/vhdl\/master_fix_firstDense_f_V.vhd",
      "impl\/vhdl\/master_fix_firstKernel_f_V_1_1.vhd",
      "impl\/vhdl\/master_fix_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_324_1.vhd",
      "impl\/vhdl\/master_fix_master_fix_Pipeline_VITIS_LOOP_335_3.vhd",
      "impl\/vhdl\/master_fix_max1_V_0.vhd",
      "impl\/vhdl\/master_fix_max2_V_0.vhd",
      "impl\/vhdl\/master_fix_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_19s_31ns_50_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_20s_32s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_21s_32s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_18s_49_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_18s_50_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_19s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_32s_20s_51_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_44ns_42ns_86_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_50ns_48ns_98_1_1.vhd",
      "impl\/vhdl\/master_fix_mul_50ns_50ns_100_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_42_32_1_1.vhd",
      "impl\/vhdl\/master_fix_mux_42_32_1_1_x.vhd",
      "impl\/vhdl\/master_fix_sdiv_51ns_32s_32_55_1.vhd",
      "impl\/vhdl\/master_fix_secondDense_f_V.vhd",
      "impl\/vhdl\/master_fix_thirdBias_f_V.vhd",
      "impl\/vhdl\/master_fix_urem_7ns_3ns_2_11_seq_1.vhd",
      "impl\/vhdl\/master_fmul_32ns_32ns_32_3_max_dsp_1.vhd",
      "impl\/vhdl\/master_fix.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/master.v",
      "impl\/verilog\/master_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/master_firstBias.dat",
      "impl\/verilog\/master_firstBias.v",
      "impl\/verilog\/master_firstKernel_1_1.dat",
      "impl\/verilog\/master_firstKernel_1_1.v",
      "impl\/verilog\/master_fix_conv1_0_0_0.v",
      "impl\/verilog\/master_fix_conv2_0_0_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstBias_f_V.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_0_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_1_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_2_2.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_0.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_0.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_1.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_1.v",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_2.dat",
      "impl\/verilog\/master_fix_convolution1_fix_firstKernel_f_V_3_2.v",
      "impl\/verilog\/master_fix_convolution2_fix.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondBias_f_V.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondBias_f_V.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_0.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_0.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_1.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_1.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_2.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_2.v",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_3.dat",
      "impl\/verilog\/master_fix_convolution2_fix_secondKernel_f_V_3.v",
      "impl\/verilog\/master_fix_den1_V_0.v",
      "impl\/verilog\/master_fix_exp_32_13_s.v",
      "impl\/verilog\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_exp_x_msb_1_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_2_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_2_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_3_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_3_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_h_table_V.v",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.dat",
      "impl\/verilog\/master_fix_exp_32_13_s_f_x_msb_4_l_table_V.v",
      "impl\/verilog\/master_fix_firstBias_f_V.dat",
      "impl\/verilog\/master_fix_firstBias_f_V.v",
      "impl\/verilog\/master_fix_firstDense_f_V.dat",
      "impl\/verilog\/master_fix_firstDense_f_V.v",
      "impl\/verilog\/master_fix_firstKernel_f_V_1_1.dat",
      "impl\/verilog\/master_fix_firstKernel_f_V_1_1.v",
      "impl\/verilog\/master_fix_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_324_1.v",
      "impl\/verilog\/master_fix_master_fix_Pipeline_VITIS_LOOP_335_3.v",
      "impl\/verilog\/master_fix_max1_V_0.v",
      "impl\/verilog\/master_fix_max2_V_0.v",
      "impl\/verilog\/master_fix_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/master_fix_mul_19s_31ns_50_1_1.v",
      "impl\/verilog\/master_fix_mul_20s_32s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_21s_32s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_18s_49_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_18s_50_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_19s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_32s_20s_51_1_1.v",
      "impl\/verilog\/master_fix_mul_44ns_42ns_86_1_1.v",
      "impl\/verilog\/master_fix_mul_50ns_48ns_98_1_1.v",
      "impl\/verilog\/master_fix_mul_50ns_50ns_100_1_1.v",
      "impl\/verilog\/master_fix_mux_42_32_1_1.v",
      "impl\/verilog\/master_fix_mux_42_32_1_1_x.v",
      "impl\/verilog\/master_fix_sdiv_51ns_32s_32_55_1.v",
      "impl\/verilog\/master_fix_secondDense_f_V.dat",
      "impl\/verilog\/master_fix_secondDense_f_V.v",
      "impl\/verilog\/master_fix_thirdBias_f_V.dat",
      "impl\/verilog\/master_fix_thirdBias_f_V.v",
      "impl\/verilog\/master_fix_urem_7ns_3ns_2_11_seq_1.v",
      "impl\/verilog\/master_fmul_32ns_32ns_32_3_max_dsp_1.v",
      "impl\/verilog\/master_fix.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/master_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/master_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/master.protoinst",
      ".debug\/master_fix.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "master_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "master_fmul_32ns_32ns_32_3_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 1 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name master_fmul_32ns_32ns_32_3_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"input_r_address0": "DATA"},
      "ports": ["input_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q0": "DATA"},
      "ports": ["input_r_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_address1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "9",
      "portMap": {"input_r_address1": "DATA"},
      "ports": ["input_r_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "input_r_q1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_r_q1": "DATA"},
      "ports": ["input_r_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "input"
        }]
    },
    "out_r_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "2",
      "portMap": {"out_r_address0": "DATA"},
      "ports": ["out_r_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    },
    "out_r_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"out_r_d0": "DATA"},
      "ports": ["out_r_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_r_address0": {
      "dir": "out",
      "width": "9"
    },
    "input_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q0": {
      "dir": "in",
      "width": "32"
    },
    "input_r_address1": {
      "dir": "out",
      "width": "9"
    },
    "input_r_ce1": {
      "dir": "out",
      "width": "1"
    },
    "input_r_q1": {
      "dir": "in",
      "width": "32"
    },
    "out_r_address0": {
      "dir": "out",
      "width": "2"
    },
    "out_r_ce0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_we0": {
      "dir": "out",
      "width": "1"
    },
    "out_r_d0": {
      "dir": "out",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "master_fix",
      "Instances": [
        {
          "ModuleName": "convolution1_fix",
          "InstanceName": "grp_convolution1_fix_fu_568"
        },
        {
          "ModuleName": "convolution2_fix",
          "InstanceName": "grp_convolution2_fix_fu_602"
        },
        {
          "ModuleName": "master_fix_Pipeline_VITIS_LOOP_324_1",
          "InstanceName": "grp_master_fix_Pipeline_VITIS_LOOP_324_1_fu_618"
        },
        {
          "ModuleName": "master_fix_Pipeline_VITIS_LOOP_335_3",
          "InstanceName": "grp_master_fix_Pipeline_VITIS_LOOP_335_3_fu_630",
          "Instances": [{
              "ModuleName": "exp_32_13_s",
              "InstanceName": "grp_exp_32_13_s_fu_111"
            }]
        },
        {
          "ModuleName": "exp_32_13_s",
          "InstanceName": "grp_exp_32_13_s_fu_651"
        }
      ]
    },
    "Info": {
      "convolution1_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "convolution2_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix_Pipeline_VITIS_LOOP_324_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "exp_32_13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix_Pipeline_VITIS_LOOP_335_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "master_fix": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "convolution1_fix": {
        "Latency": {
          "LatencyBest": "23577",
          "LatencyAvg": "42009",
          "LatencyWorst": "45081",
          "PipelineIIMin": "23577",
          "PipelineIIMax": "45081",
          "PipelineII": "23577 ~ 45081",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.150"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_176_1",
            "TripCount": "8",
            "LatencyMin": "23576",
            "LatencyMax": "45080",
            "Latency": "23576 ~ 45080",
            "PipelineII": "",
            "PipelineDepthMin": "2947",
            "PipelineDepthMax": "5635",
            "PipelineDepth": "2947 ~ 5635",
            "Loops": [{
                "Name": "VITIS_LOOP_178_2",
                "TripCount": "128",
                "LatencyMin": "2944",
                "LatencyMax": "5632",
                "Latency": "2944 ~ 5632",
                "PipelineII": "",
                "PipelineDepthMin": "23",
                "PipelineDepthMax": "44",
                "PipelineDepth": "23 ~ 44",
                "Loops": [{
                    "Name": "VITIS_LOOP_180_3",
                    "TripCount": "3",
                    "LatencyMin": "21",
                    "LatencyMax": "42",
                    "Latency": "21 ~ 42",
                    "PipelineII": "",
                    "PipelineDepthMin": "7",
                    "PipelineDepthMax": "14",
                    "PipelineDepth": "7 ~ 14"
                  }]
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "34",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "1514",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3101",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "convolution2_fix": {
        "Latency": {
          "LatencyBest": "14161",
          "LatencyAvg": "26929",
          "LatencyWorst": "35665",
          "PipelineIIMin": "14161",
          "PipelineIIMax": "35665",
          "PipelineII": "14161 ~ 35665",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.030"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_213_1",
            "TripCount": "16",
            "LatencyMin": "14160",
            "LatencyMax": "35664",
            "Latency": "14160 ~ 35664",
            "PipelineII": "",
            "PipelineDepthMin": "885",
            "PipelineDepthMax": "2229",
            "PipelineDepth": "885 ~ 2229",
            "Loops": [{
                "Name": "VITIS_LOOP_215_2",
                "TripCount": "42",
                "LatencyMin": "882",
                "LatencyMax": "2226",
                "Latency": "882 ~ 2226",
                "PipelineII": "",
                "PipelineDepthMin": "21",
                "PipelineDepthMax": "53",
                "PipelineDepth": "21 ~ 53",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_221_4",
                    "TripCount": "8",
                    "Latency": "16",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "VITIS_LOOP_226_5",
                    "TripCount": "8",
                    "Latency": "16",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "VITIS_LOOP_231_6",
                    "TripCount": "8",
                    "Latency": "16",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "VITIS_LOOP_235_7",
                    "TripCount": "8",
                    "Latency": "16",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "358",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1259",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "master_fix_Pipeline_VITIS_LOOP_324_1": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.017"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_324_1",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "133",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "66",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "exp_32_13_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.216"
        },
        "Area": {
          "BRAM_18K": "5",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "~0",
          "DSP": "20",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "283",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "586",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "master_fix_Pipeline_VITIS_LOOP_335_3": {
        "Latency": {
          "LatencyBest": "64",
          "LatencyAvg": "64",
          "LatencyWorst": "64",
          "PipelineII": "64",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.216"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_335_3",
            "TripCount": "4",
            "Latency": "62",
            "PipelineII": "1",
            "PipelineDepth": "60"
          }],
        "Area": {
          "FF": "5869",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "4386",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "master_fix": {
        "Latency": {
          "LatencyBest": "47870",
          "LatencyAvg": "89150",
          "LatencyWorst": "111198",
          "PipelineIIMin": "47871",
          "PipelineIIMax": "111199",
          "PipelineII": "47871 ~ 111199",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.216"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_250_1",
            "TripCount": "8",
            "LatencyMin": "176",
            "LatencyMax": "20496",
            "Latency": "176 ~ 20496",
            "PipelineII": "",
            "PipelineDepthMin": "22",
            "PipelineDepthMax": "2562",
            "PipelineDepth": "22 ~ 2562",
            "Loops": [{
                "Name": "VITIS_LOOP_252_2",
                "TripCount": "",
                "LatencyMin": "20",
                "LatencyMax": "2560",
                "Latency": "20 ~ 2560",
                "PipelineII": "",
                "PipelineDepth": "20",
                "Loops": [{
                    "Name": "VITIS_LOOP_258_3",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_270_1",
            "TripCount": "16",
            "Latency": "2048",
            "PipelineII": "",
            "PipelineDepth": "128",
            "Loops": [{
                "Name": "VITIS_LOOP_272_2",
                "TripCount": "42",
                "Latency": "126",
                "PipelineII": "",
                "PipelineDepth": "3"
              }]
          },
          {
            "Name": "VITIS_LOOP_290_1",
            "TripCount": "16",
            "Latency": "7664",
            "PipelineII": "",
            "PipelineDepth": "479",
            "Loops": [{
                "Name": "VITIS_LOOP_293_2",
                "TripCount": "14",
                "Latency": "476",
                "PipelineII": "",
                "PipelineDepth": "34",
                "Loops": [{
                    "Name": "VITIS_LOOP_297_4",
                    "TripCount": "16",
                    "Latency": "32",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }]
              }]
          },
          {
            "Name": "VITIS_LOOP_311_1",
            "TripCount": "4",
            "Latency": "136",
            "PipelineII": "",
            "PipelineDepth": "34",
            "Loops": [{
                "Name": "VITIS_LOOP_314_2",
                "TripCount": "16",
                "Latency": "32",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "VITIS_LOOP_330_2",
            "TripCount": "4",
            "Latency": "28",
            "PipelineII": "",
            "PipelineDepth": "7"
          }
        ],
        "Area": {
          "BRAM_18K": "28",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "4",
          "DSP": "68",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "3",
          "FF": "8989",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "11034",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "4",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-06-19 18:34:28 +0100",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
