CoreGen has not been configured with any user repositories.
CoreGen has been configured with the following Xilinx repositories:
 - '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/' [using existing xil_index.xml]
INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim - Generating component instance
   'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' of
   'xilinx.com:ip:fifo_generator:8.1' from
   '/opt/Xilinx/13.3/ISE_DS/ISE/coregen/./ip/xilinx/primary/com/xilinx/ip/fifo_g
   enerator_v8_1/component.xml'.
Resolving generics for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
WARNING:sim - A core named
   'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft' already exists in
   the project. Output products for this core may be overwritten.
Applying external generics to
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Delivering associated files for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Delivering EJava files for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Generating implementation netlist for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
INFO:sim - Pre-processing HDL files for
   'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Running synthesis for 'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'
Running ngcbuild...
Writing VHO instantiation template for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Writing VHDL structural simulation model for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Writing VHDL structural simulation model for
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'...
Delivered 4 files into directory
/home/emanuele.delsozzo/repo/MaxelerRTM/RTM_3/RunRules/DFE/maxfiles/CpuMain_VECT
IS_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft/tmp/_cg/
CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft
INFO:sim - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
Generating README file...
Generating FLIST file...
INFO:sim - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project
'CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_34_512_rst_fwft'.
