`timescale 1ns / 1ps
//****************************************VSCODE PLUG-IN**********************************//
//----------------------------------------------------------------------------------------
// IDE :                   VSCODE     
// VSCODE plug-in version: Verilog-Hdl-Format-2.8.20240817
// VSCODE plug-in author : Jiang Percy
//----------------------------------------------------------------------------------------
//****************************************Copyright (c)***********************************//
// Copyright(C)            vscode
// All rights reserved     
// File name:              
// Last modified Date:     2024/12/29 16:18:20
// Last Version:           V1.0
// Descriptions:           
//----------------------------------------------------------------------------------------
// Created by:             ff
// Created date:           2024/12/29 16:18:20
// mail      :             fyzhang1123@163.com
// Version:                V1.0
// TEXT NAME:              top.v
// PATH:                   E:\post\fpga_compi\example\temp\temp\src\top.v
// Descriptions:           
//                         
//----------------------------------------------------------------------------------------
//****************************************************************************************//

module top(
    input                               clk                        ,
    input                               rst_n                      ,
    input key_in  , 
    inout iic_0_scl,              
    inout iic_0_sda,  
    output uart_tx  , 
    output [3:0] led ,
    input intr                
);

  //temp
  wire                      [35:0]           temp_data                  ;
  wire                                       temp_data_de               ;


top_temp u_top_temp(
    .clk                                (  clk              ),
    .rst_n                              (rst_n                  ),
    .temp_data                          (temp_data                 ),
    .temp_data_de                       (temp_data_de              ),
    .iic_0_scl                          (iic_0_scl               ),
    .iic_0_sda                          (iic_0_sda               ),
    .intr                               (intr                      )
);   
    

debug_uart_tx #(
   		.CLK_FRE        (50        ),
   		.BAUD_RATE      (115200    )
	) 
  u_temp_uart_tx(
    .clk                                (clk                       ),
    .rst_n                              (rst_n                       ),
    .datain                             ({6'd0,temp_data[35:18],6'd0,temp_data[17:0]}),     
    .data_de                            (temp_data_de             ),
    .uart_tx                            (uart_tx                   )
);
    
	

                                                                   
                                                                   
endmodule