
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121904                       # Number of seconds simulated
sim_ticks                                121903707927                       # Number of ticks simulated
final_tick                               691735001061                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 113926                       # Simulator instruction rate (inst/s)
host_op_rate                                   148183                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6061527                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891888                       # Number of bytes of host memory used
host_seconds                                 20111.05                       # Real time elapsed on the host
sim_insts                                  2291174318                       # Number of instructions simulated
sim_ops                                    2980123639                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6520320                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      7289856                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13813760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2643840                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2643840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50940                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        56952                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                107920                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           20655                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                20655                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53487462                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13650                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59800117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               113316980                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15750                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13650                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29400                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          21687938                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               21687938                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          21687938                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53487462                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13650                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59800117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              135004917                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292335032                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21160384                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18798615                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830868                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11177725                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10847225                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340092                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52876                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228455980                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119798282                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21160384                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12187317                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24212708                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5617459                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3600238                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13978616                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260046027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.518735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766406                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235833319     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097393      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038560      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1767906      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3588473      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4350157      1.67%     95.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042743      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564098      0.22%     96.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9763378      3.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260046027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072384                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.409798                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226349499                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5723262                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24177039                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        23981                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3772245                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2059029                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4834                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134822894                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3772245                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226640943                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3415150                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1335209                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23903813                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       978665                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134665734                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          150                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90059                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       665050                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177724764                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608812311                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608812311                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31013565                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18486                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9266                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2817732                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23511282                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4139499                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73714                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       924202                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134166113                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18486                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127424823                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80026                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20465985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42589881                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260046027                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490009                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205446824     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22937021      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11764467      4.52%     92.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6716514      2.58%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505462      2.89%     97.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3749952      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1509496      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       349586      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66705      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260046027                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233277     47.38%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184426     37.46%     84.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74639     15.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99988449     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006041      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22303664     17.50%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4117449      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127424823                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435886                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             492342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515468041                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154650895                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124464745                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127917165                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224389                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3985473                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          277                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       110591                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3772245                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2572074                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78783                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134184600                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6456                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23511282                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4139499                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9266                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          842                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       824390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103480                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927870                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126304797                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22028825                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1120026                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26146226                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19528597                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4117401                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432055                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124499269                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124464745                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71150272                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164041110                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.425761                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433734                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21540491                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1835314                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256273782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439566                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.288831                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214069567     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15995144      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12497321      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470325      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3116177      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1059713      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4516373      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006356      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1542806      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256273782                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1542806                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388920679                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272151706                       # The number of ROB writes
system.switch_cpus0.timesIdled                6097809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32289005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.923350                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.923350                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342073                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342073                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584955070                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162290336                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142698074                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292335032                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22616748                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18489525                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2202180                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9300161                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8880755                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2318959                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        99412                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    217813405                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             127053770                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22616748                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11199714                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26468947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6109332                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9818941                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13343444                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2204536                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    257971388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.943030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       231502441     89.74%     89.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1270610      0.49%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1938223      0.75%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2647219      1.03%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2718747      1.05%     93.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2274798      0.88%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1297665      0.50%     94.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1899669      0.74%     95.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12422016      4.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    257971388                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.077366                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.434617                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215299438                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     12354047                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26396296                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        51748                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3869856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3733940                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          233                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     155664047                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3869856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       215911599                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2194565                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      8609905                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25847668                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1537792                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     155569677                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1745                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        358032                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       607519                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1415                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    216176152                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    724043089                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    724043089                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    186874873                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29301279                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42985                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        24742                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4450619                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14772269                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8100320                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       143659                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1762825                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         155358516                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147356292                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28833                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17667799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41982308                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6470                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    257971388                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.571212                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261757                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    195656533     75.84%     75.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25414469      9.85%     85.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13134266      5.09%     90.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9892897      3.83%     94.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7698601      2.98%     97.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3093308      1.20%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1960510      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       995836      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       124968      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    257971388                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          26153     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         95477     36.73%     46.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       138295     53.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    123451688     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2285178      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18242      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13562145      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8039039      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147356292                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.504066                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             259925                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001764                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    552972730                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    173069658                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145146754                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147616217                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       344896                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2440838                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       197135                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          231                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3869856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1889186                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       145332                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    155401471                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        71267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14772269                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8100320                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        24712                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        102773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1282768                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1251463                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2534231                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145356112                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12786316                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2000180                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20823384                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20545335                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8037068                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.497224                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145146860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145146754                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83543089                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        223801357                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.496508                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373291                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109444655                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    134511364                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20891248                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2238455                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    254101532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.529361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378129                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    199106908     78.36%     78.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27116362     10.67%     89.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10305152      4.06%     93.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4973064      1.96%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4116476      1.62%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2461419      0.97%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2082072      0.82%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       920557      0.36%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3019522      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    254101532                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109444655                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     134511364                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20234616                       # Number of memory references committed
system.switch_cpus1.commit.loads             12331431                       # Number of loads committed
system.switch_cpus1.commit.membars              18242                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19292880                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        121242856                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2744594                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3019522                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           406484622                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          314675347                       # The number of ROB writes
system.switch_cpus1.timesIdled                3403631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               34363644                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109444655                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            134511364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109444655                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.671076                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.671076                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.374381                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.374381                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       655139528                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201391673                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      144881636                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36484                       # number of misc regfile writes
system.l20.replacements                         55380                       # number of replacements
system.l20.tagsinuse                               64                       # Cycle average of tags in use
system.l20.total_refs                             270                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55444                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.004870                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            5.276544                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.011297                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    58.692832                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.019327                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.082446                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000177                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.917075                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000302                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          270                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    270                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4425                       # number of Writeback hits
system.l20.Writeback_hits::total                 4425                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          270                       # number of demand (read+write) hits
system.l20.demand_hits::total                     270                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          270                       # number of overall hits
system.l20.overall_hits::total                    270                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        50940                       # number of ReadReq misses
system.l20.ReadReq_misses::total                50955                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        50940                       # number of demand (read+write) misses
system.l20.demand_misses::total                 50955                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        50940                       # number of overall misses
system.l20.overall_misses::total                50955                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3252166                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10592886771                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10596138937                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3252166                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10592886771                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10596138937                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3252166                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10592886771                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10596138937                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51210                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51225                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4425                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4425                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51210                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51225                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51210                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51225                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.994728                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.994729                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.994728                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.994729                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.994728                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.994729                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 207948.307244                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 207950.916240                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 207948.307244                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 207950.916240                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 216811.066667                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 207948.307244                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 207950.916240                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4156                       # number of writebacks
system.l20.writebacks::total                     4156                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        50940                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           50955                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        50940                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            50955                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        50940                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           50955                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7537962117                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7540312744                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7537962117                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7540312744                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2350627                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7537962117                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7540312744                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.994728                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.994729                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.994728                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.994729                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.994728                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.994729                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147977.269670                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 147979.839937                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 147977.269670                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 147979.839937                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 156708.466667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 147977.269670                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 147979.839937                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         73944                       # number of replacements
system.l21.tagsinuse                               64                       # Cycle average of tags in use
system.l21.total_refs                             480                       # Total number of references to valid blocks.
system.l21.sampled_refs                         74008                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.006486                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           15.096551                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.011779                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    48.869922                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.021747                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.235884                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000184                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.763593                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000340                       # Average percentage of cache occupancy
system.l21.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          480                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    480                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           16979                       # number of Writeback hits
system.l21.Writeback_hits::total                16979                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          480                       # number of demand (read+write) hits
system.l21.demand_hits::total                     480                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          480                       # number of overall hits
system.l21.overall_hits::total                    480                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        56952                       # number of ReadReq misses
system.l21.ReadReq_misses::total                56965                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        56952                       # number of demand (read+write) misses
system.l21.demand_misses::total                 56965                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        56952                       # number of overall misses
system.l21.overall_misses::total                56965                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2574057                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data  12289055745                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total    12291629802                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2574057                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data  12289055745                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total     12291629802                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2574057                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data  12289055745                       # number of overall miss cycles
system.l21.overall_miss_latency::total    12291629802                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        57432                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              57445                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        16979                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            16979                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        57432                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               57445                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        57432                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              57445                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.991642                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.991644                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.991642                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.991644                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.991642                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.991644                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 215779.177992                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 215775.121601                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 215779.177992                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 215775.121601                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 198004.384615                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 215779.177992                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 215775.121601                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks               16499                       # number of writebacks
system.l21.writebacks::total                    16499                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        56952                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           56965                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        56952                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            56965                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        56952                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           56965                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   8863883918                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   8865676185                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   8863883918                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   8865676185                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1792267                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   8863883918                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   8865676185                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.991642                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.991644                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.991642                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.991644                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.991642                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.991644                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 155637.798813                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155633.743263                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 155637.798813                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155633.743263                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 137866.692308                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 155637.798813                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155633.743263                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.992252                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014010716                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870868.479705                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.992252                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13978600                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13978600                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13978600                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13978600                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13978600                       # number of overall hits
system.cpu0.icache.overall_hits::total       13978600                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3642411                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3642411                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3642411                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3642411                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3642411                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3642411                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13978616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13978616                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13978616                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13978616                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13978616                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13978616                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 227650.687500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 227650.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 227650.687500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 227650.687500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3376666                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3376666                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3376666                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3376666                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 225111.066667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 225111.066667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51210                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247007759                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51466                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.435725                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.160145                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.839855                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809219                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190781                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20098438                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20098438                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9267                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9267                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24108872                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24108872                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24108872                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24108872                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209751                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209751                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209751                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209751                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209751                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41823452213                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41823452213                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41823452213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41823452213                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41823452213                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41823452213                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20308189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20308189                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24318623                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24318623                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24318623                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24318623                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010328                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010328                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008625                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008625                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008625                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008625                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 199395.722609                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 199395.722609                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 199395.722609                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 199395.722609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 199395.722609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 199395.722609                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4425                       # number of writebacks
system.cpu0.dcache.writebacks::total             4425                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158541                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158541                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158541                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158541                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51210                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51210                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11034674780                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11034674780                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11034674780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11034674780                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11034674780                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11034674780                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 215478.906073                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 215478.906073                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 215478.906073                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 215478.906073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 215478.906073                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 215478.906073                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.998309                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1095080706                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2221259.038540                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.998309                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020831                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790061                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13343430                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13343430                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13343430                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13343430                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13343430                       # number of overall hits
system.cpu1.icache.overall_hits::total       13343430                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2944103                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2944103                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2944103                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2944103                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2944103                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2944103                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13343444                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13343444                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13343444                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13343444                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13343444                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13343444                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 210293.071429                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 210293.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 210293.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 210293.071429                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2682152                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2682152                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2682152                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2682152                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 206319.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 206319.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 57432                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185928937                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 57688                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3223.008893                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.533104                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.466896                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912239                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087761                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9381618                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9381618                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7862754                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7862754                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19263                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19263                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18242                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18242                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17244372                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17244372                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17244372                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17244372                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       164666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       164666                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2909                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2909                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       167575                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        167575                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       167575                       # number of overall misses
system.cpu1.dcache.overall_misses::total       167575                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39208256195                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39208256195                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    572923716                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    572923716                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  39781179911                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  39781179911                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  39781179911                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  39781179911                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9546284                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9546284                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7865663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7865663                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17411947                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17411947                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17411947                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17411947                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017249                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000370                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000370                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009624                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009624                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009624                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009624                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 238107.782997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 238107.782997                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 196948.682021                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 196948.682021                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 237393.286057                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 237393.286057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 237393.286057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 237393.286057                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2566169                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 171077.933333                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        16979                       # number of writebacks
system.cpu1.dcache.writebacks::total            16979                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       107234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       107234                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2909                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       110143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       110143                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       110143                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       110143                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        57432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        57432                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        57432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        57432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        57432                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        57432                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12821311938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12821311938                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12821311938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12821311938                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12821311938                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12821311938                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006016                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223243.347576                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 223243.347576                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 223243.347576                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 223243.347576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 223243.347576                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 223243.347576                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
