{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1555659215516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1555659215517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 19 13:03:35 2019 " "Processing started: Fri Apr 19 13:03:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1555659215517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1555659215517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off boothmultiplier -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off boothmultiplier -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1555659215517 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1555659215649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/student/Desktop/assignment1/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216132 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment1/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216133 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/student/Desktop/assignment1/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216134 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteenbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sixteenbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sixteenbit-Struct " "Found design unit 1: sixteenbit-Struct" {  } { { "sixteenbit.vhdl" "" { Text "/home/student/Desktop/assignment1/sixteenbit.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216135 ""} { "Info" "ISGN_ENTITY_NAME" "1 sixteenbit " "Found entity 1: sixteenbit" {  } { { "sixteenbit.vhdl" "" { Text "/home/student/Desktop/assignment1/sixteenbit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file booth.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth-design " "Found design unit 1: booth-design" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216136 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-design " "Found design unit 1: decoder-design" {  } { { "decoder.vhdl" "" { Text "/home/student/Desktop/assignment1/decoder.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216137 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhdl" "" { Text "/home/student/Desktop/assignment1/decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216137 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "/home/student/Desktop/assignment1/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1555659216138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-design " "Found design unit 1: mux-design" {  } { { "mux.vhd" "" { Text "/home/student/Desktop/assignment1/mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1555659216138 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/home/student/Desktop/assignment1/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1555659216138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1555659216138 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1555659216194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth booth:add_instance " "Elaborating entity \"booth\" for hierarchy \"booth:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/student/Desktop/assignment1/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216208 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c1 booth.vhdl(39) " "Verilog HDL or VHDL warning at booth.vhdl(39): object \"null_c1\" assigned a value but never read" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555659216209 "|DUT|booth:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c2 booth.vhdl(39) " "Verilog HDL or VHDL warning at booth.vhdl(39): object \"null_c2\" assigned a value but never read" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555659216210 "|DUT|booth:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c3 booth.vhdl(39) " "Verilog HDL or VHDL warning at booth.vhdl(39): object \"null_c3\" assigned a value but never read" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555659216210 "|DUT|booth:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null_c4 booth.vhdl(39) " "Verilog HDL or VHDL warning at booth.vhdl(39): object \"null_c4\" assigned a value but never read" {  } { { "booth.vhdl" "" { Text "/home/student/Desktop/assignment1/booth.vhdl" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1555659216210 "|DUT|booth:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder booth:add_instance\|decoder:decoder1 " "Elaborating entity \"decoder\" for hierarchy \"booth:add_instance\|decoder:decoder1\"" {  } { { "booth.vhdl" "decoder1" { Text "/home/student/Desktop/assignment1/booth.vhdl" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux booth:add_instance\|mux:mux1 " "Elaborating entity \"mux\" for hierarchy \"booth:add_instance\|mux:mux1\"" {  } { { "booth.vhdl" "mux1" { Text "/home/student/Desktop/assignment1/booth.vhdl" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteenbit booth:add_instance\|sixteenbit:sixteenbit1 " "Elaborating entity \"sixteenbit\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\"" {  } { { "booth.vhdl" "sixteenbit1" { Text "/home/student/Desktop/assignment1/booth.vhdl" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0 " "Elaborating entity \"Full_Adder\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\"" {  } { { "sixteenbit.vhdl" "fa_0" { Text "/home/student/Desktop/assignment1/sixteenbit.vhdl" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|AND_2:a1\"" {  } { { "Full_Adder.vhdl" "a1" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|OR_2:o1\"" {  } { { "Full_Adder.vhdl" "o1" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"booth:add_instance\|sixteenbit:sixteenbit1\|Full_Adder:fa_0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "/home/student/Desktop/assignment1/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1555659216266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1555659217284 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1555659217284 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1555659217284 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1555659217284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1555659217344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 19 13:03:37 2019 " "Processing ended: Fri Apr 19 13:03:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1555659217344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1555659217344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1555659217344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1555659217344 ""}
