<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: TP_Actionneur/Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_acdc5646ab76ff805fc9533ee37267c8.html">TP_Actionneur</a></li><li class="navelem"><a class="el" href="dir_9d613ef6b237bc423428f19c8d2ae9ad.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_51160d3d92f8b9f00407d5b00509b989.html">STM32G4xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_2553cce30c4c31bfbf91533634913688.html">Inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32g4xx_ll_tim.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32g4xx__ll__tim_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#ifndef __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define __STM32G4xx_LL_TIM_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32g4xx_8h.html">stm32g4xx.h</a>&quot;</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM15) || defined (TIM16) || defined (TIM17) || defined (TIM20)</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">/* Private types -------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t OFFSET_TAB_CCMRx[] =</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  0x00U,   <span class="comment">/* 0: TIMx_CH1  */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  0x00U,   <span class="comment">/* 1: TIMx_CH1N */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  0x00U,   <span class="comment">/* 2: TIMx_CH2  */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;  0x00U,   <span class="comment">/* 3: TIMx_CH2N */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  0x04U,   <span class="comment">/* 4: TIMx_CH3  */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  0x04U,   <span class="comment">/* 5: TIMx_CH3N */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  0x04U,   <span class="comment">/* 6: TIMx_CH4  */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  0x04U,   <span class="comment">/* 7: TIMx_CH4N */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  0x38U,   <span class="comment">/* 8: TIMx_CH5  */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  0x38U    <span class="comment">/* 9: TIMx_CH6  */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;};</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OCxx[] =</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  0U,            <span class="comment">/* 0: OC1M, OC1FE, OC1PE */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  8U,            <span class="comment">/* 2: OC2M, OC2FE, OC2PE */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  0U,            <span class="comment">/* 4: OC3M, OC3FE, OC3PE */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  8U,            <span class="comment">/* 6: OC4M, OC4FE, OC4PE */</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  0U,            <span class="comment">/* 8: OC5M, OC5FE, OC5PE */</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  8U             <span class="comment">/* 9: OC6M, OC6FE, OC6PE */</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;};</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_ICxx[] =</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  0U,            <span class="comment">/* 0: CC1S, IC1PSC, IC1F */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  0U,            <span class="comment">/* 1: - NA */</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  8U,            <span class="comment">/* 2: CC2S, IC2PSC, IC2F */</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  0U,            <span class="comment">/* 3: - NA */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  0U,            <span class="comment">/* 4: CC3S, IC3PSC, IC3F */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  0U,            <span class="comment">/* 5: - NA */</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  8U,            <span class="comment">/* 6: CC4S, IC4PSC, IC4F */</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  0U,            <span class="comment">/* 7: - NA */</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  0U,            <span class="comment">/* 8: - NA */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;  0U             <span class="comment">/* 9: - NA */</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;};</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160; </div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_CCxP[] =</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  0U,            <span class="comment">/* 0: CC1P */</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  2U,            <span class="comment">/* 1: CC1NP */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  4U,            <span class="comment">/* 2: CC2P */</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  6U,            <span class="comment">/* 3: CC2NP */</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  8U,            <span class="comment">/* 4: CC3P */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  10U,           <span class="comment">/* 5: CC3NP */</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  12U,           <span class="comment">/* 6: CC4P */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  14U,           <span class="comment">/* 7: CC4NP */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  16U,           <span class="comment">/* 8: CC5P */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  20U            <span class="comment">/* 9: CC6P */</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;};</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">static</span> <span class="keyword">const</span> uint8_t SHIFT_TAB_OISx[] =</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;{</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  0U,            <span class="comment">/* 0: OIS1 */</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  1U,            <span class="comment">/* 1: OIS1N */</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;  2U,            <span class="comment">/* 2: OIS2 */</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  3U,            <span class="comment">/* 3: OIS2N */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  4U,            <span class="comment">/* 4: OIS3 */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  5U,            <span class="comment">/* 5: OIS3N */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  6U,            <span class="comment">/* 6: OIS4 */</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  7U,            <span class="comment">/* 7: OIS4N */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  8U,            <span class="comment">/* 8: OIS5 */</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  10U            <span class="comment">/* 9: OIS6 */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;};</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Private constants ---------------------------------------------------------*/</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">/* Defines used for the bit position in the register and perform offsets */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define TIM_POSITION_BRK_SOURCE            (POSITION_VAL(Source) &amp; 0x1FUL)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Generic bit definitions for TIMx_AF1 register */</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define TIMx_AF1_BKINP     TIM1_AF1_BKINP     </span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TIMx_AF1_ETRSEL    TIM1_AF1_ETRSEL    </span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DT_DELAY_1 ((uint8_t)0x7F)</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DT_DELAY_2 ((uint8_t)0x3F)</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DT_DELAY_3 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DT_DELAY_4 ((uint8_t)0x1F)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160; </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DT_RANGE_1 ((uint8_t)0x00)</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DT_RANGE_2 ((uint8_t)0x80)</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DT_RANGE_3 ((uint8_t)0xC0)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DT_RANGE_4 ((uint8_t)0xE0)</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define OCREF_CLEAR_SELECT_Pos (28U)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define OCREF_CLEAR_SELECT_Msk (0x1U &lt;&lt; OCREF_CLEAR_SELECT_Pos)                </span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U :\</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4) ? 6U :\</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH4N) ? 7U :\</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">   ((__CHANNEL__) == LL_TIM_CHANNEL_CH5) ? 8U : 9U)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 1U)) : \</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">   ((uint64_t)1000000000000U/((__TIMCLK__) &gt;&gt; 2U)))</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  uint16_t Prescaler;         </div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  uint32_t CounterMode;       </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  uint32_t Autoreload;        </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  uint32_t ClockDivision;     </div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  uint32_t RepetitionCounter;  </div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;} LL_TIM_InitTypeDef;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;{</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  uint32_t OCMode;        </div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  uint32_t OCState;       </div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  uint32_t OCNState;      </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  uint32_t CompareValue;  </div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  uint32_t OCPolarity;    </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  uint32_t OCNPolarity;   </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  uint32_t OCIdleState;   </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  uint32_t OCNIdleState;  </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;} LL_TIM_OC_InitTypeDef;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;{</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  uint32_t ICPolarity;    </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  uint32_t ICActiveInput; </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  uint32_t ICPrescaler;   </div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  uint32_t ICFilter;      </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;} LL_TIM_IC_InitTypeDef;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160; </div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;{</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  uint32_t EncoderMode;     </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  uint32_t IC1Polarity;     </div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  uint32_t IC1ActiveInput;  </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  uint32_t IC1Prescaler;    </div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  uint32_t IC1Filter;       </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  uint32_t IC2Polarity;      </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  uint32_t IC2ActiveInput;  </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  uint32_t IC2Prescaler;    </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  uint32_t IC2Filter;       </div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;} LL_TIM_ENCODER_InitTypeDef;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160; </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  uint32_t IC1Polarity;        </div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  uint32_t IC1Prescaler;       </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  uint32_t IC1Filter;          </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  uint32_t CommutationDelay;   </div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} LL_TIM_HALLSENSOR_InitTypeDef;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;{</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  uint32_t OSSRState;            </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  uint32_t OSSIState;            </div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  uint32_t LockLevel;            </div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  uint8_t DeadTime;              </div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  uint16_t BreakState;           </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  uint32_t BreakPolarity;        </div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  uint32_t BreakFilter;          </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  uint32_t BreakAFMode;           </div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  uint32_t Break2State;          </div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  uint32_t Break2Polarity;        </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  uint32_t Break2Filter;          </div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  uint32_t Break2AFMode;          </div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  uint32_t AutomaticOutput;      </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;} LL_TIM_BDTR_InitTypeDef;</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define LL_TIM_SR_UIF                          TIM_SR_UIF           </span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         </span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         </span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         </span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         </span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC5IF                        TIM_SR_CC5IF         </span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC6IF                        TIM_SR_CC6IF         </span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor">#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         </span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TIF                          TIM_SR_TIF           </span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define LL_TIM_SR_BIF                          TIM_SR_BIF           </span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define LL_TIM_SR_B2IF                         TIM_SR_B2IF          </span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         </span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         </span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         </span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         </span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor">#define LL_TIM_SR_SBIF                         TIM_SR_SBIF          </span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define LL_TIM_SR_IDXF                         TIM_SR_IDXF          </span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define LL_TIM_SR_DIRF                         TIM_SR_DIRF          </span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define LL_TIM_SR_IERRF                        TIM_SR_IERRF         </span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor">#define LL_TIM_SR_TERRF                        TIM_SR_TERRF         </span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_DISABLE            0x00000000U             </span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            </span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_DISABLE            0x00000000U              </span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_ENABLE             TIM_BDTR_BK2E            </span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             </span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            </span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         </span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       </span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       </span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       </span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       </span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       </span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         </span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         </span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_IDXIE                      TIM_DIER_IDXIE       </span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_DIRIE                      TIM_DIER_DIRIE       </span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_IERRIE                     TIM_DIER_IERRIE      </span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define LL_TIM_DIER_TERRIE                     TIM_DIER_TERRIE      </span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          </span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          </span></div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          </span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          </span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_UP                  0x00000000U          </span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        </span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        </span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          </span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          </span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        </span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        </span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          </span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          </span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          </span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         </span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          </span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         </span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          </span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      </span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      </span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="preprocessor">#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        </span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     </span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    </span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     </span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    </span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     </span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    </span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     </span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH4N                    TIM_CCER_CC4NE     </span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH5                     TIM_CCER_CC5E     </span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define LL_TIM_CHANNEL_CH6                     TIM_CCER_CC6E     </span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             </span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           </span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160; </div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              </span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         </span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         </span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         </span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    </span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) </span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM1              TIM_CCMR1_OC1M_3                                         </span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_RETRIG_OPM2              (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0)                    </span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM1            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_2)                    </span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_COMBINED_PWM2            (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_0 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM1          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2) </span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_ASSYMETRIC_PWM2          (TIM_CCMR1_OC1M_3 | TIM_CCMR1_OC1M)                      </span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_PULSE_ON_COMPARE         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1)                    </span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#define LL_TIM_OCMODE_DIRECTION_OUTPUT         (TIM_CCMR2_OC3M_3 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_0) </span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 </span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               </span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             </span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            </span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_NONE                   0x00000000U           </span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC1REFC                TIM_CCR5_GC5C1        </span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC2REFC                TIM_CCR5_GC5C2        </span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define LL_TIM_GROUPCH5_OC3REFC                TIM_CCR5_GC5C3        </span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 &lt;&lt; 16U) </span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S &lt;&lt; 16U)   </span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV1                      0x00000000U                    </span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 &lt;&lt; 16U)    </span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC &lt;&lt; 16U)      </span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        </span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 &lt;&lt; 16U)                                          </span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) &lt;&lt; 16U)                     </span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) &lt;&lt; 16U)  </span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F &lt;&lt; 16U)                                            </span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      </span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    </span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) </span></div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          </span></div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         </span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     </span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     </span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   </span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X2     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1)                                   </span></div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_CLOCKPLUSDIRECTION_X1     (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X2       (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2)                                   </span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_DIRECTIONALCLOCK_X1_TI12  (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  </span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI1                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  </span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define LL_TIM_ENCODERMODE_X1_TI2                    (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) </span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_RESET                      0x00000000U                                     </span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   </span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   </span></div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   </span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 </span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 </span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) </span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO_ENCODERCLK                 TIM_CR2_MMS_3                                   </span></div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_RESET                     0x00000000U                                                         </span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_ENABLE                    TIM_CR2_MMS2_0                                                      </span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_UPDATE                    TIM_CR2_MMS2_1                                                      </span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_CC1F                      (TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC1                       TIM_CR2_MMS2_2                                                      </span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC2                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC3                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4                       (TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5                       TIM_CR2_MMS2_3                                                      </span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6                       (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_0)                                   </span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1)                                   </span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC6_RISINGFALLING         (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2)                                   </span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC4_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_0)                  </span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_RISING     (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 |TIM_CR2_MMS2_1)                   </span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define LL_TIM_TRGO2_OC5_RISING_OC6_FALLING    (TIM_CR2_MMS2_3 | TIM_CR2_MMS2_2 | TIM_CR2_MMS2_1 | TIM_CR2_MMS2_0) </span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         </span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      </span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   </span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_RESETTRIGGER TIM_SMCR_SMS_3                      </span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define LL_TIM_SLAVEMODE_COMBINED_GATEDRESET   (TIM_SMCR_SMS_3 | TIM_SMCR_SMS_0)   </span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define LL_TIM_SMSPS_TIMUPDATE                 0x00000000U                         </span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define LL_TIM_SMSPS_INDEX                     TIM_SMCR_SMSPS                      </span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR0                         0x00000000U                                                     </span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   </span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   </span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   </span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR4                         TIM_SMCR_TS_3                                                   </span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR5                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_0)                                 </span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR6                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1)                                 </span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR7                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR8                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2)                                 </span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR9                         (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                 </span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR10                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                 </span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define LL_TIM_TS_ITR11                        (TIM_SMCR_TS_3 | TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0) </span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             </span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            </span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             </span></div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         </span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         </span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           </span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          </span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       </span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       </span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       </span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       </span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    </span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    </span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    </span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   </span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   </span></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         </span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC1_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#if defined(ADC4)</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_ETRSOURCE_ADC4_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_ETRSOURCE_LSE          (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_TIM4_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD1    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD2    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                     </span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_ETRSOURCE_ADC2_AWD3    (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM3_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_ETRSOURCE_TIM5_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_GPIO         0x00000000U                                                 </span></div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP1        TIM1_AF1_ETRSEL_0                                           </span></div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP2        TIM1_AF1_ETRSEL_1                                           </span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP3        (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP4        TIM1_AF1_ETRSEL_2                                           </span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP5        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP6        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                     </span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_COMP7        (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0) </span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM2_ETR     TIM1_AF1_ETRSEL_3                                           </span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_ETRSOURCE_TIM3_ETR     (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                     </span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_GPIO        0x00000000U                                                  </span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP1       TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP2       TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP3       (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP4       TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP5       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP6       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_COMP7       (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD1   TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC2_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD1   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD2   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_ETRSOURCE_ADC3_AWD3   (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_GPIO       0x00000000U                                                  </span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP1      TIM1_AF1_ETRSEL_0                                            </span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP2      TIM1_AF1_ETRSEL_1                                            </span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP3      (TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP4      TIM1_AF1_ETRSEL_2                                            </span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP5      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP6      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_COMP7      (TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="preprocessor">#if defined(ADC3)</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD1  TIM1_AF1_ETRSEL_3                                            </span></div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_0)                      </span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC3_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1)                      </span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="preprocessor">#if defined(ADC5)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD1  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_1 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD2  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2)                      </span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_ETRSOURCE_ADC5_AWD3  (TIM1_AF1_ETRSEL_3 | TIM1_AF1_ETRSEL_2 | TIM1_AF1_ETRSEL_0)  </span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ADC5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160; </div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               </span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              </span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1              0x00000000U   </span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N2           0x00010000U   </span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N4           0x00020000U   </span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV1_N8           0x00030000U   </span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N6           0x00040000U   </span></div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV2_N8           0x00050000U   </span></div>
<div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N6           0x00060000U   </span></div>
<div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV4_N8           0x00070000U   </span></div>
<div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N6           0x00080000U   </span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV8_N8           0x00090000U   </span></div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N5          0x000A0000U   </span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N6          0x000B0000U   </span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV16_N8          0x000C0000U   </span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N5          0x000D0000U   </span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N6          0x000E0000U   </span></div>
<div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_FILTER_FDIV32_N8          0x000F0000U   </span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_LOW             0x00000000U             </span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_POLARITY_HIGH            TIM_BDTR_BK2P           </span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1             0x00000000U   </span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N2          0x00100000U   </span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N4          0x00200000U   </span></div>
<div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV1_N8          0x00300000U   </span></div>
<div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N6          0x00400000U   </span></div>
<div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV2_N8          0x00500000U   </span></div>
<div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N6          0x00600000U   </span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV4_N8          0x00700000U   </span></div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N6          0x00800000U   </span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV8_N8          0x00900000U   </span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N5         0x00A00000U   </span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N6         0x00B00000U   </span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV16_N8         0x00C00000U   </span></div>
<div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N5         0x00D00000U   </span></div>
<div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N6         0x00E00000U   </span></div>
<div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_FILTER_FDIV32_N8         0x00F00000U   </span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           </span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_DISABLE                    0x00000000U             </span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           </span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN                0x00000000U  </span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_INPUT_BKIN2               0x00000004U  </span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKIN                TIM1_AF1_BKINE      </span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP1             TIM1_AF1_BKCMP1E    </span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP2             TIM1_AF1_BKCMP2E    </span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP3             TIM1_AF1_BKCMP3E    </span></div>
<div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP4             TIM1_AF1_BKCMP4E    </span></div>
<div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP5             TIM1_AF1_BKCMP5E    </span></div>
<div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP6             TIM1_AF1_BKCMP6E    </span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_BKCOMP7             TIM1_AF1_BKCMP7E    </span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_LOW               TIM1_AF1_BKINP           </span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_POLARITY_HIGH              0x00000000U              </span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_AFMODE_INPUT              0x00000000U              </span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK_AFMODE_BIDIRECTIONAL      TIM_BDTR_BKBID           </span></div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_INPUT             0x00000000U             </span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor">#define LL_TIM_BREAK2_AFMODE_BIDIRECTIONAL     TIM_BDTR_BK2BID         </span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      </span></div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    </span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    </span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 </span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    </span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    </span></div>
<div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    </span></div>
<div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  </span></div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR5          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1)                                  </span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCR6          (TIM_DCR_DBA_4 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_CCMR3         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2)                                  </span></div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_DTR2          (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_ECR           (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_TISEL         (TIM_DCR_DBA_4 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  </span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF1           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3)                                  </span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_AF2           (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                  </span></div>
<div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_BASEADDR_OR            (TIM_DCR_DBA_4 | TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                  </span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     </span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   </span></div>
<div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   </span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   </span></div>
<div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   </span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 </span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   </span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                </span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_19TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1)                                 </span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_20TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_21TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2)                                 </span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_22TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 </span></div>
<div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_23TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 </span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_24TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) </span></div>
<div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_25TRANSFERS     (TIM_DCR_DBL_4 | TIM_DCR_DBL_3)                                 </span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor">#define LL_TIM_DMABURST_LENGTH_26TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_3 |  TIM_DCR_DBL_0)               </span></div>
<div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="preprocessor">#define LL_TIM_TIM1_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI3_RMP_COMP4  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP1  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<span class="preprocessor">#define LL_TIM_TIM2_TI4_RMP_COMP2  TIM_TISEL_TI4SEL_1                                </span></div>
<div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="preprocessor">#define LL_TIM_TIM3_TI3_RMP_COMP3  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP5  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI3_RMP_COMP5  TIM_TISEL_TI3SEL_0                                </span></div>
<div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor">#define LL_TIM_TIM4_TI4_RMP_COMP6  TIM_TISEL_TI4SEL_0                                </span></div>
<div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor">#if defined(TIM5)</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSI    TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_LSE    TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_RTC_WK (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP2  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP4  (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)   </span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP5  TIM_TISEL_TI1SEL_3                                </span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP6  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI1_RMP_COMP7  (TIM_TISEL_TI1SEL_3 | TIM_TISEL_TI1SEL_1)         </span></div>
<div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP1  TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP2  TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP3  (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP4  TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP5  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP6  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1)         </span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor">#define LL_TIM_TIM5_TI2_RMP_COMP7  (TIM_TISEL_TI2SEL_2 | TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)   </span></div>
<div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160; </div>
<div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_GPIO   0x00000000U                                       </span></div>
<div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP1  TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP2  TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP3  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor">#define LL_TIM_TIM8_TI1_RMP_COMP4  TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_LSE   TIM_TISEL_TI1SEL_0                                </span></div>
<div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_1                                </span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP2 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP5 TIM_TISEL_TI1SEL_2                                </span></div>
<div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI1_RMP_COMP7 (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)         </span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_GPIO  0x00000000U                                       </span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP2 TIM_TISEL_TI2SEL_0                                </span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP3 TIM_TISEL_TI2SEL_1                                </span></div>
<div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP6 (TIM_TISEL_TI2SEL_1 | TIM_TISEL_TI2SEL_0)         </span></div>
<div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="preprocessor">#define LL_TIM_TIM15_TI2_RMP_COMP7 TIM_TISEL_TI2SEL_2                                </span></div>
<div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_COMP6   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor">#define LL_TIM_TIM16_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_GPIO    0x00000000U                                     </span></div>
<div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_COMP5   TIM_TISEL_TI1SEL_0                              </span></div>
<div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_MCO     TIM_TISEL_TI1SEL_1                              </span></div>
<div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_HSE_32  (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_RTC_WK  TIM_TISEL_TI1SEL_2                              </span></div>
<div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSE     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_0)       </span></div>
<div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;<span class="preprocessor">#define LL_TIM_TIM17_TI1_RMP_LSI     (TIM_TISEL_TI1SEL_2 | TIM_TISEL_TI1SEL_1)       </span></div>
<div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="preprocessor">#if defined(TIM20)</span></div>
<div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_GPIO  0x00000000U                                      </span></div>
<div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP1 TIM_TISEL_TI1SEL_0                               </span></div>
<div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP2 TIM_TISEL_TI1SEL_1                               </span></div>
<div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP3 (TIM_TISEL_TI1SEL_1 | TIM_TISEL_TI1SEL_0)        </span></div>
<div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;<span class="preprocessor">#define LL_TIM_TIM20_TI1_RMP_COMP4 TIM_TISEL_TI1SEL_2                               </span></div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160; </div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_ETR         OCREF_CLEAR_SELECT_Msk                   </span></div>
<div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP1       0x00000000U                              </span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP2       TIM1_AF2_OCRSEL_0                        </span></div>
<div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP3       TIM1_AF2_OCRSEL_1                        </span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP4       (TIM1_AF2_OCRSEL_1 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;<span class="preprocessor">#if defined(COMP5)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP5       TIM1_AF2_OCRSEL_2                        </span></div>
<div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="preprocessor">#if defined(COMP6)</span></div>
<div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP6       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_0)  </span></div>
<div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="preprocessor">#if defined(COMP7)</span></div>
<div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="preprocessor">#define LL_TIM_OCREF_CLR_INT_COMP7       (TIM1_AF2_OCRSEL_2 | TIM1_AF2_OCRSEL_1)  </span></div>
<div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* COMP7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_UP_DOWN     0x00000000U         </span></div>
<div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_UP          TIM_ECR_IDIR_0      </span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_DOWN        TIM_ECR_IDIR_1      </span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_DOWN    0x00000000U                           </span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN_UP      TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_DOWN      TIM_ECR_IPOS_1                        </span></div>
<div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP_UP        (TIM_ECR_IPOS_1 | TIM_ECR_IPOS_0)     </span></div>
<div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_DOWN         0x00000000U                           </span></div>
<div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_POSITION_UP           TIM_ECR_IPOS_0                        </span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_ALL           0x00000000U                           </span></div>
<div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="preprocessor">#define LL_TIM_INDEX_FIRST_ONLY    TIM_ECR_FIDX                          </span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X1     0x00000000U                                              </span></div>
<div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X2     TIM_ECR_PWPRSC_0                                         </span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X4     TIM_ECR_PWPRSC_1                                         </span></div>
<div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X8     (TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X16    TIM_ECR_PWPRSC_2                                         </span></div>
<div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X32    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_0)                    </span></div>
<div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X64    (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1)                    </span></div>
<div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor">#define LL_TIM_PWPRSC_X128   (TIM_ECR_PWPRSC_2 | TIM_ECR_PWPRSC_1 | TIM_ECR_PWPRSC_0) </span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor">#define LL_TIM_HSE_32_NOT_REQUEST     0x00000000U            </span></div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="preprocessor">#define LL_TIM_HSE_32_REQUEST         TIM_OR_HSE32EN         </span></div>
<div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor">#define LL_TIM_BKIN_SOURCE_DFBK  LL_TIM_BKIN_SOURCE_DF1BK</span></div>
<div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="comment">/* Exported macro ------------------------------------------------------------*/</span></div>
<div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor">#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)-&gt;__REG__, (__VALUE__))</span></div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160; </div>
<div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor">#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)-&gt;__REG__)</span></div>
<div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="preprocessor">#define __LL_TIM_GETFLAG_UIFCPY(__CNT__)  \</span></div>
<div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="preprocessor">  (READ_BIT((__CNT__), TIM_CNT_UIFCPY) &gt;&gt; TIM_CNT_UIFCPY_Pos)</span></div>
<div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160; </div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \</span></div>
<div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;<span class="preprocessor">  ( (((uint64_t)((__DT__)*1000U)) &lt; ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor">    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  &amp; DT_DELAY_1) :      \</span></div>
<div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \</span></div>
<div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 1U) - (uint8_t) 64) &amp; DT_DELAY_2)) :\</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \</span></div>
<div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 3U) - (uint8_t) 32) &amp; DT_DELAY_3)) :\</span></div>
<div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;<span class="preprocessor">    (((uint64_t)((__DT__)*1000U)) &lt; ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor">    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \</span></div>
<div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;<span class="preprocessor">                                                 (__CKD__))) &gt;&gt; 4U) - (uint8_t) 32) &amp; DT_DELAY_4)) :\</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor">    0U)</span></div>
<div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160; </div>
<div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \</span></div>
<div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;<span class="preprocessor">  (((__TIMCLK__) &gt;= (__CNTCLK__)) ? (uint32_t)(((__TIMCLK__)/(__CNTCLK__)) - 1U) : 0U)</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160; </div>
<div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)</span></div>
<div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160; </div>
<div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_ARR_DITHER(__TIMCLK__, __PSC__, __FREQ__) \</span></div>
<div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor">  ((((__TIMCLK__)/((__PSC__) + 1U)) &gt;= (__FREQ__)) ? \</span></div>
<div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">   (uint32_t)((((uint64_t)(__TIMCLK__) * 16U/((__FREQ__) * ((__PSC__) + 1U))) - 16U)) : 0U)</span></div>
<div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160; </div>
<div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \</span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160; </div>
<div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_DELAY_DITHER(__TIMCLK__, __PSC__, __DELAY__)  \</span></div>
<div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;<span class="preprocessor">  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__) * 16U) \</span></div>
<div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))</span></div>
<div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160; </div>
<div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;<span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160; </div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor">#define __LL_TIM_CALC_PULSE_DITHER(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \</span></div>
<div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">  ((uint32_t)(__LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__PULSE__)) \</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor">              + __LL_TIM_CALC_DELAY_DITHER((__TIMCLK__), (__PSC__), (__DELAY__))))</span></div>
<div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160; </div>
<div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;<span class="preprocessor">#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \</span></div>
<div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">  ((uint32_t)(0x01U &lt;&lt; (((__ICPSC__) &gt;&gt; 16U) &gt;&gt; TIM_CCMR1_IC1PSC_Pos)))</span></div>
<div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160; </div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160; </div>
<div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div>
<div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;{</div>
<div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;}</div>
<div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160; </div>
<div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;{</div>
<div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>);</div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;}</div>
<div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160; </div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;{</div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;}</div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160; </div>
<div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUpdateEvent(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;{</div>
<div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;}</div>
<div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160; </div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUpdateEvent(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;{</div>
<div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>);</div>
<div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;}</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160; </div>
<div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;{</div>
<div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>) == (uint32_t)RESET) ? 1UL : 0UL);</div>
<div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;}</div>
<div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160; </div>
<div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetUpdateSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t UpdateSource)</div>
<div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;{</div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>, UpdateSource);</div>
<div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;}</div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160; </div>
<div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;{</div>
<div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>));</div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;}</div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160; </div>
<div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOnePulseMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OnePulseMode)</div>
<div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;{</div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>, OnePulseMode);</div>
<div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;}</div>
<div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160; </div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;{</div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>));</div>
<div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;}</div>
<div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160; </div>
<div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounterMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CounterMode)</div>
<div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;{</div>
<div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>), CounterMode);</div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;}</div>
<div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160; </div>
<div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;{</div>
<div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;  uint32_t counter_mode;</div>
<div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160; </div>
<div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;  counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div>
<div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160; </div>
<div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  <span class="keywordflow">if</span> (counter_mode == 0U)</div>
<div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;  {</div>
<div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    counter_mode = (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  }</div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160; </div>
<div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;  <span class="keywordflow">return</span> counter_mode;</div>
<div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;}</div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160; </div>
<div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableARRPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;{</div>
<div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;}</div>
<div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160; </div>
<div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableARRPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;{</div>
<div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>);</div>
<div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;}</div>
<div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160; </div>
<div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;{</div>
<div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;}</div>
<div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160; </div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockDivision(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockDivision)</div>
<div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;{</div>
<div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>, ClockDivision);</div>
<div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;}</div>
<div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160; </div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;{</div>
<div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>));</div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;}</div>
<div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160; </div>
<div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Counter)</div>
<div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;{</div>
<div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>, Counter);</div>
<div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;}</div>
<div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160; </div>
<div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;{</div>
<div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">CNT</a>));</div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;}</div>
<div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160; </div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetDirection(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;{</div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>));</div>
<div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;}</div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160; </div>
<div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Prescaler)</div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;{</div>
<div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>, Prescaler);</div>
<div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;}</div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160; </div>
<div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;{</div>
<div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">PSC</a>));</div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;}</div>
<div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160; </div>
<div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetAutoReload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t AutoReload)</div>
<div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;{</div>
<div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>, AutoReload);</div>
<div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;}</div>
<div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160; </div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;{</div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">ARR</a>));</div>
<div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;}</div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160; </div>
<div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRepetitionCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t RepetitionCounter)</div>
<div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;{</div>
<div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>, RepetitionCounter);</div>
<div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;}</div>
<div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160; </div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;{</div>
<div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">RCR</a>));</div>
<div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;}</div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160; </div>
<div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableUIFRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;{</div>
<div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;}</div>
<div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160; </div>
<div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableUIFRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;{</div>
<div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a>);</div>
<div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;}</div>
<div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160; </div>
<div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveUIFCPY(uint32_t Counter)</div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;{</div>
<div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;  <span class="keywordflow">return</span> (((Counter &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;}</div>
<div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160; </div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDithering(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;{</div>
<div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;}</div>
<div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160; </div>
<div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDithering(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;{</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>);</div>
<div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;}</div>
<div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160; </div>
<div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDithering(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;{</div>
<div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">CR1</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;}</div>
<div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160; </div>
<div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;{</div>
<div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;}</div>
<div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160; </div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;{</div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>);</div>
<div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;}</div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160; </div>
<div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetUpdate(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CCUpdateSource)</div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;{</div>
<div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>, CCUpdateSource);</div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;}</div>
<div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160; </div>
<div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetDMAReqTrigger(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMAReqTrigger)</div>
<div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;{</div>
<div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>, DMAReqTrigger);</div>
<div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;}</div>
<div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160; </div>
<div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;{</div>
<div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>));</div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;}</div>
<div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160; </div>
<div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_SetLockLevel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t LockLevel)</div>
<div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;{</div>
<div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>, LockLevel);</div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;}</div>
<div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160; </div>
<div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_EnableChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;{</div>
<div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;}</div>
<div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160; </div>
<div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_CC_DisableChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;{</div>
<div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels);</div>
<div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;}</div>
<div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160; </div>
<div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channels)</div>
<div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;{</div>
<div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, Channels) == (Channels)) ? 1UL : 0UL);</div>
<div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;}</div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160; </div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_ConfigOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;{</div>
<div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;             (Configuration &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),</div>
<div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;             (Configuration &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>) &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;}</div>
<div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160; </div>
<div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Mode)</div>
<div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;{</div>
<div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>  | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel]), Mode &lt;&lt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;}</div>
<div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160; </div>
<div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;{</div>
<div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_OCxx[iChannel])) &gt;&gt; SHIFT_TAB_OCxx[iChannel]);</div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;}</div>
<div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160; </div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Polarity)</div>
<div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;{</div>
<div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel]),  Polarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;}</div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160; </div>
<div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;{</div>
<div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;}</div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160; </div>
<div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetIdleState(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t IdleState)</div>
<div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;{</div>
<div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel]),  IdleState &lt;&lt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;}</div>
<div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160; </div>
<div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;{</div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a> &lt;&lt; SHIFT_TAB_OISx[iChannel])) &gt;&gt; SHIFT_TAB_OISx[iChannel]);</div>
<div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;}</div>
<div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160; </div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;{</div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160; </div>
<div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;}</div>
<div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160; </div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;{</div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160; </div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;}</div>
<div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160; </div>
<div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;{</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;}</div>
<div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160; </div>
<div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;{</div>
<div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;}</div>
<div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160; </div>
<div class="line"><a name="l03049"></a><span class="lineno"> 3049</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisablePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;{</div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03053"></a><span class="lineno"> 3053</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l03054"></a><span class="lineno"> 3054</span>&#160;}</div>
<div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160; </div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;{</div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;}</div>
<div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160; </div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_EnableClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03104"></a><span class="lineno"> 3104</span>&#160;{</div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03106"></a><span class="lineno"> 3106</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;  SET_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;}</div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160; </div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_DisableClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03131"></a><span class="lineno"> 3131</span>&#160;{</div>
<div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;  CLEAR_BIT(*pReg, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel]));</div>
<div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;}</div>
<div class="line"><a name="l03136"></a><span class="lineno"> 3136</span>&#160; </div>
<div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;{</div>
<div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  uint32_t bitfield = <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a> &lt;&lt; SHIFT_TAB_OCxx[iChannel];</div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);</div>
<div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;}</div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160; </div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;{</div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>, DeadTime);</div>
<div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;}</div>
<div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160; </div>
<div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;{</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>, CompareValue);</div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;}</div>
<div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160; </div>
<div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;{</div>
<div class="line"><a name="l03216"></a><span class="lineno"> 3216</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>, CompareValue);</div>
<div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;}</div>
<div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160; </div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;{</div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>, CompareValue);</div>
<div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;}</div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160; </div>
<div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;{</div>
<div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>, CompareValue);</div>
<div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;}</div>
<div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160; </div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;{</div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>, CompareValue);</div>
<div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;}</div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160; </div>
<div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetCompareCH6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t CompareValue)</div>
<div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;{</div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>, CompareValue);</div>
<div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;}</div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160; </div>
<div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;{</div>
<div class="line"><a name="l03299"></a><span class="lineno"> 3299</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;}</div>
<div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160; </div>
<div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;{</div>
<div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;}</div>
<div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160; </div>
<div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;{</div>
<div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;}</div>
<div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160; </div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;{</div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;}</div>
<div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160; </div>
<div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03363"></a><span class="lineno"> 3363</span>&#160;{</div>
<div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a>));</div>
<div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;}</div>
<div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160; </div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;{</div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">CCR6</a>));</div>
<div class="line"><a name="l03379"></a><span class="lineno"> 3379</span>&#160;}</div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160; </div>
<div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetCH5CombinedChannels(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t GroupCH5)</div>
<div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;{</div>
<div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">CCR5</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a>), GroupCH5);</div>
<div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;}</div>
<div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160; </div>
<div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidthPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidthPrescaler)</div>
<div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;{</div>
<div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>, PulseWidthPrescaler);</div>
<div class="line"><a name="l03422"></a><span class="lineno"> 3422</span>&#160;}</div>
<div class="line"><a name="l03423"></a><span class="lineno"> 3423</span>&#160; </div>
<div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidthPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;{</div>
<div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a>));</div>
<div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;}</div>
<div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160; </div>
<div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_OC_SetPulseWidth(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t PulseWidth)</div>
<div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;{</div>
<div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>, PulseWidth &lt;&lt; TIM_ECR_PW_Pos);</div>
<div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;}</div>
<div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160; </div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;__STATIC_INLINE uint32_t LL_TIM_OC_GetPulseWidth(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03471"></a><span class="lineno"> 3471</span>&#160;{</div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a>));</div>
<div class="line"><a name="l03473"></a><span class="lineno"> 3473</span>&#160;}</div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160; </div>
<div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_Config(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t Configuration)</div>
<div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;{</div>
<div class="line"><a name="l03519"></a><span class="lineno"> 3519</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]),</div>
<div class="line"><a name="l03522"></a><span class="lineno"> 3522</span>&#160;             ((Configuration &gt;&gt; 16U) &amp; (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>))                \</div>
<div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;             &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;             (Configuration &amp; (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>)) &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;}</div>
<div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160; </div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetActiveInput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICActiveInput)</div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;{</div>
<div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICActiveInput &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;}</div>
<div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160; </div>
<div class="line"><a name="l03570"></a><span class="lineno"> 3570</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;{</div>
<div class="line"><a name="l03572"></a><span class="lineno"> 3572</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03573"></a><span class="lineno"> 3573</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03574"></a><span class="lineno"> 3574</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l03575"></a><span class="lineno"> 3575</span>&#160;}</div>
<div class="line"><a name="l03576"></a><span class="lineno"> 3576</span>&#160; </div>
<div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPrescaler)</div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;{</div>
<div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICPrescaler &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;}</div>
<div class="line"><a name="l03602"></a><span class="lineno"> 3602</span>&#160; </div>
<div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;{</div>
<div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;}</div>
<div class="line"><a name="l03627"></a><span class="lineno"> 3627</span>&#160; </div>
<div class="line"><a name="l03659"></a><span class="lineno"> 3659</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetFilter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICFilter)</div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;{</div>
<div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;  MODIFY_REG(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel]), (ICFilter &gt;&gt; 16U) &lt;&lt; SHIFT_TAB_ICxx[iChannel]);</div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;}</div>
<div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160; </div>
<div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;{</div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03699"></a><span class="lineno"> 3699</span>&#160;  <span class="keyword">const</span> <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">CCMR1</a>) + OFFSET_TAB_CCMRx[iChannel]));</div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(*pReg, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>) &lt;&lt; SHIFT_TAB_ICxx[iChannel])) &gt;&gt; SHIFT_TAB_ICxx[iChannel]) &lt;&lt; 16U);</div>
<div class="line"><a name="l03701"></a><span class="lineno"> 3701</span>&#160;}</div>
<div class="line"><a name="l03702"></a><span class="lineno"> 3702</span>&#160; </div>
<div class="line"><a name="l03725"></a><span class="lineno"> 3725</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_SetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, uint32_t ICPolarity)</div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;{</div>
<div class="line"><a name="l03727"></a><span class="lineno"> 3727</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel]),</div>
<div class="line"><a name="l03729"></a><span class="lineno"> 3729</span>&#160;             ICPolarity &lt;&lt; SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;}</div>
<div class="line"><a name="l03731"></a><span class="lineno"> 3731</span>&#160; </div>
<div class="line"><a name="l03753"></a><span class="lineno"> 3753</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel)</div>
<div class="line"><a name="l03754"></a><span class="lineno"> 3754</span>&#160;{</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);</div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;  <span class="keywordflow">return</span> (READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">CCER</a>, ((<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &lt;&lt; SHIFT_TAB_CCxP[iChannel])) &gt;&gt;</div>
<div class="line"><a name="l03757"></a><span class="lineno"> 3757</span>&#160;          SHIFT_TAB_CCxP[iChannel]);</div>
<div class="line"><a name="l03758"></a><span class="lineno"> 3758</span>&#160;}</div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160; </div>
<div class="line"><a name="l03768"></a><span class="lineno"> 3768</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_EnableXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03769"></a><span class="lineno"> 3769</span>&#160;{</div>
<div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;}</div>
<div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160; </div>
<div class="line"><a name="l03781"></a><span class="lineno"> 3781</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_IC_DisableXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03782"></a><span class="lineno"> 3782</span>&#160;{</div>
<div class="line"><a name="l03783"></a><span class="lineno"> 3783</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>);</div>
<div class="line"><a name="l03784"></a><span class="lineno"> 3784</span>&#160;}</div>
<div class="line"><a name="l03785"></a><span class="lineno"> 3785</span>&#160; </div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03795"></a><span class="lineno"> 3795</span>&#160;{</div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03797"></a><span class="lineno"> 3797</span>&#160;}</div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160; </div>
<div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03812"></a><span class="lineno"> 3812</span>&#160;{</div>
<div class="line"><a name="l03813"></a><span class="lineno"> 3813</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">CCR1</a>));</div>
<div class="line"><a name="l03814"></a><span class="lineno"> 3814</span>&#160;}</div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160; </div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03829"></a><span class="lineno"> 3829</span>&#160;{</div>
<div class="line"><a name="l03830"></a><span class="lineno"> 3830</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">CCR2</a>));</div>
<div class="line"><a name="l03831"></a><span class="lineno"> 3831</span>&#160;}</div>
<div class="line"><a name="l03832"></a><span class="lineno"> 3832</span>&#160; </div>
<div class="line"><a name="l03845"></a><span class="lineno"> 3845</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03846"></a><span class="lineno"> 3846</span>&#160;{</div>
<div class="line"><a name="l03847"></a><span class="lineno"> 3847</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">CCR3</a>));</div>
<div class="line"><a name="l03848"></a><span class="lineno"> 3848</span>&#160;}</div>
<div class="line"><a name="l03849"></a><span class="lineno"> 3849</span>&#160; </div>
<div class="line"><a name="l03862"></a><span class="lineno"> 3862</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;{</div>
<div class="line"><a name="l03864"></a><span class="lineno"> 3864</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">CCR4</a>));</div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;}</div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160; </div>
<div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableExternalClock(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03884"></a><span class="lineno"> 3884</span>&#160;{</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;}</div>
<div class="line"><a name="l03887"></a><span class="lineno"> 3887</span>&#160; </div>
<div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableExternalClock(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;{</div>
<div class="line"><a name="l03898"></a><span class="lineno"> 3898</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>);</div>
<div class="line"><a name="l03899"></a><span class="lineno"> 3899</span>&#160;}</div>
<div class="line"><a name="l03900"></a><span class="lineno"> 3900</span>&#160; </div>
<div class="line"><a name="l03909"></a><span class="lineno"> 3909</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l03910"></a><span class="lineno"> 3910</span>&#160;{</div>
<div class="line"><a name="l03911"></a><span class="lineno"> 3911</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l03912"></a><span class="lineno"> 3912</span>&#160;}</div>
<div class="line"><a name="l03913"></a><span class="lineno"> 3913</span>&#160; </div>
<div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetClockSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ClockSource)</div>
<div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;{</div>
<div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>, ClockSource);</div>
<div class="line"><a name="l03936"></a><span class="lineno"> 3936</span>&#160;}</div>
<div class="line"><a name="l03937"></a><span class="lineno"> 3937</span>&#160; </div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetEncoderMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t EncoderMode)</div>
<div class="line"><a name="l03957"></a><span class="lineno"> 3957</span>&#160;{</div>
<div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, EncoderMode);</div>
<div class="line"><a name="l03959"></a><span class="lineno"> 3959</span>&#160;}</div>
<div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160; </div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TimerSynchronization)</div>
<div class="line"><a name="l03987"></a><span class="lineno"> 3987</span>&#160;{</div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>, TimerSynchronization);</div>
<div class="line"><a name="l03989"></a><span class="lineno"> 3989</span>&#160;}</div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160; </div>
<div class="line"><a name="l04016"></a><span class="lineno"> 4016</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerOutput2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ADCSynchronization)</div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;{</div>
<div class="line"><a name="l04018"></a><span class="lineno"> 4018</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">CR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a>, ADCSynchronization);</div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;}</div>
<div class="line"><a name="l04020"></a><span class="lineno"> 4020</span>&#160; </div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t SlaveMode)</div>
<div class="line"><a name="l04037"></a><span class="lineno"> 4037</span>&#160;{</div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>, SlaveMode);</div>
<div class="line"><a name="l04039"></a><span class="lineno"> 4039</span>&#160;}</div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160; </div>
<div class="line"><a name="l04066"></a><span class="lineno"> 4066</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetTriggerInput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t TriggerInput)</div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;{</div>
<div class="line"><a name="l04068"></a><span class="lineno"> 4068</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>, TriggerInput);</div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;}</div>
<div class="line"><a name="l04070"></a><span class="lineno"> 4070</span>&#160; </div>
<div class="line"><a name="l04079"></a><span class="lineno"> 4079</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableMasterSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04080"></a><span class="lineno"> 4080</span>&#160;{</div>
<div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;}</div>
<div class="line"><a name="l04083"></a><span class="lineno"> 4083</span>&#160; </div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableMasterSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;{</div>
<div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>);</div>
<div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;}</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160; </div>
<div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;{</div>
<div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;}</div>
<div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160; </div>
<div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigETR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,</div>
<div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;                                      uint32_t ETRFilter)</div>
<div class="line"><a name="l04147"></a><span class="lineno"> 4147</span>&#160;{</div>
<div class="line"><a name="l04148"></a><span class="lineno"> 4148</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>, ETRPolarity | ETRPrescaler | ETRFilter);</div>
<div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;}</div>
<div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160; </div>
<div class="line"><a name="l04273"></a><span class="lineno"> 4273</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetETRSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t ETRSource)</div>
<div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;{</div>
<div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>, TIMx_AF1_ETRSEL, ETRSource);</div>
<div class="line"><a name="l04276"></a><span class="lineno"> 4276</span>&#160;}</div>
<div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160; </div>
<div class="line"><a name="l04286"></a><span class="lineno"> 4286</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableSMSPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;{</div>
<div class="line"><a name="l04288"></a><span class="lineno"> 4288</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;}</div>
<div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160; </div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableSMSPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04300"></a><span class="lineno"> 4300</span>&#160;{</div>
<div class="line"><a name="l04301"></a><span class="lineno"> 4301</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>);</div>
<div class="line"><a name="l04302"></a><span class="lineno"> 4302</span>&#160;}</div>
<div class="line"><a name="l04303"></a><span class="lineno"> 4303</span>&#160; </div>
<div class="line"><a name="l04312"></a><span class="lineno"> 4312</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledSMSPreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;{</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04315"></a><span class="lineno"> 4315</span>&#160;}</div>
<div class="line"><a name="l04316"></a><span class="lineno"> 4316</span>&#160; </div>
<div class="line"><a name="l04328"></a><span class="lineno"> 4328</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetSMSPreloadSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t PreloadSource)</div>
<div class="line"><a name="l04329"></a><span class="lineno"> 4329</span>&#160;{</div>
<div class="line"><a name="l04330"></a><span class="lineno"> 4330</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>, PreloadSource);</div>
<div class="line"><a name="l04331"></a><span class="lineno"> 4331</span>&#160;}</div>
<div class="line"><a name="l04332"></a><span class="lineno"> 4332</span>&#160; </div>
<div class="line"><a name="l04343"></a><span class="lineno"> 4343</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetSMSPreloadSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04344"></a><span class="lineno"> 4344</span>&#160;{</div>
<div class="line"><a name="l04345"></a><span class="lineno"> 4345</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a>));</div>
<div class="line"><a name="l04346"></a><span class="lineno"> 4346</span>&#160;}</div>
<div class="line"><a name="l04347"></a><span class="lineno"> 4347</span>&#160; </div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;{</div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a name="l04366"></a><span class="lineno"> 4366</span>&#160;}</div>
<div class="line"><a name="l04367"></a><span class="lineno"> 4367</span>&#160; </div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04377"></a><span class="lineno"> 4377</span>&#160;{</div>
<div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>);</div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;}</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160; </div>
<div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakPolarity, uint32_t BreakFilter,</div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;                                      uint32_t BreakAFMode)</div>
<div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;{</div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a>, BreakPolarity | BreakFilter | BreakAFMode);</div>
<div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;}</div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160; </div>
<div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04440"></a><span class="lineno"> 4440</span>&#160;{</div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;}</div>
<div class="line"><a name="l04443"></a><span class="lineno"> 4443</span>&#160; </div>
<div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ReArmBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;{</div>
<div class="line"><a name="l04453"></a><span class="lineno"> 4453</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a>);</div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;}</div>
<div class="line"><a name="l04455"></a><span class="lineno"> 4455</span>&#160; </div>
<div class="line"><a name="l04464"></a><span class="lineno"> 4464</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04465"></a><span class="lineno"> 4465</span>&#160;{</div>
<div class="line"><a name="l04466"></a><span class="lineno"> 4466</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a name="l04467"></a><span class="lineno"> 4467</span>&#160;}</div>
<div class="line"><a name="l04468"></a><span class="lineno"> 4468</span>&#160; </div>
<div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;{</div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a>);</div>
<div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;}</div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160; </div>
<div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Break2Polarity, uint32_t Break2Filter,</div>
<div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;                                       uint32_t Break2AFMode)</div>
<div class="line"><a name="l04526"></a><span class="lineno"> 4526</span>&#160;{</div>
<div class="line"><a name="l04527"></a><span class="lineno"> 4527</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a>, Break2Polarity | Break2Filter | Break2AFMode);</div>
<div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;}</div>
<div class="line"><a name="l04529"></a><span class="lineno"> 4529</span>&#160; </div>
<div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisarmBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;{</div>
<div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;}</div>
<div class="line"><a name="l04544"></a><span class="lineno"> 4544</span>&#160; </div>
<div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ReArmBRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;{</div>
<div class="line"><a name="l04554"></a><span class="lineno"> 4554</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a>);</div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;}</div>
<div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160; </div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOffStates(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)</div>
<div class="line"><a name="l04573"></a><span class="lineno"> 4573</span>&#160;{</div>
<div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>, OffStateIdle | OffStateRun);</div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;}</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160; </div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAutomaticOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04586"></a><span class="lineno"> 4586</span>&#160;{</div>
<div class="line"><a name="l04587"></a><span class="lineno"> 4587</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a name="l04588"></a><span class="lineno"> 4588</span>&#160;}</div>
<div class="line"><a name="l04589"></a><span class="lineno"> 4589</span>&#160; </div>
<div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAutomaticOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;{</div>
<div class="line"><a name="l04600"></a><span class="lineno"> 4600</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>);</div>
<div class="line"><a name="l04601"></a><span class="lineno"> 4601</span>&#160;}</div>
<div class="line"><a name="l04602"></a><span class="lineno"> 4602</span>&#160; </div>
<div class="line"><a name="l04611"></a><span class="lineno"> 4611</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;{</div>
<div class="line"><a name="l04613"></a><span class="lineno"> 4613</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;}</div>
<div class="line"><a name="l04615"></a><span class="lineno"> 4615</span>&#160; </div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAllOutputs(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04627"></a><span class="lineno"> 4627</span>&#160;{</div>
<div class="line"><a name="l04628"></a><span class="lineno"> 4628</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a name="l04629"></a><span class="lineno"> 4629</span>&#160;}</div>
<div class="line"><a name="l04630"></a><span class="lineno"> 4630</span>&#160; </div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAllOutputs(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04642"></a><span class="lineno"> 4642</span>&#160;{</div>
<div class="line"><a name="l04643"></a><span class="lineno"> 4643</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>);</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;}</div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160; </div>
<div class="line"><a name="l04654"></a><span class="lineno"> 4654</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04655"></a><span class="lineno"> 4655</span>&#160;{</div>
<div class="line"><a name="l04656"></a><span class="lineno"> 4656</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">BDTR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04657"></a><span class="lineno"> 4657</span>&#160;}</div>
<div class="line"><a name="l04658"></a><span class="lineno"> 4658</span>&#160; </div>
<div class="line"><a name="l04696"></a><span class="lineno"> 4696</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableBreakInputSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l04697"></a><span class="lineno"> 4697</span>&#160;{</div>
<div class="line"><a name="l04698"></a><span class="lineno"> 4698</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a name="l04699"></a><span class="lineno"> 4699</span>&#160;  SET_BIT(*pReg, Source);</div>
<div class="line"><a name="l04700"></a><span class="lineno"> 4700</span>&#160;}</div>
<div class="line"><a name="l04701"></a><span class="lineno"> 4701</span>&#160; </div>
<div class="line"><a name="l04739"></a><span class="lineno"> 4739</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableBreakInputSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source)</div>
<div class="line"><a name="l04740"></a><span class="lineno"> 4740</span>&#160;{</div>
<div class="line"><a name="l04741"></a><span class="lineno"> 4741</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a name="l04742"></a><span class="lineno"> 4742</span>&#160;  CLEAR_BIT(*pReg, Source);</div>
<div class="line"><a name="l04743"></a><span class="lineno"> 4743</span>&#160;}</div>
<div class="line"><a name="l04744"></a><span class="lineno"> 4744</span>&#160; </div>
<div class="line"><a name="l04774"></a><span class="lineno"> 4774</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetBreakInputSourcePolarity(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t BreakInput, uint32_t Source,</div>
<div class="line"><a name="l04775"></a><span class="lineno"> 4775</span>&#160;                                                        uint32_t Polarity)</div>
<div class="line"><a name="l04776"></a><span class="lineno"> 4776</span>&#160;{</div>
<div class="line"><a name="l04777"></a><span class="lineno"> 4777</span>&#160;  <a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *pReg = (<a class="code" href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *)((uint32_t)((uint32_t)(&amp;TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7a81e7aac9bef80b126097f8e9f36d07">AF1</a>) + BreakInput));</div>
<div class="line"><a name="l04778"></a><span class="lineno"> 4778</span>&#160;  MODIFY_REG(*pReg, (TIMx_AF1_BKINP &lt;&lt; TIM_POSITION_BRK_SOURCE), (Polarity &lt;&lt; TIM_POSITION_BRK_SOURCE));</div>
<div class="line"><a name="l04779"></a><span class="lineno"> 4779</span>&#160;}</div>
<div class="line"><a name="l04788"></a><span class="lineno"> 4788</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableAsymmetricalDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04789"></a><span class="lineno"> 4789</span>&#160;{</div>
<div class="line"><a name="l04790"></a><span class="lineno"> 4790</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a name="l04791"></a><span class="lineno"> 4791</span>&#160;}</div>
<div class="line"><a name="l04792"></a><span class="lineno"> 4792</span>&#160; </div>
<div class="line"><a name="l04801"></a><span class="lineno"> 4801</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableAsymmetricalDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;{</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>);</div>
<div class="line"><a name="l04804"></a><span class="lineno"> 4804</span>&#160;}</div>
<div class="line"><a name="l04805"></a><span class="lineno"> 4805</span>&#160; </div>
<div class="line"><a name="l04814"></a><span class="lineno"> 4814</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledAsymmetricalDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04815"></a><span class="lineno"> 4815</span>&#160;{</div>
<div class="line"><a name="l04816"></a><span class="lineno"> 4816</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04817"></a><span class="lineno"> 4817</span>&#160;}</div>
<div class="line"><a name="l04818"></a><span class="lineno"> 4818</span>&#160; </div>
<div class="line"><a name="l04832"></a><span class="lineno"> 4832</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetFallingDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DeadTime)</div>
<div class="line"><a name="l04833"></a><span class="lineno"> 4833</span>&#160;{</div>
<div class="line"><a name="l04834"></a><span class="lineno"> 4834</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>, DeadTime);</div>
<div class="line"><a name="l04835"></a><span class="lineno"> 4835</span>&#160;}</div>
<div class="line"><a name="l04836"></a><span class="lineno"> 4836</span>&#160; </div>
<div class="line"><a name="l04848"></a><span class="lineno"> 4848</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetFallingDeadTime(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04849"></a><span class="lineno"> 4849</span>&#160;{</div>
<div class="line"><a name="l04850"></a><span class="lineno"> 4850</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a>));</div>
<div class="line"><a name="l04851"></a><span class="lineno"> 4851</span>&#160;}</div>
<div class="line"><a name="l04852"></a><span class="lineno"> 4852</span>&#160; </div>
<div class="line"><a name="l04861"></a><span class="lineno"> 4861</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDeadTimePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04862"></a><span class="lineno"> 4862</span>&#160;{</div>
<div class="line"><a name="l04863"></a><span class="lineno"> 4863</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a name="l04864"></a><span class="lineno"> 4864</span>&#160;}</div>
<div class="line"><a name="l04865"></a><span class="lineno"> 4865</span>&#160; </div>
<div class="line"><a name="l04874"></a><span class="lineno"> 4874</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDeadTimePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04875"></a><span class="lineno"> 4875</span>&#160;{</div>
<div class="line"><a name="l04876"></a><span class="lineno"> 4876</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>);</div>
<div class="line"><a name="l04877"></a><span class="lineno"> 4877</span>&#160;}</div>
<div class="line"><a name="l04878"></a><span class="lineno"> 4878</span>&#160; </div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDeadTimePreload(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04888"></a><span class="lineno"> 4888</span>&#160;{</div>
<div class="line"><a name="l04889"></a><span class="lineno"> 4889</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">DTR2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l04890"></a><span class="lineno"> 4890</span>&#160;}</div>
<div class="line"><a name="l04891"></a><span class="lineno"> 4891</span>&#160; </div>
<div class="line"><a name="l04963"></a><span class="lineno"> 4963</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigDMABurst(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)</div>
<div class="line"><a name="l04964"></a><span class="lineno"> 4964</span>&#160;{</div>
<div class="line"><a name="l04965"></a><span class="lineno"> 4965</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">DCR</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>), (DMABurstBaseAddress | DMABurstLength));</div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;}</div>
<div class="line"><a name="l04967"></a><span class="lineno"> 4967</span>&#160; </div>
<div class="line"><a name="l04984"></a><span class="lineno"> 4984</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableEncoderIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04985"></a><span class="lineno"> 4985</span>&#160;{</div>
<div class="line"><a name="l04986"></a><span class="lineno"> 4986</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a name="l04987"></a><span class="lineno"> 4987</span>&#160;}</div>
<div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160; </div>
<div class="line"><a name="l04997"></a><span class="lineno"> 4997</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableEncoderIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l04998"></a><span class="lineno"> 4998</span>&#160;{</div>
<div class="line"><a name="l04999"></a><span class="lineno"> 4999</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>);</div>
<div class="line"><a name="l05000"></a><span class="lineno"> 5000</span>&#160;}</div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160; </div>
<div class="line"><a name="l05010"></a><span class="lineno"> 5010</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledEncoderIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;{</div>
<div class="line"><a name="l05012"></a><span class="lineno"> 5012</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a>)) ? 1U : 0U);</div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;}</div>
<div class="line"><a name="l05014"></a><span class="lineno"> 5014</span>&#160; </div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexDirection(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t IndexDirection)</div>
<div class="line"><a name="l05028"></a><span class="lineno"> 5028</span>&#160;{</div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>, IndexDirection);</div>
<div class="line"><a name="l05030"></a><span class="lineno"> 5030</span>&#160;}</div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160; </div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetIndexDirection(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05044"></a><span class="lineno"> 5044</span>&#160;{</div>
<div class="line"><a name="l05045"></a><span class="lineno"> 5045</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a>));</div>
<div class="line"><a name="l05046"></a><span class="lineno"> 5046</span>&#160;}</div>
<div class="line"><a name="l05047"></a><span class="lineno"> 5047</span>&#160; </div>
<div class="line"><a name="l05056"></a><span class="lineno"> 5056</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableFirstIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;{</div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a name="l05059"></a><span class="lineno"> 5059</span>&#160;}</div>
<div class="line"><a name="l05060"></a><span class="lineno"> 5060</span>&#160; </div>
<div class="line"><a name="l05069"></a><span class="lineno"> 5069</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableFirstIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05070"></a><span class="lineno"> 5070</span>&#160;{</div>
<div class="line"><a name="l05071"></a><span class="lineno"> 5071</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>);</div>
<div class="line"><a name="l05072"></a><span class="lineno"> 5072</span>&#160;}</div>
<div class="line"><a name="l05073"></a><span class="lineno"> 5073</span>&#160; </div>
<div class="line"><a name="l05082"></a><span class="lineno"> 5082</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledFirstIndex(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;{</div>
<div class="line"><a name="l05084"></a><span class="lineno"> 5084</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05085"></a><span class="lineno"> 5085</span>&#160;}</div>
<div class="line"><a name="l05086"></a><span class="lineno"> 5086</span>&#160; </div>
<div class="line"><a name="l05102"></a><span class="lineno"> 5102</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetIndexPositionning(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t IndexPositionning)</div>
<div class="line"><a name="l05103"></a><span class="lineno"> 5103</span>&#160;{</div>
<div class="line"><a name="l05104"></a><span class="lineno"> 5104</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, IndexPositionning);</div>
<div class="line"><a name="l05105"></a><span class="lineno"> 5105</span>&#160;}</div>
<div class="line"><a name="l05106"></a><span class="lineno"> 5106</span>&#160; </div>
<div class="line"><a name="l05121"></a><span class="lineno"> 5121</span>&#160;__STATIC_INLINE uint32_t LL_TIM_GetIndexPositionning(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05122"></a><span class="lineno"> 5122</span>&#160;{</div>
<div class="line"><a name="l05123"></a><span class="lineno"> 5123</span>&#160;  <span class="keywordflow">return</span> (uint32_t)(READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>));</div>
<div class="line"><a name="l05124"></a><span class="lineno"> 5124</span>&#160;}</div>
<div class="line"><a name="l05125"></a><span class="lineno"> 5125</span>&#160; </div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ConfigIDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Configuration)</div>
<div class="line"><a name="l05141"></a><span class="lineno"> 5141</span>&#160;{</div>
<div class="line"><a name="l05142"></a><span class="lineno"> 5142</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">ECR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a>, Configuration);</div>
<div class="line"><a name="l05143"></a><span class="lineno"> 5143</span>&#160;}</div>
<div class="line"><a name="l05144"></a><span class="lineno"> 5144</span>&#160; </div>
<div class="line"><a name="l05358"></a><span class="lineno"> 5358</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetRemap(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Remap)</div>
<div class="line"><a name="l05359"></a><span class="lineno"> 5359</span>&#160;{</div>
<div class="line"><a name="l05360"></a><span class="lineno"> 5360</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a48ce9972eb643ae4f34bd75a0b931ad4">TISEL</a>, (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a>), Remap);</div>
<div class="line"><a name="l05361"></a><span class="lineno"> 5361</span>&#160;}</div>
<div class="line"><a name="l05362"></a><span class="lineno"> 5362</span>&#160; </div>
<div class="line"><a name="l05370"></a><span class="lineno"> 5370</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableHSE32(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;{</div>
<div class="line"><a name="l05372"></a><span class="lineno"> 5372</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;}</div>
<div class="line"><a name="l05374"></a><span class="lineno"> 5374</span>&#160; </div>
<div class="line"><a name="l05382"></a><span class="lineno"> 5382</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableHSE32(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05383"></a><span class="lineno"> 5383</span>&#160;{</div>
<div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>);</div>
<div class="line"><a name="l05385"></a><span class="lineno"> 5385</span>&#160;}</div>
<div class="line"><a name="l05386"></a><span class="lineno"> 5386</span>&#160; </div>
<div class="line"><a name="l05394"></a><span class="lineno"> 5394</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledHSE32(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;{</div>
<div class="line"><a name="l05396"></a><span class="lineno"> 5396</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">OR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;}</div>
<div class="line"><a name="l05398"></a><span class="lineno"> 5398</span>&#160; </div>
<div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_SetOCRefClearInputSource(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t OCRefClearInputSource)</div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;{</div>
<div class="line"><a name="l05430"></a><span class="lineno"> 5430</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">SMCR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a>,</div>
<div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;             ((OCRefClearInputSource &amp; OCREF_CLEAR_SELECT_Msk) &gt;&gt; OCREF_CLEAR_SELECT_Pos) &lt;&lt; TIM_SMCR_OCCS_Pos);</div>
<div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;  MODIFY_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a1e2d623b6e3ef17672550a56cb01354f">AF2</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a>, OCRefClearInputSource);</div>
<div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;}</div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05448"></a><span class="lineno"> 5448</span>&#160;{</div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>));</div>
<div class="line"><a name="l05450"></a><span class="lineno"> 5450</span>&#160;}</div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160; </div>
<div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05459"></a><span class="lineno"> 5459</span>&#160;{</div>
<div class="line"><a name="l05460"></a><span class="lineno"> 5460</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05461"></a><span class="lineno"> 5461</span>&#160;}</div>
<div class="line"><a name="l05462"></a><span class="lineno"> 5462</span>&#160; </div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05470"></a><span class="lineno"> 5470</span>&#160;{</div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>));</div>
<div class="line"><a name="l05472"></a><span class="lineno"> 5472</span>&#160;}</div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160; </div>
<div class="line"><a name="l05480"></a><span class="lineno"> 5480</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;{</div>
<div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05483"></a><span class="lineno"> 5483</span>&#160;}</div>
<div class="line"><a name="l05484"></a><span class="lineno"> 5484</span>&#160; </div>
<div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05492"></a><span class="lineno"> 5492</span>&#160;{</div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>));</div>
<div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;}</div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160; </div>
<div class="line"><a name="l05502"></a><span class="lineno"> 5502</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;{</div>
<div class="line"><a name="l05504"></a><span class="lineno"> 5504</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;}</div>
<div class="line"><a name="l05506"></a><span class="lineno"> 5506</span>&#160; </div>
<div class="line"><a name="l05513"></a><span class="lineno"> 5513</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;{</div>
<div class="line"><a name="l05515"></a><span class="lineno"> 5515</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>));</div>
<div class="line"><a name="l05516"></a><span class="lineno"> 5516</span>&#160;}</div>
<div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160; </div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05525"></a><span class="lineno"> 5525</span>&#160;{</div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05527"></a><span class="lineno"> 5527</span>&#160;}</div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160; </div>
<div class="line"><a name="l05535"></a><span class="lineno"> 5535</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05536"></a><span class="lineno"> 5536</span>&#160;{</div>
<div class="line"><a name="l05537"></a><span class="lineno"> 5537</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>));</div>
<div class="line"><a name="l05538"></a><span class="lineno"> 5538</span>&#160;}</div>
<div class="line"><a name="l05539"></a><span class="lineno"> 5539</span>&#160; </div>
<div class="line"><a name="l05546"></a><span class="lineno"> 5546</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05547"></a><span class="lineno"> 5547</span>&#160;{</div>
<div class="line"><a name="l05548"></a><span class="lineno"> 5548</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05549"></a><span class="lineno"> 5549</span>&#160;}</div>
<div class="line"><a name="l05550"></a><span class="lineno"> 5550</span>&#160; </div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;{</div>
<div class="line"><a name="l05559"></a><span class="lineno"> 5559</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>));</div>
<div class="line"><a name="l05560"></a><span class="lineno"> 5560</span>&#160;}</div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160; </div>
<div class="line"><a name="l05568"></a><span class="lineno"> 5568</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC5(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05569"></a><span class="lineno"> 5569</span>&#160;{</div>
<div class="line"><a name="l05570"></a><span class="lineno"> 5570</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05571"></a><span class="lineno"> 5571</span>&#160;}</div>
<div class="line"><a name="l05572"></a><span class="lineno"> 5572</span>&#160; </div>
<div class="line"><a name="l05579"></a><span class="lineno"> 5579</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05580"></a><span class="lineno"> 5580</span>&#160;{</div>
<div class="line"><a name="l05581"></a><span class="lineno"> 5581</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>));</div>
<div class="line"><a name="l05582"></a><span class="lineno"> 5582</span>&#160;}</div>
<div class="line"><a name="l05583"></a><span class="lineno"> 5583</span>&#160; </div>
<div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC6(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;{</div>
<div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;}</div>
<div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160; </div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05602"></a><span class="lineno"> 5602</span>&#160;{</div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>));</div>
<div class="line"><a name="l05604"></a><span class="lineno"> 5604</span>&#160;}</div>
<div class="line"><a name="l05605"></a><span class="lineno"> 5605</span>&#160; </div>
<div class="line"><a name="l05612"></a><span class="lineno"> 5612</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05613"></a><span class="lineno"> 5613</span>&#160;{</div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05615"></a><span class="lineno"> 5615</span>&#160;}</div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160; </div>
<div class="line"><a name="l05623"></a><span class="lineno"> 5623</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;{</div>
<div class="line"><a name="l05625"></a><span class="lineno"> 5625</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>));</div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;}</div>
<div class="line"><a name="l05627"></a><span class="lineno"> 5627</span>&#160; </div>
<div class="line"><a name="l05634"></a><span class="lineno"> 5634</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05635"></a><span class="lineno"> 5635</span>&#160;{</div>
<div class="line"><a name="l05636"></a><span class="lineno"> 5636</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05637"></a><span class="lineno"> 5637</span>&#160;}</div>
<div class="line"><a name="l05638"></a><span class="lineno"> 5638</span>&#160; </div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;{</div>
<div class="line"><a name="l05647"></a><span class="lineno"> 5647</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>));</div>
<div class="line"><a name="l05648"></a><span class="lineno"> 5648</span>&#160;}</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160; </div>
<div class="line"><a name="l05656"></a><span class="lineno"> 5656</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05657"></a><span class="lineno"> 5657</span>&#160;{</div>
<div class="line"><a name="l05658"></a><span class="lineno"> 5658</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05659"></a><span class="lineno"> 5659</span>&#160;}</div>
<div class="line"><a name="l05660"></a><span class="lineno"> 5660</span>&#160; </div>
<div class="line"><a name="l05667"></a><span class="lineno"> 5667</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_BRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05668"></a><span class="lineno"> 5668</span>&#160;{</div>
<div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>));</div>
<div class="line"><a name="l05670"></a><span class="lineno"> 5670</span>&#160;}</div>
<div class="line"><a name="l05671"></a><span class="lineno"> 5671</span>&#160; </div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05679"></a><span class="lineno"> 5679</span>&#160;{</div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05681"></a><span class="lineno"> 5681</span>&#160;}</div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160; </div>
<div class="line"><a name="l05689"></a><span class="lineno"> 5689</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC1OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;{</div>
<div class="line"><a name="l05691"></a><span class="lineno"> 5691</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>));</div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;}</div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160; </div>
<div class="line"><a name="l05701"></a><span class="lineno"> 5701</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05702"></a><span class="lineno"> 5702</span>&#160;{</div>
<div class="line"><a name="l05703"></a><span class="lineno"> 5703</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05704"></a><span class="lineno"> 5704</span>&#160;}</div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160; </div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC2OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;{</div>
<div class="line"><a name="l05714"></a><span class="lineno"> 5714</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>));</div>
<div class="line"><a name="l05715"></a><span class="lineno"> 5715</span>&#160;}</div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160; </div>
<div class="line"><a name="l05724"></a><span class="lineno"> 5724</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05725"></a><span class="lineno"> 5725</span>&#160;{</div>
<div class="line"><a name="l05726"></a><span class="lineno"> 5726</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05727"></a><span class="lineno"> 5727</span>&#160;}</div>
<div class="line"><a name="l05728"></a><span class="lineno"> 5728</span>&#160; </div>
<div class="line"><a name="l05735"></a><span class="lineno"> 5735</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC3OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05736"></a><span class="lineno"> 5736</span>&#160;{</div>
<div class="line"><a name="l05737"></a><span class="lineno"> 5737</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>));</div>
<div class="line"><a name="l05738"></a><span class="lineno"> 5738</span>&#160;}</div>
<div class="line"><a name="l05739"></a><span class="lineno"> 5739</span>&#160; </div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05748"></a><span class="lineno"> 5748</span>&#160;{</div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05750"></a><span class="lineno"> 5750</span>&#160;}</div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160; </div>
<div class="line"><a name="l05758"></a><span class="lineno"> 5758</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_CC4OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;{</div>
<div class="line"><a name="l05760"></a><span class="lineno"> 5760</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>));</div>
<div class="line"><a name="l05761"></a><span class="lineno"> 5761</span>&#160;}</div>
<div class="line"><a name="l05762"></a><span class="lineno"> 5762</span>&#160; </div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05771"></a><span class="lineno"> 5771</span>&#160;{</div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05773"></a><span class="lineno"> 5773</span>&#160;}</div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160; </div>
<div class="line"><a name="l05781"></a><span class="lineno"> 5781</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_SYSBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;{</div>
<div class="line"><a name="l05783"></a><span class="lineno"> 5783</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>));</div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;}</div>
<div class="line"><a name="l05785"></a><span class="lineno"> 5785</span>&#160; </div>
<div class="line"><a name="l05792"></a><span class="lineno"> 5792</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_SYSBRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05793"></a><span class="lineno"> 5793</span>&#160;{</div>
<div class="line"><a name="l05794"></a><span class="lineno"> 5794</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;}</div>
<div class="line"><a name="l05796"></a><span class="lineno"> 5796</span>&#160; </div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_TERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05806"></a><span class="lineno"> 5806</span>&#160;{</div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>));</div>
<div class="line"><a name="l05808"></a><span class="lineno"> 5808</span>&#160;}</div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160; </div>
<div class="line"><a name="l05818"></a><span class="lineno"> 5818</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05819"></a><span class="lineno"> 5819</span>&#160;{</div>
<div class="line"><a name="l05820"></a><span class="lineno"> 5820</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05821"></a><span class="lineno"> 5821</span>&#160;}</div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160; </div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;{</div>
<div class="line"><a name="l05833"></a><span class="lineno"> 5833</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>));</div>
<div class="line"><a name="l05834"></a><span class="lineno"> 5834</span>&#160;}</div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160; </div>
<div class="line"><a name="l05844"></a><span class="lineno"> 5844</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05845"></a><span class="lineno"> 5845</span>&#160;{</div>
<div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05847"></a><span class="lineno"> 5847</span>&#160;}</div>
<div class="line"><a name="l05848"></a><span class="lineno"> 5848</span>&#160; </div>
<div class="line"><a name="l05857"></a><span class="lineno"> 5857</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_DIR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;{</div>
<div class="line"><a name="l05859"></a><span class="lineno"> 5859</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>));</div>
<div class="line"><a name="l05860"></a><span class="lineno"> 5860</span>&#160;}</div>
<div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160; </div>
<div class="line"><a name="l05870"></a><span class="lineno"> 5870</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_DIR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;{</div>
<div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;}</div>
<div class="line"><a name="l05874"></a><span class="lineno"> 5874</span>&#160; </div>
<div class="line"><a name="l05883"></a><span class="lineno"> 5883</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_ClearFlag_IDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;{</div>
<div class="line"><a name="l05885"></a><span class="lineno"> 5885</span>&#160;  WRITE_REG(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, ~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>));</div>
<div class="line"><a name="l05886"></a><span class="lineno"> 5886</span>&#160;}</div>
<div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160; </div>
<div class="line"><a name="l05896"></a><span class="lineno"> 5896</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_IDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;{</div>
<div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">SR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;}</div>
<div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05914"></a><span class="lineno"> 5914</span>&#160;{</div>
<div class="line"><a name="l05915"></a><span class="lineno"> 5915</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;}</div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160; </div>
<div class="line"><a name="l05924"></a><span class="lineno"> 5924</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;{</div>
<div class="line"><a name="l05926"></a><span class="lineno"> 5926</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>);</div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;}</div>
<div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160; </div>
<div class="line"><a name="l05935"></a><span class="lineno"> 5935</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05936"></a><span class="lineno"> 5936</span>&#160;{</div>
<div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05938"></a><span class="lineno"> 5938</span>&#160;}</div>
<div class="line"><a name="l05939"></a><span class="lineno"> 5939</span>&#160; </div>
<div class="line"><a name="l05946"></a><span class="lineno"> 5946</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05947"></a><span class="lineno"> 5947</span>&#160;{</div>
<div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;}</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160; </div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05958"></a><span class="lineno"> 5958</span>&#160;{</div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>);</div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;}</div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160; </div>
<div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05969"></a><span class="lineno"> 5969</span>&#160;{</div>
<div class="line"><a name="l05970"></a><span class="lineno"> 5970</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l05971"></a><span class="lineno"> 5971</span>&#160;}</div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160; </div>
<div class="line"><a name="l05979"></a><span class="lineno"> 5979</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;{</div>
<div class="line"><a name="l05981"></a><span class="lineno"> 5981</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a name="l05982"></a><span class="lineno"> 5982</span>&#160;}</div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160; </div>
<div class="line"><a name="l05990"></a><span class="lineno"> 5990</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l05991"></a><span class="lineno"> 5991</span>&#160;{</div>
<div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>);</div>
<div class="line"><a name="l05993"></a><span class="lineno"> 5993</span>&#160;}</div>
<div class="line"><a name="l05994"></a><span class="lineno"> 5994</span>&#160; </div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06002"></a><span class="lineno"> 6002</span>&#160;{</div>
<div class="line"><a name="l06003"></a><span class="lineno"> 6003</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;}</div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160; </div>
<div class="line"><a name="l06012"></a><span class="lineno"> 6012</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06013"></a><span class="lineno"> 6013</span>&#160;{</div>
<div class="line"><a name="l06014"></a><span class="lineno"> 6014</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a name="l06015"></a><span class="lineno"> 6015</span>&#160;}</div>
<div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160; </div>
<div class="line"><a name="l06023"></a><span class="lineno"> 6023</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06024"></a><span class="lineno"> 6024</span>&#160;{</div>
<div class="line"><a name="l06025"></a><span class="lineno"> 6025</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>);</div>
<div class="line"><a name="l06026"></a><span class="lineno"> 6026</span>&#160;}</div>
<div class="line"><a name="l06027"></a><span class="lineno"> 6027</span>&#160; </div>
<div class="line"><a name="l06034"></a><span class="lineno"> 6034</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06035"></a><span class="lineno"> 6035</span>&#160;{</div>
<div class="line"><a name="l06036"></a><span class="lineno"> 6036</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06037"></a><span class="lineno"> 6037</span>&#160;}</div>
<div class="line"><a name="l06038"></a><span class="lineno"> 6038</span>&#160; </div>
<div class="line"><a name="l06045"></a><span class="lineno"> 6045</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06046"></a><span class="lineno"> 6046</span>&#160;{</div>
<div class="line"><a name="l06047"></a><span class="lineno"> 6047</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a name="l06048"></a><span class="lineno"> 6048</span>&#160;}</div>
<div class="line"><a name="l06049"></a><span class="lineno"> 6049</span>&#160; </div>
<div class="line"><a name="l06056"></a><span class="lineno"> 6056</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06057"></a><span class="lineno"> 6057</span>&#160;{</div>
<div class="line"><a name="l06058"></a><span class="lineno"> 6058</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>);</div>
<div class="line"><a name="l06059"></a><span class="lineno"> 6059</span>&#160;}</div>
<div class="line"><a name="l06060"></a><span class="lineno"> 6060</span>&#160; </div>
<div class="line"><a name="l06067"></a><span class="lineno"> 6067</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06068"></a><span class="lineno"> 6068</span>&#160;{</div>
<div class="line"><a name="l06069"></a><span class="lineno"> 6069</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06070"></a><span class="lineno"> 6070</span>&#160;}</div>
<div class="line"><a name="l06071"></a><span class="lineno"> 6071</span>&#160; </div>
<div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06079"></a><span class="lineno"> 6079</span>&#160;{</div>
<div class="line"><a name="l06080"></a><span class="lineno"> 6080</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a name="l06081"></a><span class="lineno"> 6081</span>&#160;}</div>
<div class="line"><a name="l06082"></a><span class="lineno"> 6082</span>&#160; </div>
<div class="line"><a name="l06089"></a><span class="lineno"> 6089</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;{</div>
<div class="line"><a name="l06091"></a><span class="lineno"> 6091</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>);</div>
<div class="line"><a name="l06092"></a><span class="lineno"> 6092</span>&#160;}</div>
<div class="line"><a name="l06093"></a><span class="lineno"> 6093</span>&#160; </div>
<div class="line"><a name="l06100"></a><span class="lineno"> 6100</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06101"></a><span class="lineno"> 6101</span>&#160;{</div>
<div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06103"></a><span class="lineno"> 6103</span>&#160;}</div>
<div class="line"><a name="l06104"></a><span class="lineno"> 6104</span>&#160; </div>
<div class="line"><a name="l06111"></a><span class="lineno"> 6111</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06112"></a><span class="lineno"> 6112</span>&#160;{</div>
<div class="line"><a name="l06113"></a><span class="lineno"> 6113</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;}</div>
<div class="line"><a name="l06115"></a><span class="lineno"> 6115</span>&#160; </div>
<div class="line"><a name="l06122"></a><span class="lineno"> 6122</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06123"></a><span class="lineno"> 6123</span>&#160;{</div>
<div class="line"><a name="l06124"></a><span class="lineno"> 6124</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>);</div>
<div class="line"><a name="l06125"></a><span class="lineno"> 6125</span>&#160;}</div>
<div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160; </div>
<div class="line"><a name="l06133"></a><span class="lineno"> 6133</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06134"></a><span class="lineno"> 6134</span>&#160;{</div>
<div class="line"><a name="l06135"></a><span class="lineno"> 6135</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06136"></a><span class="lineno"> 6136</span>&#160;}</div>
<div class="line"><a name="l06137"></a><span class="lineno"> 6137</span>&#160; </div>
<div class="line"><a name="l06144"></a><span class="lineno"> 6144</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06145"></a><span class="lineno"> 6145</span>&#160;{</div>
<div class="line"><a name="l06146"></a><span class="lineno"> 6146</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a name="l06147"></a><span class="lineno"> 6147</span>&#160;}</div>
<div class="line"><a name="l06148"></a><span class="lineno"> 6148</span>&#160; </div>
<div class="line"><a name="l06155"></a><span class="lineno"> 6155</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06156"></a><span class="lineno"> 6156</span>&#160;{</div>
<div class="line"><a name="l06157"></a><span class="lineno"> 6157</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>);</div>
<div class="line"><a name="l06158"></a><span class="lineno"> 6158</span>&#160;}</div>
<div class="line"><a name="l06159"></a><span class="lineno"> 6159</span>&#160; </div>
<div class="line"><a name="l06166"></a><span class="lineno"> 6166</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06167"></a><span class="lineno"> 6167</span>&#160;{</div>
<div class="line"><a name="l06168"></a><span class="lineno"> 6168</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06169"></a><span class="lineno"> 6169</span>&#160;}</div>
<div class="line"><a name="l06170"></a><span class="lineno"> 6170</span>&#160; </div>
<div class="line"><a name="l06179"></a><span class="lineno"> 6179</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_TERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06180"></a><span class="lineno"> 6180</span>&#160;{</div>
<div class="line"><a name="l06181"></a><span class="lineno"> 6181</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a name="l06182"></a><span class="lineno"> 6182</span>&#160;}</div>
<div class="line"><a name="l06183"></a><span class="lineno"> 6183</span>&#160; </div>
<div class="line"><a name="l06192"></a><span class="lineno"> 6192</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_TERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06193"></a><span class="lineno"> 6193</span>&#160;{</div>
<div class="line"><a name="l06194"></a><span class="lineno"> 6194</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>);</div>
<div class="line"><a name="l06195"></a><span class="lineno"> 6195</span>&#160;}</div>
<div class="line"><a name="l06196"></a><span class="lineno"> 6196</span>&#160; </div>
<div class="line"><a name="l06205"></a><span class="lineno"> 6205</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06206"></a><span class="lineno"> 6206</span>&#160;{</div>
<div class="line"><a name="l06207"></a><span class="lineno"> 6207</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06208"></a><span class="lineno"> 6208</span>&#160;}</div>
<div class="line"><a name="l06209"></a><span class="lineno"> 6209</span>&#160; </div>
<div class="line"><a name="l06218"></a><span class="lineno"> 6218</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06219"></a><span class="lineno"> 6219</span>&#160;{</div>
<div class="line"><a name="l06220"></a><span class="lineno"> 6220</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a name="l06221"></a><span class="lineno"> 6221</span>&#160;}</div>
<div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160; </div>
<div class="line"><a name="l06231"></a><span class="lineno"> 6231</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06232"></a><span class="lineno"> 6232</span>&#160;{</div>
<div class="line"><a name="l06233"></a><span class="lineno"> 6233</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>);</div>
<div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;}</div>
<div class="line"><a name="l06235"></a><span class="lineno"> 6235</span>&#160; </div>
<div class="line"><a name="l06244"></a><span class="lineno"> 6244</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IERR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06245"></a><span class="lineno"> 6245</span>&#160;{</div>
<div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06247"></a><span class="lineno"> 6247</span>&#160;}</div>
<div class="line"><a name="l06248"></a><span class="lineno"> 6248</span>&#160; </div>
<div class="line"><a name="l06257"></a><span class="lineno"> 6257</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_DIR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;{</div>
<div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;}</div>
<div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160; </div>
<div class="line"><a name="l06270"></a><span class="lineno"> 6270</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_DIR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06271"></a><span class="lineno"> 6271</span>&#160;{</div>
<div class="line"><a name="l06272"></a><span class="lineno"> 6272</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>);</div>
<div class="line"><a name="l06273"></a><span class="lineno"> 6273</span>&#160;}</div>
<div class="line"><a name="l06274"></a><span class="lineno"> 6274</span>&#160; </div>
<div class="line"><a name="l06283"></a><span class="lineno"> 6283</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_DIR(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06284"></a><span class="lineno"> 6284</span>&#160;{</div>
<div class="line"><a name="l06285"></a><span class="lineno"> 6285</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06286"></a><span class="lineno"> 6286</span>&#160;}</div>
<div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160; </div>
<div class="line"><a name="l06296"></a><span class="lineno"> 6296</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableIT_IDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06297"></a><span class="lineno"> 6297</span>&#160;{</div>
<div class="line"><a name="l06298"></a><span class="lineno"> 6298</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a name="l06299"></a><span class="lineno"> 6299</span>&#160;}</div>
<div class="line"><a name="l06300"></a><span class="lineno"> 6300</span>&#160; </div>
<div class="line"><a name="l06309"></a><span class="lineno"> 6309</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableIT_IDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06310"></a><span class="lineno"> 6310</span>&#160;{</div>
<div class="line"><a name="l06311"></a><span class="lineno"> 6311</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>);</div>
<div class="line"><a name="l06312"></a><span class="lineno"> 6312</span>&#160;}</div>
<div class="line"><a name="l06313"></a><span class="lineno"> 6313</span>&#160; </div>
<div class="line"><a name="l06322"></a><span class="lineno"> 6322</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_IDX(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06323"></a><span class="lineno"> 6323</span>&#160;{</div>
<div class="line"><a name="l06324"></a><span class="lineno"> 6324</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06325"></a><span class="lineno"> 6325</span>&#160;}</div>
<div class="line"><a name="l06326"></a><span class="lineno"> 6326</span>&#160; </div>
<div class="line"><a name="l06340"></a><span class="lineno"> 6340</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06341"></a><span class="lineno"> 6341</span>&#160;{</div>
<div class="line"><a name="l06342"></a><span class="lineno"> 6342</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;}</div>
<div class="line"><a name="l06344"></a><span class="lineno"> 6344</span>&#160; </div>
<div class="line"><a name="l06351"></a><span class="lineno"> 6351</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06352"></a><span class="lineno"> 6352</span>&#160;{</div>
<div class="line"><a name="l06353"></a><span class="lineno"> 6353</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>);</div>
<div class="line"><a name="l06354"></a><span class="lineno"> 6354</span>&#160;}</div>
<div class="line"><a name="l06355"></a><span class="lineno"> 6355</span>&#160; </div>
<div class="line"><a name="l06362"></a><span class="lineno"> 6362</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06363"></a><span class="lineno"> 6363</span>&#160;{</div>
<div class="line"><a name="l06364"></a><span class="lineno"> 6364</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;}</div>
<div class="line"><a name="l06366"></a><span class="lineno"> 6366</span>&#160; </div>
<div class="line"><a name="l06373"></a><span class="lineno"> 6373</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06374"></a><span class="lineno"> 6374</span>&#160;{</div>
<div class="line"><a name="l06375"></a><span class="lineno"> 6375</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a name="l06376"></a><span class="lineno"> 6376</span>&#160;}</div>
<div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160; </div>
<div class="line"><a name="l06384"></a><span class="lineno"> 6384</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06385"></a><span class="lineno"> 6385</span>&#160;{</div>
<div class="line"><a name="l06386"></a><span class="lineno"> 6386</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>);</div>
<div class="line"><a name="l06387"></a><span class="lineno"> 6387</span>&#160;}</div>
<div class="line"><a name="l06388"></a><span class="lineno"> 6388</span>&#160; </div>
<div class="line"><a name="l06395"></a><span class="lineno"> 6395</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;{</div>
<div class="line"><a name="l06397"></a><span class="lineno"> 6397</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06398"></a><span class="lineno"> 6398</span>&#160;}</div>
<div class="line"><a name="l06399"></a><span class="lineno"> 6399</span>&#160; </div>
<div class="line"><a name="l06406"></a><span class="lineno"> 6406</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;{</div>
<div class="line"><a name="l06408"></a><span class="lineno"> 6408</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a name="l06409"></a><span class="lineno"> 6409</span>&#160;}</div>
<div class="line"><a name="l06410"></a><span class="lineno"> 6410</span>&#160; </div>
<div class="line"><a name="l06417"></a><span class="lineno"> 6417</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06418"></a><span class="lineno"> 6418</span>&#160;{</div>
<div class="line"><a name="l06419"></a><span class="lineno"> 6419</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>);</div>
<div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;}</div>
<div class="line"><a name="l06421"></a><span class="lineno"> 6421</span>&#160; </div>
<div class="line"><a name="l06428"></a><span class="lineno"> 6428</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06429"></a><span class="lineno"> 6429</span>&#160;{</div>
<div class="line"><a name="l06430"></a><span class="lineno"> 6430</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;}</div>
<div class="line"><a name="l06432"></a><span class="lineno"> 6432</span>&#160; </div>
<div class="line"><a name="l06439"></a><span class="lineno"> 6439</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06440"></a><span class="lineno"> 6440</span>&#160;{</div>
<div class="line"><a name="l06441"></a><span class="lineno"> 6441</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a name="l06442"></a><span class="lineno"> 6442</span>&#160;}</div>
<div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160; </div>
<div class="line"><a name="l06450"></a><span class="lineno"> 6450</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06451"></a><span class="lineno"> 6451</span>&#160;{</div>
<div class="line"><a name="l06452"></a><span class="lineno"> 6452</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>);</div>
<div class="line"><a name="l06453"></a><span class="lineno"> 6453</span>&#160;}</div>
<div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160; </div>
<div class="line"><a name="l06461"></a><span class="lineno"> 6461</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06462"></a><span class="lineno"> 6462</span>&#160;{</div>
<div class="line"><a name="l06463"></a><span class="lineno"> 6463</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06464"></a><span class="lineno"> 6464</span>&#160;}</div>
<div class="line"><a name="l06465"></a><span class="lineno"> 6465</span>&#160; </div>
<div class="line"><a name="l06472"></a><span class="lineno"> 6472</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06473"></a><span class="lineno"> 6473</span>&#160;{</div>
<div class="line"><a name="l06474"></a><span class="lineno"> 6474</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a name="l06475"></a><span class="lineno"> 6475</span>&#160;}</div>
<div class="line"><a name="l06476"></a><span class="lineno"> 6476</span>&#160; </div>
<div class="line"><a name="l06483"></a><span class="lineno"> 6483</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;{</div>
<div class="line"><a name="l06485"></a><span class="lineno"> 6485</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>);</div>
<div class="line"><a name="l06486"></a><span class="lineno"> 6486</span>&#160;}</div>
<div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160; </div>
<div class="line"><a name="l06494"></a><span class="lineno"> 6494</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06495"></a><span class="lineno"> 6495</span>&#160;{</div>
<div class="line"><a name="l06496"></a><span class="lineno"> 6496</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06497"></a><span class="lineno"> 6497</span>&#160;}</div>
<div class="line"><a name="l06498"></a><span class="lineno"> 6498</span>&#160; </div>
<div class="line"><a name="l06505"></a><span class="lineno"> 6505</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06506"></a><span class="lineno"> 6506</span>&#160;{</div>
<div class="line"><a name="l06507"></a><span class="lineno"> 6507</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a name="l06508"></a><span class="lineno"> 6508</span>&#160;}</div>
<div class="line"><a name="l06509"></a><span class="lineno"> 6509</span>&#160; </div>
<div class="line"><a name="l06516"></a><span class="lineno"> 6516</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06517"></a><span class="lineno"> 6517</span>&#160;{</div>
<div class="line"><a name="l06518"></a><span class="lineno"> 6518</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>);</div>
<div class="line"><a name="l06519"></a><span class="lineno"> 6519</span>&#160;}</div>
<div class="line"><a name="l06520"></a><span class="lineno"> 6520</span>&#160; </div>
<div class="line"><a name="l06527"></a><span class="lineno"> 6527</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06528"></a><span class="lineno"> 6528</span>&#160;{</div>
<div class="line"><a name="l06529"></a><span class="lineno"> 6529</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06530"></a><span class="lineno"> 6530</span>&#160;}</div>
<div class="line"><a name="l06531"></a><span class="lineno"> 6531</span>&#160; </div>
<div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_EnableDMAReq_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06539"></a><span class="lineno"> 6539</span>&#160;{</div>
<div class="line"><a name="l06540"></a><span class="lineno"> 6540</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a name="l06541"></a><span class="lineno"> 6541</span>&#160;}</div>
<div class="line"><a name="l06542"></a><span class="lineno"> 6542</span>&#160; </div>
<div class="line"><a name="l06549"></a><span class="lineno"> 6549</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_DisableDMAReq_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06550"></a><span class="lineno"> 6550</span>&#160;{</div>
<div class="line"><a name="l06551"></a><span class="lineno"> 6551</span>&#160;  CLEAR_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>);</div>
<div class="line"><a name="l06552"></a><span class="lineno"> 6552</span>&#160;}</div>
<div class="line"><a name="l06553"></a><span class="lineno"> 6553</span>&#160; </div>
<div class="line"><a name="l06560"></a><span class="lineno"> 6560</span>&#160;__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06561"></a><span class="lineno"> 6561</span>&#160;{</div>
<div class="line"><a name="l06562"></a><span class="lineno"> 6562</span>&#160;  <span class="keywordflow">return</span> ((READ_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">DIER</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>) == (<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>)) ? 1UL : 0UL);</div>
<div class="line"><a name="l06563"></a><span class="lineno"> 6563</span>&#160;}</div>
<div class="line"><a name="l06564"></a><span class="lineno"> 6564</span>&#160; </div>
<div class="line"><a name="l06578"></a><span class="lineno"> 6578</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_UPDATE(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06579"></a><span class="lineno"> 6579</span>&#160;{</div>
<div class="line"><a name="l06580"></a><span class="lineno"> 6580</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>);</div>
<div class="line"><a name="l06581"></a><span class="lineno"> 6581</span>&#160;}</div>
<div class="line"><a name="l06582"></a><span class="lineno"> 6582</span>&#160; </div>
<div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC1(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06590"></a><span class="lineno"> 6590</span>&#160;{</div>
<div class="line"><a name="l06591"></a><span class="lineno"> 6591</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>);</div>
<div class="line"><a name="l06592"></a><span class="lineno"> 6592</span>&#160;}</div>
<div class="line"><a name="l06593"></a><span class="lineno"> 6593</span>&#160; </div>
<div class="line"><a name="l06600"></a><span class="lineno"> 6600</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06601"></a><span class="lineno"> 6601</span>&#160;{</div>
<div class="line"><a name="l06602"></a><span class="lineno"> 6602</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>);</div>
<div class="line"><a name="l06603"></a><span class="lineno"> 6603</span>&#160;}</div>
<div class="line"><a name="l06604"></a><span class="lineno"> 6604</span>&#160; </div>
<div class="line"><a name="l06611"></a><span class="lineno"> 6611</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC3(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06612"></a><span class="lineno"> 6612</span>&#160;{</div>
<div class="line"><a name="l06613"></a><span class="lineno"> 6613</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>);</div>
<div class="line"><a name="l06614"></a><span class="lineno"> 6614</span>&#160;}</div>
<div class="line"><a name="l06615"></a><span class="lineno"> 6615</span>&#160; </div>
<div class="line"><a name="l06622"></a><span class="lineno"> 6622</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_CC4(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;{</div>
<div class="line"><a name="l06624"></a><span class="lineno"> 6624</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>);</div>
<div class="line"><a name="l06625"></a><span class="lineno"> 6625</span>&#160;}</div>
<div class="line"><a name="l06626"></a><span class="lineno"> 6626</span>&#160; </div>
<div class="line"><a name="l06633"></a><span class="lineno"> 6633</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_COM(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06634"></a><span class="lineno"> 6634</span>&#160;{</div>
<div class="line"><a name="l06635"></a><span class="lineno"> 6635</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>);</div>
<div class="line"><a name="l06636"></a><span class="lineno"> 6636</span>&#160;}</div>
<div class="line"><a name="l06637"></a><span class="lineno"> 6637</span>&#160; </div>
<div class="line"><a name="l06644"></a><span class="lineno"> 6644</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_TRIG(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06645"></a><span class="lineno"> 6645</span>&#160;{</div>
<div class="line"><a name="l06646"></a><span class="lineno"> 6646</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>);</div>
<div class="line"><a name="l06647"></a><span class="lineno"> 6647</span>&#160;}</div>
<div class="line"><a name="l06648"></a><span class="lineno"> 6648</span>&#160; </div>
<div class="line"><a name="l06655"></a><span class="lineno"> 6655</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06656"></a><span class="lineno"> 6656</span>&#160;{</div>
<div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>);</div>
<div class="line"><a name="l06658"></a><span class="lineno"> 6658</span>&#160;}</div>
<div class="line"><a name="l06659"></a><span class="lineno"> 6659</span>&#160; </div>
<div class="line"><a name="l06666"></a><span class="lineno"> 6666</span>&#160;__STATIC_INLINE <span class="keywordtype">void</span> LL_TIM_GenerateEvent_BRK2(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx)</div>
<div class="line"><a name="l06667"></a><span class="lineno"> 6667</span>&#160;{</div>
<div class="line"><a name="l06668"></a><span class="lineno"> 6668</span>&#160;  SET_BIT(TIMx-&gt;<a class="code" href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">EGR</a>, <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a>);</div>
<div class="line"><a name="l06669"></a><span class="lineno"> 6669</span>&#160;}</div>
<div class="line"><a name="l06670"></a><span class="lineno"> 6670</span>&#160; </div>
<div class="line"><a name="l06675"></a><span class="lineno"> 6675</span>&#160;<span class="preprocessor">#if defined(USE_FULL_LL_DRIVER)</span></div>
<div class="line"><a name="l06680"></a><span class="lineno"> 6680</span>&#160;ErrorStatus LL_TIM_DeInit(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx);</div>
<div class="line"><a name="l06681"></a><span class="lineno"> 6681</span>&#160;<span class="keywordtype">void</span> LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a name="l06682"></a><span class="lineno"> 6682</span>&#160;ErrorStatus LL_TIM_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct);</div>
<div class="line"><a name="l06683"></a><span class="lineno"> 6683</span>&#160;<span class="keywordtype">void</span> LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a name="l06684"></a><span class="lineno"> 6684</span>&#160;ErrorStatus LL_TIM_OC_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);</div>
<div class="line"><a name="l06685"></a><span class="lineno"> 6685</span>&#160;<span class="keywordtype">void</span> LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);</div>
<div class="line"><a name="l06686"></a><span class="lineno"> 6686</span>&#160;ErrorStatus LL_TIM_IC_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);</div>
<div class="line"><a name="l06687"></a><span class="lineno"> 6687</span>&#160;<span class="keywordtype">void</span> LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l06688"></a><span class="lineno"> 6688</span>&#160;ErrorStatus LL_TIM_ENCODER_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);</div>
<div class="line"><a name="l06689"></a><span class="lineno"> 6689</span>&#160;<span class="keywordtype">void</span> LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l06690"></a><span class="lineno"> 6690</span>&#160;ErrorStatus LL_TIM_HALLSENSOR_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);</div>
<div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="keywordtype">void</span> LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l06692"></a><span class="lineno"> 6692</span>&#160;ErrorStatus LL_TIM_BDTR_Init(<a class="code" href="structTIM__TypeDef.html">TIM_TypeDef</a> *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);</div>
<div class="line"><a name="l06696"></a><span class="lineno"> 6696</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_LL_DRIVER */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06697"></a><span class="lineno"> 6697</span>&#160; </div>
<div class="line"><a name="l06706"></a><span class="lineno"> 6706</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM15 || TIM16 || TIM17 || TIM20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06707"></a><span class="lineno"> 6707</span>&#160; </div>
<div class="line"><a name="l06712"></a><span class="lineno"> 6712</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06713"></a><span class="lineno"> 6713</span>&#160;}</div>
<div class="line"><a name="l06714"></a><span class="lineno"> 6714</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l06715"></a><span class="lineno"> 6715</span>&#160; </div>
<div class="line"><a name="l06716"></a><span class="lineno"> 6716</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32G4xx_LL_TIM_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="acore__armv81mml_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv81mml_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv81mml.h:277</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga064d2030abccc099ded418fd81d6aa07"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a></div><div class="ttdeci">#define TIM_EGR_CC3G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15103</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14822</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga08c5635a0ac0ce5618485319a4fa0f18"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a></div><div class="ttdeci">#define TIM_EGR_BG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15115</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0a1318609761df5de5213e9e75b5aa6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a></div><div class="ttdeci">#define TIM_EGR_CC1G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15097</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0aa97562e99927a6f0fc3a397cafb7d9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0aa97562e99927a6f0fc3a397cafb7d9">TIM_ECR_IDIR</a></div><div class="ttdeci">#define TIM_ECR_IDIR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15689</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15326</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14951</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga12b787c9964541301871e871b630b48a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga12b787c9964541301871e871b630b48a">TIM_CR1_DITHEN</a></div><div class="ttdeci">#define TIM_CR1_DITHEN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14852</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1567bff5dc0564b26a8b3cff1f0fe0a4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a></div><div class="ttdeci">#define TIM_DIER_CC3DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15006</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16c1f64a5b704d4df6607f8c1b4a978d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16c1f64a5b704d4df6607f8c1b4a978d">TIM_ECR_PW</a></div><div class="ttdeci">#define TIM_ECR_PW</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15705</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15094</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15133</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a></div><div class="ttdeci">#define TIM_DIER_CC1IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14976</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1c4e5555dd3be8ab1e631d1053f4a305"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a></div><div class="ttdeci">#define TIM_EGR_CC4G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15106</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga1fcb0d6d9fb7486a5901032fd81aef6a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a></div><div class="ttdeci">#define TIM_DIER_BIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14994</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2167773377ba03c863cc49342c67789f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2167773377ba03c863cc49342c67789f">TIM_SR_CC5IF</a></div><div class="ttdeci">#define TIM_SR_CC5IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15074</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga25a48bf099467169aa50464fbf462bd8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a></div><div class="ttdeci">#define TIM_SR_CC2IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15038</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15480</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14960</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2eabface433d6adaa2dee3df49852585"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a></div><div class="ttdeci">#define TIM_EGR_TG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15112</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga2ed336e59081fe830617f97dcb71678b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga2ed336e59081fe830617f97dcb71678b">TIM_BDTR_BKDSRM</a></div><div class="ttdeci">#define TIM_BDTR_BKDSRM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15498</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14878</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15474</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga32ed1742abe86a410de134513ae6f2fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga32ed1742abe86a410de134513ae6f2fb">TIM_DIER_TERRIE</a></div><div class="ttdeci">#define TIM_DIER_TERRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15027</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14957</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14832</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga382c17e8cdddf2f527d9358813fffdb9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga382c17e8cdddf2f527d9358813fffdb9">TIM_SR_TERRF</a></div><div class="ttdeci">#define TIM_SR_TERRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15089</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga3b7798da5863d559ea9a642af6658050"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a></div><div class="ttdeci">#define TIM_SR_CC2OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15062</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15332</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga42a7335ccbf7565d45b3efd51c213af2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga42a7335ccbf7565d45b3efd51c213af2">TIM_EGR_B2G</a></div><div class="ttdeci">#define TIM_EGR_B2G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15118</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga449a61344a97608d85384c29f003c0e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a></div><div class="ttdeci">#define TIM_SR_CC1IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15035</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14838</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga4edf003f04bcf250bddf5ed284201c2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a></div><div class="ttdeci">#define TIM_DIER_CC3IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14982</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50686df73ab0534290cf5a6828329e76"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50686df73ab0534290cf5a6828329e76">TIM_ECR_IPOS</a></div><div class="ttdeci">#define TIM_ECR_IPOS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15699</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15491</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5168e7f269c569c733b656bb86b5c3a5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5168e7f269c569c733b656bb86b5c3a5">TIM_TISEL_TI1SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI1SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15632</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga518c7160f9684a5aa4022576b9c1fd19"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga518c7160f9684a5aa4022576b9c1fd19">TIM_OR_HSE32EN</a></div><div class="ttdeci">#define TIM_OR_HSE32EN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15627</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14939</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5423de00e86aeb8a4657a509af485055"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a></div><div class="ttdeci">#define TIM_EGR_CC2G</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15100</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga57a4e24f3276f4c908874940657dc7e7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga57a4e24f3276f4c908874940657dc7e7">TIM_CCR5_CCR5</a></div><div class="ttdeci">#define TIM_CCR5_CCR5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15428</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58c65231de95b67cb2d115064ab57f60"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58c65231de95b67cb2d115064ab57f60">TIM_BDTR_BKBID</a></div><div class="ttdeci">#define TIM_BDTR_BKBID</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15505</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga58f97064991095b28c91028ca3cca28e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a></div><div class="ttdeci">#define TIM_DIER_CC2DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15003</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15477</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5a752d4295f100708df9b8be5a7f439d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a></div><div class="ttdeci">#define TIM_DIER_TDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15015</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga5c6d3e0495e6c06da4bdd0ad8995a32b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a></div><div class="ttdeci">#define TIM_DIER_UIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14973</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga64eab541f77871d45165ed3184bb2e08"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga64eab541f77871d45165ed3184bb2e08">TIM_SMCR_SMSPS</a></div><div class="ttdeci">#define TIM_SMCR_SMSPS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14968</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15434</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ad0f562a014572793b49fe87184338b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a></div><div class="ttdeci">#define TIM_DIER_CC4IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14985</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6bc717d1ec4bfa6f9bef540779d2b6c7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6bc717d1ec4bfa6f9bef540779d2b6c7">TIM_DTR2_DTGF</a></div><div class="ttdeci">#define TIM_DTR2_DTGF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15665</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14825</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6d52cd5a57c9a26b0d993c93d9875097"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a></div><div class="ttdeci">#define TIM_SR_BIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15053</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15137</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga71a6659870c345efab9637b2262d509c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga71a6659870c345efab9637b2262d509c">TIM_DTR2_DTAE</a></div><div class="ttdeci">#define TIM_DTR2_DTAE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15677</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15471</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga757c59b690770adebf33e20d3d9dec15"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a></div><div class="ttdeci">#define TIM_DIER_CC2IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14979</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga759883f669298c750d8dbf3d2fd2fab2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga759883f669298c750d8dbf3d2fd2fab2">TIM_BDTR_BK2DSRM</a></div><div class="ttdeci">#define TIM_BDTR_BK2DSRM</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15501</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga784cf9cc2902bb9e2b0f59e7396f9942"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga784cf9cc2902bb9e2b0f59e7396f9942">TIM_SR_IERRF</a></div><div class="ttdeci">#define TIM_SR_IERRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15086</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga79c3fab9d33de953a0a7f7d6516c73bc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a></div><div class="ttdeci">#define TIM_DIER_COMDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15012</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7c19a6840ec57afc1b9ae48703f60fc1"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7c19a6840ec57afc1b9ae48703f60fc1">TIM_TISEL_TI3SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI3SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15648</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7c8b16f3ced6ec03e9001276b134846e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a></div><div class="ttdeci">#define TIM_SR_TIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15050</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7de85751b222066b2c1de80d698827ec"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7de85751b222066b2c1de80d698827ec">TIM_DTR2_DTPE</a></div><div class="ttdeci">#define TIM_DTR2_DTPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15680</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15459</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga7eff9d6247daaa7bdbd6f009ab80d595"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga7eff9d6247daaa7bdbd6f009ab80d595">TIM_TISEL_TI4SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI4SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15656</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8158f6fa80ed75131acce883f7341571"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8158f6fa80ed75131acce883f7341571">TIM_ECR_PWPRSC</a></div><div class="ttdeci">#define TIM_ECR_PWPRSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15717</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga819c4b27f8fa99b537c4407521f9780c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a></div><div class="ttdeci">#define TIM_SR_CC1OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15059</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga81ba979e8309b66808e06e4de34bc740"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a></div><div class="ttdeci">#define TIM_SR_CC4OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15068</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14930</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8a1cd80042780c57937ee8524d30ab79"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8a1cd80042780c57937ee8524d30ab79">TIM_ECR_FIDX</a></div><div class="ttdeci">#define TIM_ECR_FIDX</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15695</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8ac567e21c57eaabdd172d1d82bb9826"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8ac567e21c57eaabdd172d1d82bb9826">TIM_SR_DIRF</a></div><div class="ttdeci">#define TIM_SR_DIRF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15083</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15145</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga9060f1ca4c5df1ab6e70af699ac71a16"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga9060f1ca4c5df1ab6e70af699ac71a16">TIM_CNT_UIFCPY</a></div><div class="ttdeci">#define TIM_CNT_UIFCPY</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15388</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga91775c029171c4585e9cca6ebf1cd57a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a></div><div class="ttdeci">#define TIM_SR_COMIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15047</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14816</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15494</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15124</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_ga985edf03adbe9e706c4d8cf3b311c5e9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga985edf03adbe9e706c4d8cf3b311c5e9">TIM_SMCR_OCCS</a></div><div class="ttdeci">#define TIM_SMCR_OCCS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14926</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa22d13cffa92e5946c18e80c1c07dfbe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa22d13cffa92e5946c18e80c1c07dfbe">TIM_DIER_IERRIE</a></div><div class="ttdeci">#define TIM_DIER_IERRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15024</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14819</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaa755fef2c4e96c63f2ea1cd9a32f956a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a></div><div class="ttdeci">#define TIM_DIER_TIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14991</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14867</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15437</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaaba034412c54fa07024e516492748614"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a></div><div class="ttdeci">#define TIM_DIER_CC4DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15009</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14857</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab02881ad1b3d96fdaf94f5e78b804a88"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab02881ad1b3d96fdaf94f5e78b804a88">TIM_DIER_IDXIE</a></div><div class="ttdeci">#define TIM_DIER_IDXIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15018</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15181</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15465</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab3c8126b8cc13f3338b59f1e91202d43"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab3c8126b8cc13f3338b59f1e91202d43">TIM_BDTR_BK2BID</a></div><div class="ttdeci">#define TIM_BDTR_BK2BID</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15508</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15175</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15130</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9d9b6b1d484eae5d216bea60c1bdb0e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9d9b6b1d484eae5d216bea60c1bdb0e">TIM_DIER_DIRIE</a></div><div class="ttdeci">#define TIM_DIER_DIRIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15021</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9e197a78484567d4c6093c28265f3eb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a></div><div class="ttdeci">#define TIM_DCR_DBL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15522</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gab9f47792b1c2f123464a2955f445c811"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a></div><div class="ttdeci">#define TIM_DIER_UDE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14997</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15447</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gabf9051ecac123cd89f9d2a835e4cde2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a></div><div class="ttdeci">#define TIM_DCR_DBA</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15513</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gac8c03fabc10654d2a3f76ea40fcdbde6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a></div><div class="ttdeci">#define TIM_SR_UIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15032</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14842</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacade8a06303bf216bfb03140c7e16cac"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a></div><div class="ttdeci">#define TIM_SR_CC4IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15044</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15487</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14828</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14875</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad16e2f81b0c4fe28e323f3302c2240db"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad16e2f81b0c4fe28e323f3302c2240db">TIM_SR_CC6IF</a></div><div class="ttdeci">#define TIM_SR_CC6IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15077</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad3cf234a1059c0a04799e88382cdc0f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a></div><div class="ttdeci">#define TIM_SR_CC3IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15041</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gad5101536a320858565935c48faf4d134"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad5101536a320858565935c48faf4d134">TIM_SMCR_SMSPE</a></div><div class="ttdeci">#define TIM_SMCR_SMSPE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14964</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadb06f8bb364307695c7d6a028391de7b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a></div><div class="ttdeci">#define TIM_EGR_COMG</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15109</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15431</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14863</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gade8a374e04740aac1ece248b868522fe"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a></div><div class="ttdeci">#define TIM_DIER_COMIE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14988</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae181bb16ec916aba8ba86f58f745fdfd"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a></div><div class="ttdeci">#define TIM_DIER_CC1DE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15000</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14909</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15484</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14943</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae6c84655ac31844ff644f796ef638e06"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae6c84655ac31844ff644f796ef638e06">TIM_SR_SBIF</a></div><div class="ttdeci">#define TIM_SR_SBIF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15071</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14918</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaed84536256f581842beee1fdbbdd28bf"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaed84536256f581842beee1fdbbdd28bf">TIM_ECR_IE</a></div><div class="ttdeci">#define TIM_ECR_IE</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15685</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaef0c136d9338baf71a64ff650b385645"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaef0c136d9338baf71a64ff650b385645">TIM_SR_B2IF</a></div><div class="ttdeci">#define TIM_SR_B2IF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15056</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14860</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf0c8b29f2a8d1426cf31270643d811c7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf0c8b29f2a8d1426cf31270643d811c7">TIM_CR1_UIFREMAP</a></div><div class="ttdeci">#define TIM_CR1_UIFREMAP</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:14848</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf7a2d4c831eb641ba082156e41d03358"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a></div><div class="ttdeci">#define TIM_SR_CC3OF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15065</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15468</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafbb1198b575c7b91ec696f449bb7ba5f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafbb1198b575c7b91ec696f449bb7ba5f">TIM1_AF2_OCRSEL</a></div><div class="ttdeci">#define TIM1_AF2_OCRSEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15619</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gafe416b36c9b4349496836720694be361"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gafe416b36c9b4349496836720694be361">TIM_SR_IDXF</a></div><div class="ttdeci">#define TIM_SR_IDXF</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15080</div></div>
<div class="ttc" id="agroup__Peripheral__Registers__Bits__Definition_html_gaff4d8ae0f229b42960fe34be62a3b499"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaff4d8ae0f229b42960fe34be62a3b499">TIM_TISEL_TI2SEL</a></div><div class="ttdeci">#define TIM_TISEL_TI2SEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:15640</div></div>
<div class="ttc" id="astm32g4xx_8h_html"><div class="ttname"><a href="stm32g4xx_8h.html">stm32g4xx.h</a></div><div class="ttdoc">CMSIS STM32G4xx Device Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="astructTIM__TypeDef_html"><div class="ttname"><a href="structTIM__TypeDef.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:862</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="structTIM__TypeDef.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:868</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0d70acd32aa0878ec4c3effe4da2a450"><div class="ttname"><a href="structTIM__TypeDef.html#a0d70acd32aa0878ec4c3effe4da2a450">TIM_TypeDef::DTR2</a></div><div class="ttdeci">__IO uint32_t DTR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:884</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="structTIM__TypeDef.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:876</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="structTIM__TypeDef.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:869</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="structTIM__TypeDef.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:880</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a1e2d623b6e3ef17672550a56cb01354f"><div class="ttname"><a href="structTIM__TypeDef.html#a1e2d623b6e3ef17672550a56cb01354f">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:888</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a22a33c78ca5bec0e3e8559164a82b8ef"><div class="ttname"><a href="structTIM__TypeDef.html#a22a33c78ca5bec0e3e8559164a82b8ef">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint32_t DIER</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:866</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="structTIM__TypeDef.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:882</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a48ce9972eb643ae4f34bd75a0b931ad4"><div class="ttname"><a href="structTIM__TypeDef.html#a48ce9972eb643ae4f34bd75a0b931ad4">TIM_TypeDef::TISEL</a></div><div class="ttdeci">__IO uint32_t TISEL</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:886</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="structTIM__TypeDef.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:877</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="structTIM__TypeDef.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:879</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="structTIM__TypeDef.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:865</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="structTIM__TypeDef.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:874</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="structTIM__TypeDef.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:864</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a6fdd2a7fb88d28670b472aaac0d9d262"><div class="ttname"><a href="structTIM__TypeDef.html#a6fdd2a7fb88d28670b472aaac0d9d262">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:872</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a7a81e7aac9bef80b126097f8e9f36d07"><div class="ttname"><a href="structTIM__TypeDef.html#a7a81e7aac9bef80b126097f8e9f36d07">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:887</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="structTIM__TypeDef.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:891</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="structTIM__TypeDef.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:863</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_abdc104062ba8cfc777814df172cb6264"><div class="ttname"><a href="structTIM__TypeDef.html#abdc104062ba8cfc777814df172cb6264">TIM_TypeDef::ECR</a></div><div class="ttdeci">__IO uint32_t ECR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:885</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="structTIM__TypeDef.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:878</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="structTIM__TypeDef.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:889</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_acedfc978c879835c05ef1788ad26b2ff"><div class="ttname"><a href="structTIM__TypeDef.html#acedfc978c879835c05ef1788ad26b2ff">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:867</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="structTIM__TypeDef.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:873</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="structTIM__TypeDef.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:875</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="structTIM__TypeDef.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:871</div></div>
<div class="ttc" id="astructTIM__TypeDef_html_af30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="structTIM__TypeDef.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> stm32g474xx.h:881</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
