
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_module.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/VivadoWS/mini_prj/mini_prj.srcs/utils_1/imports/synth_1/single_pe.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/VivadoWS/mini_prj/mini_prj.srcs/utils_1/imports/synth_1/single_pe.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7z020clg400-1 -max_dsp 0
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 253816
WARNING: [Synth 8-9971] redeclaration of ansi port 'final_sum' is not allowed [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1.v:99]
WARNING: [Synth 8-9971] redeclaration of ansi port 'fc1_enable' is not allowed [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:52]
WARNING: [Synth 8-9971] redeclaration of ansi port 'fc1_finish' is not allowed [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:53]
WARNING: [Synth 8-9971] redeclaration of ansi port 'fc1_valid' is not allowed [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:54]
WARNING: [Synth 8-9971] redeclaration of ansi port 'temp_flag' is not allowed [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1390.703 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:29]
INFO: [Synth 8-6157] synthesizing module 'w_bram_1' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_1' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_1_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_1' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:136]
INFO: [Synth 8-6157] synthesizing module 'w_bram_2' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_2' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_2_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_2' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:143]
INFO: [Synth 8-6157] synthesizing module 'w_bram_3' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_3' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_3_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_3' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:150]
INFO: [Synth 8-6157] synthesizing module 'w_bram_4' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_4' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_4_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_4' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:157]
INFO: [Synth 8-6157] synthesizing module 'w_bram_5' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_5' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_5_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_5' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:164]
INFO: [Synth 8-6157] synthesizing module 'w_bram_6' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_6' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_6_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_6' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:171]
INFO: [Synth 8-6157] synthesizing module 'w_bram_7' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_7' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_7_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_7' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:178]
INFO: [Synth 8-6157] synthesizing module 'w_bram_8' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'w_bram_8' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/w_bram_8_stub.v:5]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (10) of module 'w_bram_8' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:185]
INFO: [Synth 8-6157] synthesizing module 'x_bram_1' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_1' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_2' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_2' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_2_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_3' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_3' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_4' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_4' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_5' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_5_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_5' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_5_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_6' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_6_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_6' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_6_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_7' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_7' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_7_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'x_bram_8' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_8_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'x_bram_8' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/.Xil/Vivado-257708-DESKTOP-QHCEGM4/realtime/x_bram_8_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'fc1_controller' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:23]
	Parameter FC1_INPUT_BATCH_NUMBER bound to: 42 - type: integer 
	Parameter FC1_INPUT_BATCH_COUNTER bound to: 6 - type: integer 
	Parameter FC1_INPUT_BATCHWISE_COUNTER bound to: 3 - type: integer 
	Parameter FC1_OUTPUT_CHANNEL_COUNTER bound to: 7 - type: integer 
	Parameter FC1_WEIGHT_ADDR_COUNTER bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fc1_controller' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'fc1' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1.v:22]
INFO: [Synth 8-6157] synthesizing module 'single_pe' [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/single_pe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'single_pe' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/single_pe.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fc1' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/top_module.v:29]
WARNING: [Synth 8-6014] Unused sequential element weight_counter_reg was removed.  [E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.srcs/sources_1/new/fc1_controller.v:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.703 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1390.703 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1390.703 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_1/x_bram_1/x_bram_1_in_context.xdc] for cell 'x_bram_1_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_1/x_bram_1/x_bram_1_in_context.xdc] for cell 'x_bram_1_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_1/w_bram_1/w_bram_1_in_context.xdc] for cell 'w_bram_1_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_1/w_bram_1/w_bram_1_in_context.xdc] for cell 'w_bram_1_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_2/x_bram_2/x_bram_2_in_context.xdc] for cell 'x_bram_2_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_2/x_bram_2/x_bram_2_in_context.xdc] for cell 'x_bram_2_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_3/x_bram_3/x_bram_3_in_context.xdc] for cell 'x_bram_3_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_3/x_bram_3/x_bram_3_in_context.xdc] for cell 'x_bram_3_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_4/x_bram_4/x_bram_4_in_context.xdc] for cell 'x_bram_4_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_4/x_bram_4/x_bram_4_in_context.xdc] for cell 'x_bram_4_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_5/x_bram_5/x_bram_5_in_context.xdc] for cell 'x_bram_5_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_5/x_bram_5/x_bram_5_in_context.xdc] for cell 'x_bram_5_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_6/x_bram_6/x_bram_6_in_context.xdc] for cell 'x_bram_6_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_6/x_bram_6/x_bram_6_in_context.xdc] for cell 'x_bram_6_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_7/x_bram_7/x_bram_7_in_context.xdc] for cell 'x_bram_7_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_7/x_bram_7/x_bram_7_in_context.xdc] for cell 'x_bram_7_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_8/x_bram_8/x_bram_8_in_context.xdc] for cell 'x_bram_8_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/x_bram_8/x_bram_8/x_bram_8_in_context.xdc] for cell 'x_bram_8_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_2/w_bram_2/w_bram_2_in_context.xdc] for cell 'w_bram_2_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_2/w_bram_2/w_bram_2_in_context.xdc] for cell 'w_bram_2_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_3/w_bram_3/w_bram_3_in_context.xdc] for cell 'w_bram_3_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_3/w_bram_3/w_bram_3_in_context.xdc] for cell 'w_bram_3_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_4/w_bram_4/w_bram_4_in_context.xdc] for cell 'w_bram_4_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_4/w_bram_4/w_bram_4_in_context.xdc] for cell 'w_bram_4_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_5/w_bram_5/w_bram_5_in_context.xdc] for cell 'w_bram_5_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_5/w_bram_5/w_bram_5_in_context.xdc] for cell 'w_bram_5_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_6/w_bram_6/w_bram_6_in_context.xdc] for cell 'w_bram_6_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_6/w_bram_6/w_bram_6_in_context.xdc] for cell 'w_bram_6_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_7/w_bram_7/w_bram_7_in_context.xdc] for cell 'w_bram_7_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_7/w_bram_7/w_bram_7_in_context.xdc] for cell 'w_bram_7_inst'
Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_8/w_bram_8/w_bram_8_in_context.xdc] for cell 'w_bram_8_inst'
Finished Parsing XDC File [e:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.gen/sources_1/ip/w_bram_8/w_bram_8/w_bram_8_in_context.xdc] for cell 'w_bram_8_inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1458.059 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_5_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_6_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_7_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for x_bram_8_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_3_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_4_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_5_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_6_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_7_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for w_bram_8_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  64 Input   20 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 128   
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 1458.059 ; gain = 67.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1521.918 ; gain = 131.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:31 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |w_bram_1      |         1|
|2     |w_bram_2      |         1|
|3     |w_bram_3      |         1|
|4     |w_bram_4      |         1|
|5     |w_bram_5      |         1|
|6     |w_bram_6      |         1|
|7     |w_bram_7      |         1|
|8     |w_bram_8      |         1|
|9     |x_bram_1      |         1|
|10    |x_bram_2      |         1|
|11    |x_bram_3      |         1|
|12    |x_bram_4      |         1|
|13    |x_bram_5      |         1|
|14    |x_bram_6      |         1|
|15    |x_bram_7      |         1|
|16    |x_bram_8      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |w_bram |     8|
|9     |x_bram |     8|
|17    |BUFG   |     1|
|18    |CARRY4 |  1250|
|19    |LUT1   |     3|
|20    |LUT2   |  1473|
|21    |LUT3   |  2126|
|22    |LUT4   |  2213|
|23    |LUT5   |  1618|
|24    |LUT6   |  1790|
|25    |FDCE   |  1342|
|26    |IBUF   |     3|
|27    |OBUF   |    53|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 1536.188 ; gain = 78.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1536.188 ; gain = 145.484
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1536.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1536.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3d2dfd65
INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:38 . Memory (MB): peak = 1536.188 ; gain = 145.484
INFO: [Common 17-1381] The checkpoint 'E:/VivadoWS/ASIC_for_ML-in-Hardware/mini_prj.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May 17 23:47:50 2024...
