mem_read_request_is_exclusive<Uarm_acc_type<>,b,O<RTranslationInfo>>
mem_read_request_is_ifetch<Uarm_acc_type<>,b,O<RTranslationInfo>>
mem_write_request_is_exclusive<Uarm_acc_type<>,b,O<RTranslationInfo>>
MaybeZeroSVEUppers
ResetSVEState
BitReverse
Poly32Mod2
ROL
AESShiftRows
AESInvShiftRows
AESSubBytes
AESInvSubBytes
FFmul02
FFmul03
FFmul09
FFmul0B
FFmul0D
FFmul0E
AESMixColumns
AESInvMixColumns
SHAchoose
SHAparity
SHAmajority
SHAhashSIGMA0
SHAhashSIGMA1
SHA256hash
Sbox
TargetSecurityState
RESTRICT_PREDICTIONS
EAEisOne
RecipEstimate
UnsignedRecipEstimate
RecipSqrtEstimate
UnsignedRSqrtEstimate
SignedSatQ
UnsignedSatQ
SatQ
AdvSIMDExpandImm
PolynomialMult
MatMulAdd
FPInfinity
FPMaxNormal
FPProcessException
FPZero
FPDecodeRounding
FPRoundingMode
FPRound
FPRound__2
FixedToFP
FPUnpackBase
FPUnpack
FPAbs
FPDefaultNaN
FPProcessDenorms
FPProcessNaN
FPProcessNaNs
FPAdd
FPAdd_ZA
FPCompare
FPCompareEQ
FPCompareGE
FPCompareGT
FPConvertNaN
FPProcessDenorm
FPRoundCV
FPUnpackCV
FPConvert
FPDecodeRM
FPDiv
FPMax
FPMaxNum
FPMin
FPMinNum
FPMul
FPProcessDenorms3
FPMulAdd
FPMulAdd_ZA
FPTwo
FPMulX
FPProcessNaNs3H
FPMulAddH
FPMulAddH_ZA
FPNeg
FPOnePointFive
FPRecipEstimate
FPRecpX
FPRoundInt
FPRoundIntN
FPRSqrtEstimate
FPSqrt
FPSub
FPSub_ZA
FPThree
FPToFixed
FPToFixedJS
VFPExpandImm
TweakCellInvRot
TweakInvShuffle
TweakCellRot
TweakShuffle
FPRecipStepFused
FPRSqrtStepFused
FPCompareUN
FPCompareNE
FPOne
FPPointFive
GetOptimizedScale
FPScale
Reverse
FPTrigSMul
FPTrigSSel
FPTrigMAdd
FPExpA
PredTest
DecodePredCount
Reduce
ReducePredicated
FPConvertSVE
ShiftSat
BitDeposit
BitExtract
BitGroup
FPLogB
CounterToPredicate
EncodePredCount
PredCountTest
BFRound
BFUnpack
BFMulH
FPAdd_BF16
BFMulAddH
BFMulAddH_ZA
FPRoundBF
FPConvertBF
FPProcessNaNs4
BFDotAdd
BFMatMulAdd
BFNeg
BFInfinity
BFZero
BFAdd
BFAdd_ZA
BFSub
BFSub_ZA
BFMulAdd
BFMulAdd_ZA
BFMul
BFMin
BFMinNum
BFMax
BFMaxNum
FPMatMulAdd
FPDotAdd
FPDotAdd_ZA
AArch32_PhysicalSErrorSyndrome
ExternalDebugInterruptsDisabled
TakeTransactionCheckpoint
TransactionStartTrap
AArch32_ITAdvance
DebugTarget
SSAdvance
BankedRegisterAccessValid
ConditionPassed
CPSRWriteByInstr
InITBlock
LastInITBlock
SPSRaccessValid
SPSRWriteByInstr
AArch32_SysRegReadCanWriteAPSR
UnsignedSat
SignedSat
Sat
ZeroUnsignedSatQ
__GIC_InterruptID
__GIC_AcknowledgeInterrupt
__GIC_ClearActiveInterrupt
gic_read_ram
PhysMemTagWrite
PhysMemTagRead
PhysMemRead
PhysMemWrite
initialize_registers
