<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/aarch64/ad_encode.m4</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre><a name="1" id="anc1"></a><span class="line-modified"> 1 dnl Copyright (c) 2014, Red Hat Inc. All rights reserved.</span>
 2 dnl DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
 3 dnl
 4 dnl This code is free software; you can redistribute it and/or modify it
 5 dnl under the terms of the GNU General Public License version 2 only, as
 6 dnl published by the Free Software Foundation.
 7 dnl
 8 dnl This code is distributed in the hope that it will be useful, but WITHOUT
 9 dnl ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10 dnl FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
11 dnl version 2 for more details (a copy is included in the LICENSE file that
12 dnl accompanied this code).
13 dnl
14 dnl You should have received a copy of the GNU General Public License version
15 dnl 2 along with this work; if not, write to the Free Software Foundation,
16 dnl Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
17 dnl
18 dnl Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
19 dnl or visit www.oracle.com if you need additional information or have any
20 dnl questions.
21 dnl
22 dnl 
23 dnl Process this file with m4 ad_encode.m4 to generate the load/store
24 dnl patterns used in aarch64.ad.
25 dnl
26 define(choose, `loadStore($1, &amp;MacroAssembler::$3, $2, $4,
<a name="2" id="anc2"></a><span class="line-modified">27                $5, $6, $7, $8);dnl</span>
28 
29   %}&#39;)dnl
30 define(access, `
31     $3Register $1_reg = as_$3Register($$1$$reg);
32     $4choose(MacroAssembler(&amp;cbuf), $1_reg,$2,$mem-&gt;opcode(),
<a name="3" id="anc3"></a><span class="line-modified">33         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)&#39;)dnl</span>
34 define(load,`
<a name="4" id="anc4"></a><span class="line-modified">35   enc_class aarch64_enc_$2($1 dst, memory mem) %{dnl</span>
<span class="line-modified">36 access(dst,$2,$3)&#39;)dnl</span>
<span class="line-modified">37 load(iRegI,ldrsbw)</span>
<span class="line-modified">38 load(iRegI,ldrsb)</span>
<span class="line-modified">39 load(iRegI,ldrb)</span>
<span class="line-modified">40 load(iRegL,ldrb)</span>
<span class="line-modified">41 load(iRegI,ldrshw)</span>
<span class="line-modified">42 load(iRegI,ldrsh)</span>
<span class="line-modified">43 load(iRegI,ldrh)</span>
<span class="line-modified">44 load(iRegL,ldrh)</span>
<span class="line-modified">45 load(iRegI,ldrw)</span>
<span class="line-modified">46 load(iRegL,ldrw)</span>
<span class="line-modified">47 load(iRegL,ldrsw)</span>
<span class="line-modified">48 load(iRegL,ldr)</span>
<span class="line-modified">49 load(vRegF,ldrs,Float)</span>
<span class="line-modified">50 load(vRegD,ldrd,Float)</span>


51 define(STORE,`
<a name="5" id="anc5"></a><span class="line-modified">52   enc_class aarch64_enc_$2($1 src, memory mem) %{dnl</span>
<span class="line-modified">53 access(src,$2,$3,$4)&#39;)dnl</span>


54 define(STORE0,`
<a name="6" id="anc6"></a><span class="line-modified">55   enc_class aarch64_enc_$2`&#39;0(memory mem) %{</span>


56     MacroAssembler _masm(&amp;cbuf);
57     choose(_masm,zr,$2,$mem-&gt;opcode(),
<a name="7" id="anc7"></a><span class="line-modified">58         as_$3Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)&#39;)dnl</span>
<span class="line-modified">59 STORE(iRegI,strb)</span>
<span class="line-modified">60 STORE0(iRegI,strb)</span>
<span class="line-modified">61 STORE(iRegI,strh)</span>
<span class="line-modified">62 STORE0(iRegI,strh)</span>
<span class="line-modified">63 STORE(iRegI,strw)</span>
<span class="line-modified">64 STORE0(iRegI,strw)</span>
65 STORE(iRegL,str,,
66 `// we sometimes get asked to store the stack pointer into the
67     // current thread -- we cannot do that directly on AArch64
68     if (src_reg == r31_sp) {
69       MacroAssembler _masm(&amp;cbuf);
70       assert(as_Register($mem$$base) == rthread, &quot;unexpected store for sp&quot;);
71       __ mov(rscratch2, sp);
72       src_reg = rscratch2;
73     }
<a name="8" id="anc8"></a><span class="line-modified">74     &#39;)</span>
<span class="line-modified">75 STORE0(iRegL,str)</span>
<span class="line-modified">76 STORE(vRegF,strs,Float)</span>
<span class="line-modified">77 STORE(vRegD,strd,Float)</span>
78 
<a name="9" id="anc9"></a><span class="line-modified">79   enc_class aarch64_enc_strw_immn(immN src, memory mem) %{</span>


80     MacroAssembler _masm(&amp;cbuf);
81     address con = (address)$src$$constant;
82     // need to do this the hard way until we can manage relocs
83     // for 32 bit constants
84     __ movoop(rscratch2, (jobject)con);
85     if (con) __ encode_heap_oop_not_null(rscratch2);
86     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<a name="10" id="anc10"></a><span class="line-modified">87         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)</span>
88 
<a name="11" id="anc11"></a><span class="line-modified">89   enc_class aarch64_enc_strw_immnk(immN src, memory mem) %{</span>


90     MacroAssembler _masm(&amp;cbuf);
91     address con = (address)$src$$constant;
92     // need to do this the hard way until we can manage relocs
93     // for 32 bit constants
94     __ movoop(rscratch2, (jobject)con);
95     __ encode_klass_not_null(rscratch2);
96     choose(_masm,rscratch2,strw,$mem-&gt;opcode(),
<a name="12" id="anc12"></a><span class="line-modified">97         as_Register($mem$$base),$mem$$index,$mem$$scale,$mem$$disp)</span>









98 
<a name="13" id="anc13"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="13" type="hidden" />
</body>
</html>