<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4592" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4592{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_4592{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_4592{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4592{left:85px;bottom:959px;letter-spacing:-0.18px;}
#t5_4592{left:146px;bottom:959px;letter-spacing:-0.12px;}
#t6_4592{left:189px;bottom:959px;letter-spacing:-0.15px;}
#t7_4592{left:418px;bottom:959px;letter-spacing:-0.16px;}
#t8_4592{left:512px;bottom:959px;letter-spacing:-0.12px;}
#t9_4592{left:512px;bottom:938px;letter-spacing:-0.13px;}
#ta_4592{left:85px;bottom:914px;letter-spacing:-0.17px;}
#tb_4592{left:146px;bottom:914px;letter-spacing:-0.12px;}
#tc_4592{left:189px;bottom:914px;letter-spacing:-0.15px;}
#td_4592{left:418px;bottom:914px;letter-spacing:-0.15px;}
#te_4592{left:512px;bottom:914px;letter-spacing:-0.11px;}
#tf_4592{left:512px;bottom:892px;letter-spacing:-0.11px;}
#tg_4592{left:512px;bottom:875px;letter-spacing:-0.11px;}
#th_4592{left:512px;bottom:859px;letter-spacing:-0.11px;}
#ti_4592{left:85px;bottom:834px;letter-spacing:-0.17px;}
#tj_4592{left:146px;bottom:834px;letter-spacing:-0.12px;}
#tk_4592{left:189px;bottom:834px;letter-spacing:-0.15px;}
#tl_4592{left:418px;bottom:834px;letter-spacing:-0.15px;}
#tm_4592{left:512px;bottom:834px;letter-spacing:-0.11px;}
#tn_4592{left:512px;bottom:813px;letter-spacing:-0.13px;}
#to_4592{left:85px;bottom:788px;letter-spacing:-0.17px;}
#tp_4592{left:146px;bottom:788px;letter-spacing:-0.12px;}
#tq_4592{left:189px;bottom:788px;letter-spacing:-0.15px;}
#tr_4592{left:418px;bottom:788px;letter-spacing:-0.15px;}
#ts_4592{left:512px;bottom:788px;letter-spacing:-0.11px;}
#tt_4592{left:512px;bottom:767px;letter-spacing:-0.13px;}
#tu_4592{left:85px;bottom:742px;letter-spacing:-0.17px;}
#tv_4592{left:146px;bottom:742px;letter-spacing:-0.12px;}
#tw_4592{left:189px;bottom:742px;letter-spacing:-0.15px;}
#tx_4592{left:418px;bottom:742px;letter-spacing:-0.15px;}
#ty_4592{left:512px;bottom:742px;letter-spacing:-0.11px;}
#tz_4592{left:512px;bottom:721px;letter-spacing:-0.13px;}
#t10_4592{left:85px;bottom:697px;letter-spacing:-0.18px;}
#t11_4592{left:142px;bottom:697px;letter-spacing:-0.17px;}
#t12_4592{left:189px;bottom:697px;letter-spacing:-0.14px;}
#t13_4592{left:419px;bottom:697px;letter-spacing:-0.15px;}
#t14_4592{left:512px;bottom:697px;letter-spacing:-0.11px;}
#t15_4592{left:512px;bottom:675px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t16_4592{left:85px;bottom:651px;letter-spacing:-0.17px;}
#t17_4592{left:142px;bottom:651px;letter-spacing:-0.17px;}
#t18_4592{left:189px;bottom:651px;letter-spacing:-0.13px;}
#t19_4592{left:418px;bottom:651px;letter-spacing:-0.15px;}
#t1a_4592{left:512px;bottom:651px;letter-spacing:-0.12px;}
#t1b_4592{left:512px;bottom:629px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1c_4592{left:85px;bottom:605px;letter-spacing:-0.16px;}
#t1d_4592{left:142px;bottom:605px;letter-spacing:-0.15px;}
#t1e_4592{left:189px;bottom:605px;letter-spacing:-0.16px;}
#t1f_4592{left:419px;bottom:605px;letter-spacing:-0.15px;}
#t1g_4592{left:512px;bottom:605px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_4592{left:512px;bottom:588px;letter-spacing:-0.14px;}
#t1i_4592{left:512px;bottom:567px;letter-spacing:-0.11px;}
#t1j_4592{left:512px;bottom:550px;letter-spacing:-0.11px;}
#t1k_4592{left:189px;bottom:525px;letter-spacing:-0.14px;}
#t1l_4592{left:512px;bottom:525px;letter-spacing:-0.14px;}
#t1m_4592{left:189px;bottom:501px;letter-spacing:-0.14px;}
#t1n_4592{left:512px;bottom:501px;letter-spacing:-0.12px;}
#t1o_4592{left:189px;bottom:477px;letter-spacing:-0.12px;}
#t1p_4592{left:512px;bottom:477px;letter-spacing:-0.14px;}
#t1q_4592{left:85px;bottom:452px;letter-spacing:-0.16px;}
#t1r_4592{left:142px;bottom:452px;letter-spacing:-0.15px;}
#t1s_4592{left:189px;bottom:452px;letter-spacing:-0.16px;}
#t1t_4592{left:419px;bottom:452px;letter-spacing:-0.15px;}
#t1u_4592{left:512px;bottom:452px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_4592{left:512px;bottom:435px;letter-spacing:-0.12px;}
#t1w_4592{left:512px;bottom:414px;letter-spacing:-0.11px;}
#t1x_4592{left:512px;bottom:397px;letter-spacing:-0.11px;}
#t1y_4592{left:189px;bottom:373px;letter-spacing:-0.14px;}
#t1z_4592{left:512px;bottom:373px;letter-spacing:-0.14px;}
#t20_4592{left:189px;bottom:348px;letter-spacing:-0.12px;}
#t21_4592{left:512px;bottom:348px;letter-spacing:-0.11px;}
#t22_4592{left:189px;bottom:324px;letter-spacing:-0.14px;}
#t23_4592{left:512px;bottom:324px;letter-spacing:-0.12px;}
#t24_4592{left:189px;bottom:299px;letter-spacing:-0.12px;}
#t25_4592{left:512px;bottom:299px;letter-spacing:-0.14px;}
#t26_4592{left:85px;bottom:275px;letter-spacing:-0.16px;}
#t27_4592{left:142px;bottom:275px;letter-spacing:-0.16px;}
#t28_4592{left:189px;bottom:275px;letter-spacing:-0.14px;}
#t29_4592{left:419px;bottom:275px;letter-spacing:-0.15px;}
#t2a_4592{left:512px;bottom:275px;letter-spacing:-0.12px;}
#t2b_4592{left:512px;bottom:254px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2c_4592{left:85px;bottom:229px;letter-spacing:-0.16px;}
#t2d_4592{left:142px;bottom:229px;letter-spacing:-0.16px;}
#t2e_4592{left:189px;bottom:229px;letter-spacing:-0.14px;}
#t2f_4592{left:419px;bottom:229px;letter-spacing:-0.15px;}
#t2g_4592{left:512px;bottom:229px;letter-spacing:-0.12px;}
#t2h_4592{left:512px;bottom:208px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4592{left:85px;bottom:183px;letter-spacing:-0.13px;}
#t2j_4592{left:142px;bottom:183px;letter-spacing:-0.17px;}
#t2k_4592{left:189px;bottom:183px;letter-spacing:-0.15px;}
#t2l_4592{left:419px;bottom:183px;letter-spacing:-0.14px;}
#t2m_4592{left:512px;bottom:183px;letter-spacing:-0.12px;}
#t2n_4592{left:512px;bottom:162px;letter-spacing:-0.1px;word-spacing:-0.65px;}
#t2o_4592{left:512px;bottom:145px;letter-spacing:-0.11px;}
#t2p_4592{left:190px;bottom:1048px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2q_4592{left:266px;bottom:1048px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t2r_4592{left:100px;bottom:1025px;letter-spacing:-0.12px;}
#t2s_4592{left:101px;bottom:1008px;letter-spacing:-0.14px;}
#t2t_4592{left:217px;bottom:1008px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t2u_4592{left:435px;bottom:1025px;letter-spacing:-0.15px;}
#t2v_4592{left:437px;bottom:1008px;letter-spacing:-0.13px;}
#t2w_4592{left:633px;bottom:1008px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2x_4592{left:87px;bottom:984px;letter-spacing:-0.18px;}
#t2y_4592{left:143px;bottom:984px;letter-spacing:-0.14px;}

.s1_4592{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4592{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4592{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4592{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4592{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4592" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4592Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4592" style="-webkit-user-select: none;"><object width="935" height="1210" data="4592/4592.svg" type="image/svg+xml" id="pdf4592" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4592" class="t s1_4592">2-70 </span><span id="t2_4592" class="t s1_4592">Vol. 4 </span>
<span id="t3_4592" class="t s2_4592">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4592" class="t s3_4592">43H </span><span id="t5_4592" class="t s3_4592">67 </span><span id="t6_4592" class="t s3_4592">MSR_LASTBRANCH_3_FROM_IP </span><span id="t7_4592" class="t s3_4592">Unique </span><span id="t8_4592" class="t s3_4592">Last Branch Record 3 From IP (R/W) </span>
<span id="t9_4592" class="t s3_4592">See description of MSR_LASTBRANCH_0_FROM_IP. </span>
<span id="ta_4592" class="t s3_4592">60H </span><span id="tb_4592" class="t s3_4592">96 </span><span id="tc_4592" class="t s3_4592">MSR_LASTBRANCH_0_TO_IP </span><span id="td_4592" class="t s3_4592">Unique </span><span id="te_4592" class="t s3_4592">Last Branch Record 0 To IP (R/W) </span>
<span id="tf_4592" class="t s3_4592">One of four pairs of last branch record registers on the </span>
<span id="tg_4592" class="t s3_4592">last branch record stack. This To_IP part of the stack </span>
<span id="th_4592" class="t s3_4592">contains pointers to the destination instruction. </span>
<span id="ti_4592" class="t s3_4592">61H </span><span id="tj_4592" class="t s3_4592">97 </span><span id="tk_4592" class="t s3_4592">MSR_LASTBRANCH_1_TO_IP </span><span id="tl_4592" class="t s3_4592">Unique </span><span id="tm_4592" class="t s3_4592">Last Branch Record 1 To IP (R/W) </span>
<span id="tn_4592" class="t s3_4592">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="to_4592" class="t s3_4592">62H </span><span id="tp_4592" class="t s3_4592">98 </span><span id="tq_4592" class="t s3_4592">MSR_LASTBRANCH_2_TO_IP </span><span id="tr_4592" class="t s3_4592">Unique </span><span id="ts_4592" class="t s3_4592">Last Branch Record 2 To IP (R/W) </span>
<span id="tt_4592" class="t s3_4592">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tu_4592" class="t s3_4592">63H </span><span id="tv_4592" class="t s3_4592">99 </span><span id="tw_4592" class="t s3_4592">MSR_LASTBRANCH_3_TO_IP </span><span id="tx_4592" class="t s3_4592">Unique </span><span id="ty_4592" class="t s3_4592">Last Branch Record 3 To IP (R/W) </span>
<span id="tz_4592" class="t s3_4592">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="t10_4592" class="t s3_4592">79H </span><span id="t11_4592" class="t s3_4592">121 </span><span id="t12_4592" class="t s3_4592">IA32_BIOS_UPDT_TRIG </span><span id="t13_4592" class="t s3_4592">Unique </span><span id="t14_4592" class="t s3_4592">BIOS Update Trigger Register (W) </span>
<span id="t15_4592" class="t s3_4592">See Table 2-2. </span>
<span id="t16_4592" class="t s3_4592">8BH </span><span id="t17_4592" class="t s3_4592">139 </span><span id="t18_4592" class="t s3_4592">IA32_BIOS_SIGN_ID </span><span id="t19_4592" class="t s3_4592">Unique </span><span id="t1a_4592" class="t s3_4592">BIOS Update Signature ID (R/W) </span>
<span id="t1b_4592" class="t s3_4592">See Table 2-2. </span>
<span id="t1c_4592" class="t s3_4592">A0H </span><span id="t1d_4592" class="t s3_4592">160 </span><span id="t1e_4592" class="t s3_4592">MSR_SMRR_PHYSBASE </span><span id="t1f_4592" class="t s3_4592">Unique </span><span id="t1g_4592" class="t s3_4592">System Management Mode Base Address register (WO in </span>
<span id="t1h_4592" class="t s3_4592">SMM) </span>
<span id="t1i_4592" class="t s3_4592">Model-specific implementation of SMRR-like interface, </span>
<span id="t1j_4592" class="t s3_4592">read visible and write only in SMM. </span>
<span id="t1k_4592" class="t s3_4592">11:0 </span><span id="t1l_4592" class="t s3_4592">Reserved </span>
<span id="t1m_4592" class="t s3_4592">31:12 </span><span id="t1n_4592" class="t s3_4592">PhysBase: SMRR physical Base Address. </span>
<span id="t1o_4592" class="t s3_4592">63:32 </span><span id="t1p_4592" class="t s3_4592">Reserved </span>
<span id="t1q_4592" class="t s3_4592">A1H </span><span id="t1r_4592" class="t s3_4592">161 </span><span id="t1s_4592" class="t s3_4592">MSR_SMRR_PHYSMASK </span><span id="t1t_4592" class="t s3_4592">Unique </span><span id="t1u_4592" class="t s3_4592">System Management Mode Physical Address Mask </span>
<span id="t1v_4592" class="t s3_4592">register (WO in SMM) </span>
<span id="t1w_4592" class="t s3_4592">Model-specific implementation of SMRR-like interface, </span>
<span id="t1x_4592" class="t s3_4592">read visible and write only in SMM. </span>
<span id="t1y_4592" class="t s3_4592">10:0 </span><span id="t1z_4592" class="t s3_4592">Reserved </span>
<span id="t20_4592" class="t s3_4592">11 </span><span id="t21_4592" class="t s3_4592">Valid: Physical address base and range mask are valid. </span>
<span id="t22_4592" class="t s3_4592">31:12 </span><span id="t23_4592" class="t s3_4592">PhysMask: SMRR physical address range mask. </span>
<span id="t24_4592" class="t s3_4592">63:32 </span><span id="t25_4592" class="t s3_4592">Reserved </span>
<span id="t26_4592" class="t s3_4592">C1H </span><span id="t27_4592" class="t s3_4592">193 </span><span id="t28_4592" class="t s3_4592">IA32_PMC0 </span><span id="t29_4592" class="t s3_4592">Unique </span><span id="t2a_4592" class="t s3_4592">Performance Counter Register </span>
<span id="t2b_4592" class="t s3_4592">See Table 2-2. </span>
<span id="t2c_4592" class="t s3_4592">C2H </span><span id="t2d_4592" class="t s3_4592">194 </span><span id="t2e_4592" class="t s3_4592">IA32_PMC1 </span><span id="t2f_4592" class="t s3_4592">Unique </span><span id="t2g_4592" class="t s3_4592">Performance Counter Register </span>
<span id="t2h_4592" class="t s3_4592">See Table 2-2. </span>
<span id="t2i_4592" class="t s3_4592">CDH </span><span id="t2j_4592" class="t s3_4592">205 </span><span id="t2k_4592" class="t s3_4592">MSR_FSB_FREQ </span><span id="t2l_4592" class="t s3_4592">Shared </span><span id="t2m_4592" class="t s3_4592">Scaleable Bus Speed (R/O) </span>
<span id="t2n_4592" class="t s3_4592">This field indicates the intended scaleable bus clock speed </span>
<span id="t2o_4592" class="t s3_4592">for processors based on Intel Core microarchitecture. </span>
<span id="t2p_4592" class="t s4_4592">Table 2-3. </span><span id="t2q_4592" class="t s4_4592">MSRs in Processors Based on Intel® Core™ Microarchitecture (Contd.) </span>
<span id="t2r_4592" class="t s5_4592">Register </span>
<span id="t2s_4592" class="t s5_4592">Address </span><span id="t2t_4592" class="t s5_4592">Register Name / Bit Fields </span>
<span id="t2u_4592" class="t s5_4592">Shared/ </span>
<span id="t2v_4592" class="t s5_4592">Unique </span><span id="t2w_4592" class="t s5_4592">Bit Description </span>
<span id="t2x_4592" class="t s5_4592">Hex </span><span id="t2y_4592" class="t s5_4592">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
