
*** Running vivado
    with args -log design_1_spiflash_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_spiflash_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_spiflash_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2859.484 ; gain = 0.023 ; free physical = 4543 ; free virtual = 10348
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/hls_caravel_ps'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/hls_output_pin'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/hls_read_romcode'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_spiflash_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 3643 ; free virtual = 9447
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_spiflash_0_0' [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/synth/design_1_spiflash_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'spiflash' [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/verilog_spiflash/spiflash.v:15]
INFO: [Synth 8-6155] done synthesizing module 'spiflash' (0#1) [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/verilog_spiflash/spiflash.v:15]
INFO: [Synth 8-6155] done synthesizing module 'design_1_spiflash_0_0' (0#1) [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_spiflash_0_0/synth/design_1_spiflash_0_0.v:53]
WARNING: [Synth 8-7137] Register spi_cmd_reg in module spiflash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/verilog_spiflash/spiflash.v:128]
WARNING: [Synth 8-7137] Register spi_addr_reg in module spiflash has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vitis_prj/verilog_spiflash/spiflash.v:60]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 3720 ; free virtual = 9525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 3735 ; free virtual = 9541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 3735 ; free virtual = 9541
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2859.484 ; gain = 0.000 ; free physical = 3735 ; free virtual = 9541
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.500 ; gain = 0.000 ; free physical = 3489 ; free virtual = 9296
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2891.500 ; gain = 0.000 ; free physical = 3489 ; free virtual = 9295
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 1933 ; free virtual = 7740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 1933 ; free virtual = 7740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 1939 ; free virtual = 7746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2978 ; free virtual = 8786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Addr_A[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_WEN_A[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_WEN_A[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_WEN_A[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_WEN_A[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[8] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[5] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[4] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[3] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[2] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_spiflash_0_0 has port romcode_Din_A[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2872 ; free virtual = 8687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2627 ; free virtual = 8443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2625 ; free virtual = 8442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2615 ; free virtual = 8432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     2|
|3     |LUT2   |     1|
|4     |LUT3   |    26|
|5     |LUT4   |     5|
|6     |LUT5   |     4|
|7     |LUT6   |    21|
|8     |FDCE   |    31|
|9     |FDRE   |    32|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.500 ; gain = 32.016 ; free physical = 2637 ; free virtual = 8458
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 2891.500 ; gain = 0.000 ; free physical = 2715 ; free virtual = 8535
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2891.508 ; gain = 32.016 ; free physical = 2715 ; free virtual = 8535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.508 ; gain = 0.000 ; free physical = 2726 ; free virtual = 8546
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2891.508 ; gain = 0.000 ; free physical = 2828 ; free virtual = 8649
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e20e4e2b
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:03 . Memory (MB): peak = 2891.508 ; gain = 32.023 ; free physical = 3177 ; free virtual = 8998
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_spiflash_0_0_synth_1/design_1_spiflash_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_spiflash_0_0, cache-ID = f3fe74e394ec8a4e
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/SoCLab/lab-wlos_baseline/vivado/vvd_caravel_fpga/vvd_caravel_fpga.runs/design_1_spiflash_0_0_synth_1/design_1_spiflash_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_spiflash_0_0_utilization_synth.rpt -pb design_1_spiflash_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 05:21:26 2023...
