# Computer Microarchitectures (Computer Organization) & von Neumann Model

[TOC]



## Res
### Related Topics
â†— [Digital (Logic) Electronics Foundations](../../âš¡ï¸%20Digital%20(Logic)%20Electronics%20Foundations/Digital%20(Logic)%20Electronics%20Foundations.md)
â†— [Physics For CS](../../âš¡ï¸%20Digital%20(Logic)%20Electronics%20Foundations/ğŸ%20Physics%20for%20CS/Physics%20For%20CS.md)
â†— [Theory of Computation](../../../../ğŸ§®%20Math%20&%20Theoretical%20Computer%20Science%20(TCS)/ğŸ¤¼â€â™€ï¸%20Mathematical%20Logics/ğŸ˜¶â€ğŸŒ«ï¸%20Theory%20of%20Computation/Theory%20of%20Computation.md)

â†— [Firmware and Booting](../../Firmware%20and%20Booting/Firmware%20and%20Booting.md)
â†— [Bootstrap (Boot)](../../Firmware%20and%20Booting/ğŸŒ½%20Bootstrap%20(Boot)/Bootstrap%20(Boot).md)



## Overview
![](../../../../../Assets/Pics/Pasted%20image%2020230302132847.png)
<small>Microarchitecture in computer system hierarchy</small>

> ğŸ”— https://en.wikipedia.org/wiki/Microarchitecture

InÂ computer engineering,Â ==**microarchitecture**, also calledÂ **computer organization**== and sometimes abbreviated asÂ **Âµarch**Â orÂ **uarch**, is the way a givenÂ [instruction set architecture](https://en.wikipedia.org/wiki/Instruction_set_architecture "Instruction set architecture")Â (ISA) is implemented in a particularÂ processor.Â A given ISA may be implemented with different microarchitectures;implementations may vary due to different goals of a given design or due to shifts in technology.

[Computer architecture](https://en.wikipedia.org/wiki/Computer_architecture "Computer architecture")Â is the combination of microarchitecture and instruction set architecture.

> **å¾®æ¶æ„ï¼ˆMicroarchitectureï¼‰æ˜¯ISAåœ¨å¤„ç†å™¨çš„å®ç°**ï¼Œæè¿°å¤„ç†å™¨æ˜¯æ€æ ·å®ç°åŠŸèƒ½çš„ï¼Œå…¶æœ¬è´¨å°±æ˜¯ä¸€ç³»åˆ—ç¡¬ä»¶å®ç°ä»¥æ»¡è¶³å„ç§æŒ‡ä»¤é›†ã€‚è€ŒMicroarchitectureæ˜¯ISAçš„å…·ä½“å®ç°ï¼Œè€Œä¸”å¯¹äºåŒä¸€ä¸ªISAï¼Œå¯ä»¥ä½¿ç”¨ä¸åŒæŠ€æœ¯çš„å¾®æ¶æ„ ï¼Œæ¯”å¦‚å•å‘¨æœŸã€å¤šå‘¨æœŸä»¥åŠæµæ°´çº¿ã€‚æ¯”å¦‚è¯´x86 ISAæœ‰286ï¼Œ386ï¼Œ486ï¼ŒPretiumï¼ŒPretium Proç­‰å®ç°ã€‚ç›®å‰ï¼Œå¾®æ¶æ„æ¶‰åŠä»¥ä¸‹éƒ¨åˆ†ï¼š**æµæ°´çº¿ã€å¹¶è¡Œã€å­˜å‚¨ç³»ç»Ÿåˆ†å±‚ç»“æ„**.



## Microarchitecture Models
### ğŸ¯ Von Neumann & Derivative Models
TheÂ **von Neumann architecture** -- also known as theÂ **von Neumann model**Â orÂ **Princeton architecture** --- is aÂ computer architectureÂ based on a 1945 description byÂ [John von Neumann](https://en.wikipedia.org/wiki/John_von_Neumann), and by others, in theÂ _[First Draft of a Report on the EDVAC](https://en.wikipedia.org/wiki/First_Draft_of_a_Report_on_the_EDVAC "First Draft of a Report on the EDVAC")_

The document describes a design architecture for an electronicÂ digital computerÂ with these components:
- AÂ processing unitÂ with both anÂ [arithmetic logic unit](https://en.wikipedia.org/wiki/Arithmetic_logic_unit "Arithmetic logic unit")Â andÂ [processor registers](https://en.wikipedia.org/wiki/Processor_register "Processor register")
- AÂ control unitÂ that includes anÂ [instruction register](https://en.wikipedia.org/wiki/Instruction_register "Instruction register")Â and aÂ [program counter](https://en.wikipedia.org/wiki/Program_counter "Program counter")
- MemoryÂ that storesÂ dataÂ andÂ instructions
- ExternalÂ mass storage
- Input and outputÂ mechanisms

Todayâ€™s version of the **stored-program machine architecture (von neumann models here)** satisfies at least the following characteristics:

1. Consists of three hardware systems: 
	1. a central processing unit (CPU) with 
		1. a 1ï¸âƒ£ **control unit**;
		2. an 2ï¸âƒ£ **arithmetic logic unit (ALU)**;
		3. registers (small storage areas);
		4. a program counter; 
	2. a 3ï¸âƒ£ **main memory system**, which holds programs that control the computerâ€™s operation; 
	3. an 4ï¸âƒ£5ï¸âƒ£ **I/O system**.

![](https://files.mdnice.com/user/3257/fc2ff093-b21a-499f-b30a-c936e874bf67.png)
<small>Image source from wikipedia</small>

2. Has the capacity to carry out **sequential instruction processing**.

3. Contains a **single path (bus system)**, either physically or logically, between the main memory system and the control unit of the CPU, forcing alternation of instruction and execution cycles. This single path is often referred to as the ==von Neumann bottleneck==.

> è¦ä»æ ¹æœ¬ä¸Šè§£å†³**å†¯Â·è¯ºä¾æ›¼ç“¶é¢ˆ**ï¼Œè¿˜æ˜¯åªèƒ½é‡æ–°æ„å»ºä¸€å¥—æ–°çš„è®¡ç®—æœºä½“ç³»ï¼Œä¾‹å¦‚ç”Ÿç‰©è®¡ç®—æœºã€é‡å­è®¡ç®—æœºã€‚ä¸è¿‡ï¼Œç›®å‰å®ƒä»¬éƒ½è¿˜å¤„åœ¨éå¸¸åŸå§‹çš„é˜¶æ®µã€‚ç°ä»£è®¡ç®—æœºä½“ç³»åªèƒ½é‡‡ç”¨ä¼˜åŒ–ç­–ç•¥æ¥å‡å¼±å†¯Â·è¯ºä¾æ›¼ç“¶é¢ˆçš„å½±å“ï¼Œè¿™äº›å†…å®¹æˆ‘ä»¬åé¢éƒ½ä¼šæåˆ°ï¼Œä¾‹å¦‚ï¼š
> 1. å¢åŠ ä¸€ä¸ªä½äº CPU å’Œä¸»å†…å­˜ä¹‹é—´çš„é«˜é€Ÿç¼“å­˜
> 2. å°†æŒ‡ä»¤ç¼“å­˜å’Œæ•°æ®ç¼“å­˜åˆ†ç¦»
> 3. CPU åˆ†æ”¯é¢„æµ‹
> 4. å°†å­˜å‚¨å™¨é›†æˆåˆ° CPU èŠ¯ç‰‡å†…éƒ¨ï¼Œä»¥å‡å°‘å†…å­˜è®¿é—®ï¼ˆSoC èŠ¯ç‰‡ï¼‰

![](../../../../../../Assets/Pics/Pasted%20image%2020230302132111.png)
<small>The Modified von Neumann Architecture</small>

![](../../../../../../Assets/Pics/Screenshot%202023-03-02%20at%204.11.10%20PM.png)

The term "von Neumann architecture" has evolved to refer to anyÂ **stored-program computer**Â in which anÂ **instruction fetch**Â and a **data operation** cannot occur at the same time (since they share a commonÂ bus). This is referred to as theÂ [von Neumann bottleneck](https://en.wikipedia.org/wiki/Von_Neumann_architecture#Von_Neumann_bottleneck), which often limits the performance of the corresponding system

The design of a von Neumann architecture machine is simpler than in aÂ [Harvard architecture](https://en.wikipedia.org/wiki/Harvard_architecture "Harvard architecture")Â machine -- which is also a stored-program system, yet has one dedicated set of address and data buses for reading and writing to memory, and another set of address andÂ data busesÂ to fetchÂ instructions.
#### 1ï¸âƒ£ Arithmetic Logic Unit
#### 2ï¸âƒ£ Control Unit
#### 3ï¸âƒ£ Memory Unit
#### 3ï¸âƒ£ Input /Output Unit


### ğŸ¯ Non-Von Neumann Models
More is at â†— [Non-von Neumann Based Microarchitectures](ğŸ¤µ%20Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md).
#### Harvard Based Models
![](../../../../../Assets/Pics/Pasted%20image%2020230302132344.png)



## Microarchitecture Designs
### Developments of Von Neumann Microarchitecture Designs
> ğŸ”— https://foxsen.github.io/archbase/è®¡ç®—æœºç»„æˆåŸç†å’Œç»“æ„.html#è®¡ç®—æœºç³»ç»Ÿç¡¬ä»¶ç»“æ„å‘å±•

#### 1ï¸âƒ£ CPU-GPU-åŒ—æ¡¥-å—æ¡¥å››ç‰‡ç»“æ„
![|300](../../../../../Assets/Pics/Pasted%20image%2020240414145108.png)


#### 2ï¸âƒ£ CPU-åŒ—æ¡¥-å—æ¡¥ä¸‰ç‰‡ç»“æ„
![|300](../../../../../Assets/Pics/Pasted%20image%2020240414145124.png)


#### 3ï¸âƒ£ CPU-å¼±åŒ—æ¡¥-å—æ¡¥ä¸‰ç‰‡ç»“æ„
![|300](../../../../../Assets/Pics/Pasted%20image%2020240414145139.png)

#### 4ï¸âƒ£ CPU-å—æ¡¥ä¸¤ç‰‡ç»“æ„
![|300](../../../../../Assets/Pics/Pasted%20image%2020240414145150.png)


#### 5ï¸âƒ£ SoCå•ç‰‡ç»“æ„
â†— [Systems on Chip (SOC)](../Systems%20on%20Chip%20(SOC).md)

![|300](../../../../../Assets/Pics/Pasted%20image%2020240414144958.png)



### non-Von Neumann Microarchitecture Designs
â†— [Non-von Neumann Based Microarchitectures](ğŸ¤µ%20Non-von%20Neumann%20Based%20Microarchitectures/Non-von%20Neumann%20Based%20Microarchitectures.md)



## Microarchitecture Technologies
### Pipeline Processing


### Parallel Processing


### Hierarchical Storage 
![](../../../../../../Assets/Pics/Pasted%20image%2020230301122408.png)
<small>Simplified Computer Memory Hierarchy </small>



## Ref
[æ¼«è°ˆè®¡ç®—æœºæ¶æ„]: https://segmentfault.com/a/1190000014885126
[Microarchitecture]: https://en.wikipedia.org/wiki/Microarchitecture#See_also
[Flynn's Taxonomy]: https://en.wikipedia.org/wiki/Flynn%27s_taxonomy

[å…³äºå†¯Â·è¯ºä¾æ›¼ç»“æ„]: https://starashzero.github.io/swi-homework/lab04.html
[ä¸€å¥—ç”¨äº† 70 å¹´çš„è®¡ç®—æœºæ¶æ„ â€”â€” å†¯Â·è¯ºä¾æ›¼æ¶æ„]: https://www.mdnice.com/writing/ba4b3af843a84652adef7fae7380da07

[Von Neumann Architecture | Wikipedia]: https://en.wikipedia.org/wiki/Von_Neumann_architecture

[ğŸ‘ è®¡ç®—æœºä½“ç³»ç»“æ„-01 - æŒ‡ä»¤é›†ä½“ç³»ç»“æ„ã€å¾®ä½“ç³»ç»“æ„ç®€ä»‹]: https://blog.csdn.net/qq_36393978/article/details/128647553
