// Seed: 4194174118
module module_0 (
    input supply0 id_0,
    input uwire   id_1
);
  tri [-1 : -1] id_3, id_4;
  assign id_4 = -1'd0;
endmodule
module module_1 #(
    parameter id_0 = 32'd41
) (
    input tri1 _id_0,
    input tri0 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri1 id_4
);
  logic [id_0 : 1  ^  1] id_6;
  ;
  nand primCall (id_4, id_3, id_1, id_6);
  module_0 modCall_1 (
      id_1,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
program module_2 ();
  wire id_1;
  wire id_2;
  wire id_3;
  ;
  assign id_1 = id_1;
endprogram
module module_3 #(
    parameter id_2 = 32'd17,
    parameter id_4 = 32'd61
) (
    id_1,
    _id_2,
    id_3,
    _id_4
);
  output wire _id_4;
  input wire id_3;
  input wire _id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_4 = id_6;
  parameter id_7 = 1'h0;
  wire id_8;
  module_2 modCall_1 ();
  logic [id_4 : {  id_2  {  1  }  }] id_9;
endmodule
