# RTL files to include
# Generated RTL files for AXI4 interconnect (2 masters x 3 slaves)

# Core RTL modules
${VIP_ROOT}/rtl_wrapper/generated_rtl/axi4_address_decoder.v
${VIP_ROOT}/rtl_wrapper/generated_rtl/axi4_arbiter.v
${VIP_ROOT}/rtl_wrapper/generated_rtl/axi4_router.v
${VIP_ROOT}/rtl_wrapper/generated_rtl/axi4_interconnect_m2s3.v