# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../credibility_unico_file.srcs/sources_1/new/credibilityT_single_file.vhd" \
"../../../../credibility_unico_file.srcs/sources_1/new/test_bench_singolo_file.vhd" \

# Do not sort compile order
nosort
