/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Mar 27 10:49:18 2013
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_SDS_EQ_4_H__
#define BCHP_SDS_EQ_4_H__

/***************************************************************************
 *SDS_EQ_4 - 4 SDS Equalizer Register Set
 ***************************************************************************/
#define BCHP_SDS_EQ_4_EQMISCCTL                  0x01244200 /* Equalizer Misc Control Register (Formerly,EQMISC,EQBLND,EQMODE) */
#define BCHP_SDS_EQ_4_EQFFECTL                   0x01244204 /* Equalizer FFE Control Register (Formerly,EQMU,EQFFE3,EQFFE2,EQFFE1) */
#define BCHP_SDS_EQ_4_EQCFAD                     0x01244208 /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQ_4_EQFRZCTL                   0x0124420c /* Equalizer FFE Freeze Control Register (Formerly,EQFRZ3,EQFRZ2,EQFRZ1) */
#define BCHP_SDS_EQ_4_F0B                        0x01244210 /* FFE Coefficient Read/Write */
#define BCHP_SDS_EQ_4_HD8PSK1                    0x01244214 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_EQ_4_HD8PSK2                    0x01244218 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_EQ_4_HDQPSK                     0x0124421c /* QPSK hard decision level */
#define BCHP_SDS_EQ_4_HD16QAM                    0x01244220 /* 16QAM hard decision levels */
#define BCHP_SDS_EQ_4_CMA                        0x01244224 /* CMA modulus values */
#define BCHP_SDS_EQ_4_CMATH                      0x01244228 /* CMA Threshold */
#define BCHP_SDS_EQ_4_VLCTL                      0x01244230 /* Viterbi Loading Control Register (Formerly,VLCTL3,VLCTL2,VLCTL1) */
#define BCHP_SDS_EQ_4_VLCI                       0x01244234 /* VLC I-rail Gain */
#define BCHP_SDS_EQ_4_VLCQ                       0x01244238 /* VLC Q-rail Gain */
#define BCHP_SDS_EQ_4_VCOS                       0x0124423c /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_EQ_4_TSFT                       0x01244240 /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_EQ_4_EQSFT                      0x01244244 /* EQ Soft Decisions */
#define BCHP_SDS_EQ_4_PILOTCTL                   0x0124424c /* Pilot Control */
#define BCHP_SDS_EQ_4_PLDCTL                     0x01244250 /* PLDCTL */
#define BCHP_SDS_EQ_4_HDRD                       0x01244260 /* HP Header Symbol I,Q */
#define BCHP_SDS_EQ_4_HDRA                       0x01244264 /* HP Header Symbol Memory Address */
#define BCHP_SDS_EQ_4_XSEED                      0x0124426c /* Physical Layer Descrambler Seed */
#define BCHP_SDS_EQ_4_XTAP1                      0x01244270 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_EQ_4_XTAP2                      0x01244274 /* Physical Layer Descrambler x2 */
#define BCHP_SDS_EQ_4_LUPD                       0x01244278 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_EQ_4_LUPA                       0x0124427c /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_EQ_4_SDSLEN                     0x01244280 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_EQ_4_SDSIG                      0x01244284 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_EQ_4_MGAIND                     0x01244288 /* MODCOD Gain Table read/write data */
#define BCHP_SDS_EQ_4_MGAINA                     0x0124428c /* MODCOD Gain Table read/write address */

#endif /* #ifndef BCHP_SDS_EQ_4_H__ */

/* End of File */
