// Seed: 132942153
module module_0 (
    output wor id_0
    , id_7,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    output wand id_4,
    input tri0 id_5
);
  wire id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    output tri1 id_9,
    output tri0 id_10,
    output tri1 id_11,
    output wor id_12,
    input tri0 id_13,
    output wire id_14,
    output wand id_15
);
  logic id_17;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_3,
      id_5,
      id_15,
      id_5
  );
endmodule
