// Seed: 4178293750
`define pp_2 0
`timescale 1ps / 1 ps `timescale 1 ps / 1ps
`define pp_3 0
`undef pp_4
module module_0 (
    input id_0,
    input logic id_1
);
  assign id_2[1'b0-1] = id_1;
endmodule
