

================================================================
== Vivado HLS Report for 'HLS_accel'
================================================================
* Date:           Tue Nov 14 22:02:14 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Lab_5
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.906|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  19615|  19615|  19615|  19615|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |   1024|   1024|         1|          1|          1|  1024|    yes   |
        |- Loop 2  |   1024|   1024|         1|          1|          1|  1024|    yes   |
        |- Loop 3  |  16534|  16534|       167|         16|          1|  1024|    yes   |
        |- Loop 4  |   1025|   1025|         3|          1|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 16, depth = 167
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 177
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 16, D = 167, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 }
  Pipeline-3 : II = 1, D = 3, States = { 174 175 176 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond_flatten)
	2  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / (exitcond_flatten8)
	4  / (!exitcond_flatten8)
5 --> 
	6  / true
6 --> 
	173  / (exitcond_flatten1)
	7  / (!exitcond_flatten1)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	94  / true
94 --> 
	95  / true
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	103  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 
	107  / true
107 --> 
	108  / true
108 --> 
	109  / true
109 --> 
	110  / true
110 --> 
	111  / true
111 --> 
	112  / true
112 --> 
	113  / true
113 --> 
	114  / true
114 --> 
	115  / true
115 --> 
	116  / true
116 --> 
	117  / true
117 --> 
	118  / true
118 --> 
	119  / true
119 --> 
	120  / true
120 --> 
	121  / true
121 --> 
	122  / true
122 --> 
	123  / true
123 --> 
	124  / true
124 --> 
	125  / true
125 --> 
	126  / true
126 --> 
	127  / true
127 --> 
	128  / true
128 --> 
	129  / true
129 --> 
	130  / true
130 --> 
	131  / true
131 --> 
	132  / true
132 --> 
	133  / true
133 --> 
	134  / true
134 --> 
	135  / true
135 --> 
	136  / true
136 --> 
	137  / true
137 --> 
	138  / true
138 --> 
	139  / true
139 --> 
	140  / true
140 --> 
	141  / true
141 --> 
	142  / true
142 --> 
	143  / true
143 --> 
	144  / true
144 --> 
	145  / true
145 --> 
	146  / true
146 --> 
	147  / true
147 --> 
	148  / true
148 --> 
	149  / true
149 --> 
	150  / true
150 --> 
	151  / true
151 --> 
	152  / true
152 --> 
	153  / true
153 --> 
	154  / true
154 --> 
	155  / true
155 --> 
	156  / true
156 --> 
	157  / true
157 --> 
	158  / true
158 --> 
	159  / true
159 --> 
	160  / true
160 --> 
	161  / true
161 --> 
	162  / true
162 --> 
	163  / true
163 --> 
	164  / true
164 --> 
	165  / true
165 --> 
	166  / true
166 --> 
	167  / true
167 --> 
	168  / true
168 --> 
	169  / true
169 --> 
	170  / true
170 --> 
	171  / true
171 --> 
	172  / true
172 --> 
	6  / true
173 --> 
	174  / true
174 --> 
	177  / (exitcond_flatten2)
	175  / (!exitcond_flatten2)
175 --> 
	176  / true
176 --> 
	174  / true
177 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %INPUT_STREAM_data_V), !map !50"   --->   Operation 178 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_keep_V), !map !56"   --->   Operation 179 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_strb_V), !map !60"   --->   Operation 180 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %INPUT_STREAM_user_V), !map !64"   --->   Operation 181 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %INPUT_STREAM_last_V), !map !68"   --->   Operation 182 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_id_V), !map !72"   --->   Operation 183 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %INPUT_STREAM_dest_V), !map !76"   --->   Operation 184 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUTPUT_STREAM_data_V), !map !80"   --->   Operation 185 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_keep_V), !map !86"   --->   Operation 186 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_strb_V), !map !90"   --->   Operation 187 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %OUTPUT_STREAM_user_V), !map !94"   --->   Operation 188 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %OUTPUT_STREAM_last_V), !map !98"   --->   Operation 189 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_id_V), !map !102"   --->   Operation 190 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %OUTPUT_STREAM_dest_V), !map !106"   --->   Operation 191 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%a = alloca [1024 x float], align 4" [vhls/mmult.h:125->vhls/mmult_accel.cpp:36]   --->   Operation 192 'alloca' 'a' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%b = alloca [1024 x float], align 4" [vhls/mmult.h:126->vhls/mmult_accel.cpp:36]   --->   Operation 193 'alloca' 'b' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%out = alloca [1024 x float], align 4" [vhls/mmult.h:127->vhls/mmult_accel.cpp:36]   --->   Operation 194 'alloca' 'out' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @HLS_accel_str) nounwind"   --->   Operation 195 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [12 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [vhls/mmult_accel.cpp:23]   --->   Operation 196 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vhls/mmult_accel.cpp:24]   --->   Operation 197 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [vhls/mmult_accel.cpp:25]   --->   Operation 198 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.76ns)   --->   "br label %.preheader8.i" [vhls/mmult.h:132->vhls/mmult_accel.cpp:36]   --->   Operation 199 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.90>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %.preheader8.preheader.i ]"   --->   Operation 200 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %tmp_1_mid2_v, %.preheader8.preheader.i ]" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 201 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%j_0_i = phi i6 [ 0, %0 ], [ %j, %.preheader8.preheader.i ]"   --->   Operation 202 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, -1024"   --->   Operation 203 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (1.63ns)   --->   "%indvar_flatten_next = add i11 %indvar_flatten, 1"   --->   Operation 204 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.preheader6.i.preheader, label %.preheader8.preheader.i"   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (1.82ns)   --->   "%i = add i6 %i_0_i, 1" [vhls/mmult.h:132->vhls/mmult_accel.cpp:36]   --->   Operation 206 'add' 'i' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [1/1] (1.42ns)   --->   "%exitcond4_i = icmp eq i6 %j_0_i, -32" [vhls/mmult.h:133->vhls/mmult_accel.cpp:36]   --->   Operation 207 'icmp' 'exitcond4_i' <Predicate = (!exitcond_flatten)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (1.18ns)   --->   "%j_0_i_mid2 = select i1 %exitcond4_i, i6 0, i6 %j_0_i" [vhls/mmult.h:133->vhls/mmult_accel.cpp:36]   --->   Operation 208 'select' 'j_0_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (1.18ns)   --->   "%tmp_1_mid2_v = select i1 %exitcond4_i, i6 %i, i6 %i_0_i" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 209 'select' 'tmp_1_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_1_mid2_v, i5 0)" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 210 'bitconcatenate' 'tmp' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i11 %tmp to i12" [vhls/mmult.h:134->vhls/mmult_accel.cpp:36]   --->   Operation 211 'zext' 'tmp_1_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [vhls/mmult.h:134->vhls/mmult_accel.cpp:36]   --->   Operation 212 'specregionbegin' 'tmp_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls/mmult.h:135->vhls/mmult_accel.cpp:36]   --->   Operation 213 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%empty = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 214 'read' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_s = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty, 0"   --->   Operation 215 'extractvalue' 'INPUT_STREAM_data_V_s' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%ret = bitcast i32 %INPUT_STREAM_data_V_s to float" [vhls/mmult.h:78->vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 216 'bitcast' 'ret' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i6 %j_0_i_mid2 to i12" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 217 'zext' 'tmp_7_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.63ns)   --->   "%tmp_3 = add i12 %tmp_7_cast, %tmp_1_cast" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 218 'add' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i12 %tmp_3 to i64" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 219 'zext' 'tmp_3_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [1024 x float]* %a, i64 0, i64 %tmp_3_cast" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 220 'getelementptr' 'a_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (3.25ns)   --->   "store float %ret, float* %a_addr, align 4" [vhls/mmult.h:137->vhls/mmult_accel.cpp:36]   --->   Operation 221 'store' <Predicate = (!exitcond_flatten)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_s)" [vhls/mmult.h:139->vhls/mmult_accel.cpp:36]   --->   Operation 222 'specregionend' 'empty_21' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (1.82ns)   --->   "%j = add i6 %j_0_i_mid2, 1" [vhls/mmult.h:133->vhls/mmult_accel.cpp:36]   --->   Operation 223 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "br label %.preheader8.i" [vhls/mmult.h:133->vhls/mmult_accel.cpp:36]   --->   Operation 224 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 225 [1/1] (1.76ns)   --->   "br label %.preheader6.i" [vhls/mmult.h:142->vhls/mmult_accel.cpp:36]   --->   Operation 225 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.90>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i11 [ %indvar_flatten_next7, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 226 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%i1_0_i = phi i6 [ %tmp_3_mid2_v, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 227 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%j2_0_i = phi i6 [ %j_1, %.preheader7.i ], [ 0, %.preheader6.i.preheader ]"   --->   Operation 228 'phi' 'j2_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (1.88ns)   --->   "%exitcond_flatten8 = icmp eq i11 %indvar_flatten6, -1024"   --->   Operation 229 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (1.63ns)   --->   "%indvar_flatten_next7 = add i11 %indvar_flatten6, 1"   --->   Operation 230 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.preheader.i.i.preheader, label %.preheader7.i"   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_0_i, 1" [vhls/mmult.h:142->vhls/mmult_accel.cpp:36]   --->   Operation 232 'add' 'i_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (1.42ns)   --->   "%exitcond2_i = icmp eq i6 %j2_0_i, -32" [vhls/mmult.h:143->vhls/mmult_accel.cpp:36]   --->   Operation 233 'icmp' 'exitcond2_i' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/1] (1.18ns)   --->   "%j2_0_i_mid2 = select i1 %exitcond2_i, i6 0, i6 %j2_0_i" [vhls/mmult.h:143->vhls/mmult_accel.cpp:36]   --->   Operation 234 'select' 'j2_0_i_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (1.18ns)   --->   "%tmp_3_mid2_v = select i1 %exitcond2_i, i6 %i_1, i6 %i1_0_i" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 235 'select' 'tmp_3_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_4 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_3_mid2_v, i5 0)" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 236 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i11 %tmp_4 to i12" [vhls/mmult.h:144->vhls/mmult_accel.cpp:36]   --->   Operation 237 'zext' 'tmp_8_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [vhls/mmult.h:144->vhls/mmult_accel.cpp:36]   --->   Operation 238 'specregionbegin' 'tmp_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls/mmult.h:145->vhls/mmult_accel.cpp:36]   --->   Operation 239 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%empty_22 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %INPUT_STREAM_data_V, i4* %INPUT_STREAM_keep_V, i4* %INPUT_STREAM_strb_V, i4* %INPUT_STREAM_user_V, i1* %INPUT_STREAM_last_V, i5* %INPUT_STREAM_id_V, i5* %INPUT_STREAM_dest_V)"   --->   Operation 240 'read' 'empty_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%INPUT_STREAM_data_V_1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_22, 0"   --->   Operation 241 'extractvalue' 'INPUT_STREAM_data_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%ret_1 = bitcast i32 %INPUT_STREAM_data_V_1 to float" [vhls/mmult.h:78->vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 242 'bitcast' 'ret_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i6 %j2_0_i_mid2 to i12" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 243 'zext' 'tmp_6_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (1.63ns)   --->   "%tmp_9 = add i12 %tmp_6_cast, %tmp_8_cast" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 244 'add' 'tmp_9' <Predicate = (!exitcond_flatten8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_9_cast = zext i12 %tmp_9 to i64" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 245 'zext' 'tmp_9_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_9_cast" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 246 'getelementptr' 'b_addr' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (3.25ns)   --->   "store float %ret_1, float* %b_addr, align 4" [vhls/mmult.h:147->vhls/mmult_accel.cpp:36]   --->   Operation 247 'store' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)" [vhls/mmult.h:148->vhls/mmult_accel.cpp:36]   --->   Operation 248 'specregionend' 'empty_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j2_0_i_mid2, 1" [vhls/mmult.h:143->vhls/mmult_accel.cpp:36]   --->   Operation 249 'add' 'j_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader6.i" [vhls/mmult.h:143->vhls/mmult_accel.cpp:36]   --->   Operation 250 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 251 [1/1] (1.76ns)   --->   "br label %.preheader.i.i"   --->   Operation 251 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 7.73>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i11 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 252 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i6 [ %p_v, %.preheader ], [ 0, %.preheader.i.i.preheader ]" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 253 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 254 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i6 [ %j_3, %.preheader ], [ 0, %.preheader.i.i.preheader ]"   --->   Operation 254 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_1 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_0_i_i, i5 0)" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 255 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_6 = or i11 %tmp_1, 1" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 256 'or' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_6)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 257 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_8 = or i11 %tmp_1, 2" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 258 'or' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_8)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 259 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_15 = or i11 %tmp_1, 3" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 260 'or' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_16 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_15)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 261 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_17 = or i11 %tmp_1, 4" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 262 'or' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_18 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_17)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 263 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_19 = or i11 %tmp_1, 5" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 264 'or' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_20 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_19)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 265 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_21 = or i11 %tmp_1, 6" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 266 'or' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_22 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_21)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 267 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_23 = or i11 %tmp_1, 7" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 268 'or' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_24 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_23)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 269 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_25 = or i11 %tmp_1, 8" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 270 'or' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_25)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 271 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_27 = or i11 %tmp_1, 9" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 272 'or' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_27)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 273 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_29 = or i11 %tmp_1, 10" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 274 'or' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_29)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 275 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_31 = or i11 %tmp_1, 11" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 276 'or' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_31)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 277 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_33 = or i11 %tmp_1, 12" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 278 'or' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_33)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 279 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_35 = or i11 %tmp_1, 13" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 280 'or' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_35)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 281 'bitconcatenate' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_37 = or i11 %tmp_1, 14" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 282 'or' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_37)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 283 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_39 = or i11 %tmp_1, 15" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 284 'or' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_39)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 285 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_41 = or i11 %tmp_1, 16" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 286 'or' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_41)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 287 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_43 = or i11 %tmp_1, 17" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 288 'or' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_43)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 289 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_45 = or i11 %tmp_1, 18" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 290 'or' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_45)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 291 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 292 [1/1] (0.00ns)   --->   "%tmp_47 = or i11 %tmp_1, 19" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 292 'or' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_47)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 293 'bitconcatenate' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 294 [1/1] (0.00ns)   --->   "%tmp_49 = or i11 %tmp_1, 20" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 294 'or' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_50 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_49)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 295 'bitconcatenate' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_51 = or i11 %tmp_1, 21" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 296 'or' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_52 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_51)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 297 'bitconcatenate' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_53 = or i11 %tmp_1, 22" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 298 'or' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_54 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_53)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 299 'bitconcatenate' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_55 = or i11 %tmp_1, 23" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 300 'or' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_56 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_55)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 301 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_57 = or i11 %tmp_1, 24" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 302 'or' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_58 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_57)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 303 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_59 = or i11 %tmp_1, 25" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 304 'or' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_60 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_59)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 305 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_61 = or i11 %tmp_1, 26" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 306 'or' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_62 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_61)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 307 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_63 = or i11 %tmp_1, 27" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 308 'or' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_64 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_63)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 309 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_65 = or i11 %tmp_1, 28" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 310 'or' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_66 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_65)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 311 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_67 = or i11 %tmp_1, 29" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 312 'or' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_68 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_67)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 313 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_69 = or i11 %tmp_1, 30" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 314 'or' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_70 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_69)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 315 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_71 = or i11 %tmp_1, 31" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 316 'or' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_72 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_71)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 317 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (1.88ns)   --->   "%exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -1024"   --->   Operation 318 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 319 [1/1] (1.63ns)   --->   "%indvar_flatten_next1 = add i11 %indvar_flatten1, 1"   --->   Operation 319 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.i.preheader, label %.preheader"   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i_0_i_i, 1" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 321 'add' 'i_2' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 322 [1/1] (1.42ns)   --->   "%exitcond1_i_i = icmp eq i6 %j_0_i_i, -32" [vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 322 'icmp' 'exitcond1_i_i' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (1.18ns)   --->   "%j_0_i_i_mid2 = select i1 %exitcond1_i_i, i6 0, i6 %j_0_i_i" [vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 323 'select' 'j_0_i_i_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_73 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i_2, i5 0)" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 324 'bitconcatenate' 'tmp_73' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node a_load_1_mid2)   --->   "%tmp_74 = or i11 %tmp_73, 1" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 325 'or' 'tmp_74' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node a_load_1_mid2)   --->   "%tmp_75 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_74)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 326 'bitconcatenate' 'tmp_75' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node a_load_2_mid2)   --->   "%tmp_76 = or i11 %tmp_73, 2" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 327 'or' 'tmp_76' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node a_load_2_mid2)   --->   "%tmp_77 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_76)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 328 'bitconcatenate' 'tmp_77' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node a_load_3_mid2)   --->   "%tmp_78 = or i11 %tmp_73, 3" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 329 'or' 'tmp_78' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node a_load_3_mid2)   --->   "%tmp_79 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_78)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 330 'bitconcatenate' 'tmp_79' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node a_load_4_mid2)   --->   "%tmp_80 = or i11 %tmp_73, 4" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 331 'or' 'tmp_80' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node a_load_4_mid2)   --->   "%tmp_81 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_80)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 332 'bitconcatenate' 'tmp_81' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node a_load_5_mid2)   --->   "%tmp_82 = or i11 %tmp_73, 5" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 333 'or' 'tmp_82' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node a_load_5_mid2)   --->   "%tmp_83 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_82)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 334 'bitconcatenate' 'tmp_83' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node a_load_6_mid2)   --->   "%tmp_84 = or i11 %tmp_73, 6" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 335 'or' 'tmp_84' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node a_load_6_mid2)   --->   "%tmp_85 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_84)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 336 'bitconcatenate' 'tmp_85' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node a_load_7_mid2)   --->   "%tmp_86 = or i11 %tmp_73, 7" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 337 'or' 'tmp_86' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node a_load_7_mid2)   --->   "%tmp_87 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_86)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 338 'bitconcatenate' 'tmp_87' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node a_load_8_mid2)   --->   "%tmp_88 = or i11 %tmp_73, 8" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 339 'or' 'tmp_88' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node a_load_8_mid2)   --->   "%tmp_89 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_88)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 340 'bitconcatenate' 'tmp_89' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node a_load_9_mid2)   --->   "%tmp_90 = or i11 %tmp_73, 9" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 341 'or' 'tmp_90' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node a_load_9_mid2)   --->   "%tmp_91 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_90)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 342 'bitconcatenate' 'tmp_91' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node a_load_10_mid2)   --->   "%tmp_92 = or i11 %tmp_73, 10" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 343 'or' 'tmp_92' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node a_load_10_mid2)   --->   "%tmp_93 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_92)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 344 'bitconcatenate' 'tmp_93' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node a_load_11_mid2)   --->   "%tmp_94 = or i11 %tmp_73, 11" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 345 'or' 'tmp_94' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node a_load_11_mid2)   --->   "%tmp_95 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_94)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 346 'bitconcatenate' 'tmp_95' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node a_load_12_mid2)   --->   "%tmp_96 = or i11 %tmp_73, 12" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 347 'or' 'tmp_96' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node a_load_12_mid2)   --->   "%tmp_97 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_96)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 348 'bitconcatenate' 'tmp_97' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node a_load_13_mid2)   --->   "%tmp_98 = or i11 %tmp_73, 13" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 349 'or' 'tmp_98' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node a_load_13_mid2)   --->   "%tmp_99 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_98)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 350 'bitconcatenate' 'tmp_99' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node a_load_14_mid2)   --->   "%tmp_100 = or i11 %tmp_73, 14" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 351 'or' 'tmp_100' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node a_load_14_mid2)   --->   "%tmp_101 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_100)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 352 'bitconcatenate' 'tmp_101' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node a_load_15_mid2)   --->   "%tmp_102 = or i11 %tmp_73, 15" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 353 'or' 'tmp_102' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node a_load_15_mid2)   --->   "%tmp_103 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_102)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 354 'bitconcatenate' 'tmp_103' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node a_load_16_mid2)   --->   "%tmp_104 = or i11 %tmp_73, 16" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 355 'or' 'tmp_104' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node a_load_16_mid2)   --->   "%tmp_105 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_104)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 356 'bitconcatenate' 'tmp_105' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node a_load_17_mid2)   --->   "%tmp_106 = or i11 %tmp_73, 17" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 357 'or' 'tmp_106' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node a_load_17_mid2)   --->   "%tmp_107 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_106)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 358 'bitconcatenate' 'tmp_107' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node a_load_18_mid2)   --->   "%tmp_108 = or i11 %tmp_73, 18" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 359 'or' 'tmp_108' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node a_load_18_mid2)   --->   "%tmp_109 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_108)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 360 'bitconcatenate' 'tmp_109' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node a_load_19_mid2)   --->   "%tmp_110 = or i11 %tmp_73, 19" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 361 'or' 'tmp_110' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node a_load_19_mid2)   --->   "%tmp_111 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_110)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 362 'bitconcatenate' 'tmp_111' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node a_load_20_mid2)   --->   "%tmp_112 = or i11 %tmp_73, 20" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 363 'or' 'tmp_112' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node a_load_20_mid2)   --->   "%tmp_113 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_112)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 364 'bitconcatenate' 'tmp_113' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node a_load_21_mid2)   --->   "%tmp_114 = or i11 %tmp_73, 21" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 365 'or' 'tmp_114' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node a_load_21_mid2)   --->   "%tmp_115 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_114)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 366 'bitconcatenate' 'tmp_115' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node a_load_22_mid2)   --->   "%tmp_116 = or i11 %tmp_73, 22" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 367 'or' 'tmp_116' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node a_load_22_mid2)   --->   "%tmp_117 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_116)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 368 'bitconcatenate' 'tmp_117' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node a_load_23_mid2)   --->   "%tmp_118 = or i11 %tmp_73, 23" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 369 'or' 'tmp_118' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node a_load_23_mid2)   --->   "%tmp_119 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_118)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 370 'bitconcatenate' 'tmp_119' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node a_load_24_mid2)   --->   "%tmp_120 = or i11 %tmp_73, 24" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 371 'or' 'tmp_120' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node a_load_24_mid2)   --->   "%tmp_121 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_120)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 372 'bitconcatenate' 'tmp_121' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node a_load_25_mid2)   --->   "%tmp_122 = or i11 %tmp_73, 25" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 373 'or' 'tmp_122' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node a_load_25_mid2)   --->   "%tmp_123 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_122)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 374 'bitconcatenate' 'tmp_123' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node a_load_26_mid2)   --->   "%tmp_124 = or i11 %tmp_73, 26" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 375 'or' 'tmp_124' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node a_load_26_mid2)   --->   "%tmp_125 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_124)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 376 'bitconcatenate' 'tmp_125' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node a_load_27_mid2)   --->   "%tmp_126 = or i11 %tmp_73, 27" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 377 'or' 'tmp_126' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node a_load_27_mid2)   --->   "%tmp_127 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_126)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 378 'bitconcatenate' 'tmp_127' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node a_load_28_mid2)   --->   "%tmp_128 = or i11 %tmp_73, 28" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 379 'or' 'tmp_128' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node a_load_28_mid2)   --->   "%tmp_129 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_128)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 380 'bitconcatenate' 'tmp_129' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node a_load_29_mid2)   --->   "%tmp_130 = or i11 %tmp_73, 29" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 381 'or' 'tmp_130' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node a_load_29_mid2)   --->   "%tmp_131 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_130)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 382 'bitconcatenate' 'tmp_131' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node a_load_30_mid2)   --->   "%tmp_132 = or i11 %tmp_73, 30" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 383 'or' 'tmp_132' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node a_load_30_mid2)   --->   "%tmp_133 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_132)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 384 'bitconcatenate' 'tmp_133' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node a_load_31_mid2)   --->   "%tmp_134 = or i11 %tmp_73, 31" [vhls/mmult.h:49->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 385 'or' 'tmp_134' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node a_load_31_mid2)   --->   "%tmp_135 = call i64 @_ssdm_op_BitConcatenate.i64.i53.i11(i53 0, i11 %tmp_134)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 386 'bitconcatenate' 'tmp_135' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 387 [1/1] (1.18ns)   --->   "%p_v = select i1 %exitcond1_i_i, i6 %i_2, i6 %i_0_i_i" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 387 'select' 'p_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.69ns)   --->   "%a_load_mid2_v = select i1 %exitcond1_i_i, i11 %tmp_73, i11 %tmp_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 388 'select' 'a_load_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%a_load_mid2 = zext i11 %a_load_mid2_v to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 389 'zext' 'a_load_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 390 'getelementptr' 'a_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 391 [2/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 391 'load' 'a_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 392 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_1_mid2 = select i1 %exitcond1_i_i, i64 %tmp_75, i64 %tmp_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 392 'select' 'a_load_1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_1_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 393 'getelementptr' 'a_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 394 [2/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 394 'load' 'a_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 395 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_2_mid2 = select i1 %exitcond1_i_i, i64 %tmp_77, i64 %tmp_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 395 'select' 'a_load_2_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_3_mid2 = select i1 %exitcond1_i_i, i64 %tmp_79, i64 %tmp_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 396 'select' 'a_load_3_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_4_mid2 = select i1 %exitcond1_i_i, i64 %tmp_81, i64 %tmp_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 397 'select' 'a_load_4_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 398 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_5_mid2 = select i1 %exitcond1_i_i, i64 %tmp_83, i64 %tmp_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 398 'select' 'a_load_5_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 399 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_6_mid2 = select i1 %exitcond1_i_i, i64 %tmp_85, i64 %tmp_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 399 'select' 'a_load_6_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_7_mid2 = select i1 %exitcond1_i_i, i64 %tmp_87, i64 %tmp_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 400 'select' 'a_load_7_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 401 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_8_mid2 = select i1 %exitcond1_i_i, i64 %tmp_89, i64 %tmp_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 401 'select' 'a_load_8_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 402 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_9_mid2 = select i1 %exitcond1_i_i, i64 %tmp_91, i64 %tmp_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 402 'select' 'a_load_9_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_10_mid2 = select i1 %exitcond1_i_i, i64 %tmp_93, i64 %tmp_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 403 'select' 'a_load_10_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 404 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_11_mid2 = select i1 %exitcond1_i_i, i64 %tmp_95, i64 %tmp_32" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 404 'select' 'a_load_11_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 405 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_12_mid2 = select i1 %exitcond1_i_i, i64 %tmp_97, i64 %tmp_34" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 405 'select' 'a_load_12_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_13_mid2 = select i1 %exitcond1_i_i, i64 %tmp_99, i64 %tmp_36" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 406 'select' 'a_load_13_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 407 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_14_mid2 = select i1 %exitcond1_i_i, i64 %tmp_101, i64 %tmp_38" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 407 'select' 'a_load_14_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 408 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_15_mid2 = select i1 %exitcond1_i_i, i64 %tmp_103, i64 %tmp_40" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 408 'select' 'a_load_15_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_16_mid2 = select i1 %exitcond1_i_i, i64 %tmp_105, i64 %tmp_42" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 409 'select' 'a_load_16_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 410 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_17_mid2 = select i1 %exitcond1_i_i, i64 %tmp_107, i64 %tmp_44" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 410 'select' 'a_load_17_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 411 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_18_mid2 = select i1 %exitcond1_i_i, i64 %tmp_109, i64 %tmp_46" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 411 'select' 'a_load_18_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_19_mid2 = select i1 %exitcond1_i_i, i64 %tmp_111, i64 %tmp_48" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 412 'select' 'a_load_19_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 413 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_20_mid2 = select i1 %exitcond1_i_i, i64 %tmp_113, i64 %tmp_50" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 413 'select' 'a_load_20_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 414 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_21_mid2 = select i1 %exitcond1_i_i, i64 %tmp_115, i64 %tmp_52" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 414 'select' 'a_load_21_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_22_mid2 = select i1 %exitcond1_i_i, i64 %tmp_117, i64 %tmp_54" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 415 'select' 'a_load_22_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 416 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_23_mid2 = select i1 %exitcond1_i_i, i64 %tmp_119, i64 %tmp_56" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 416 'select' 'a_load_23_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 417 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_24_mid2 = select i1 %exitcond1_i_i, i64 %tmp_121, i64 %tmp_58" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 417 'select' 'a_load_24_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_25_mid2 = select i1 %exitcond1_i_i, i64 %tmp_123, i64 %tmp_60" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 418 'select' 'a_load_25_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 419 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_26_mid2 = select i1 %exitcond1_i_i, i64 %tmp_125, i64 %tmp_62" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 419 'select' 'a_load_26_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 420 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_27_mid2 = select i1 %exitcond1_i_i, i64 %tmp_127, i64 %tmp_64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 420 'select' 'a_load_27_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_28_mid2 = select i1 %exitcond1_i_i, i64 %tmp_129, i64 %tmp_66" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 421 'select' 'a_load_28_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 422 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_29_mid2 = select i1 %exitcond1_i_i, i64 %tmp_131, i64 %tmp_68" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 422 'select' 'a_load_29_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 423 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_30_mid2 = select i1 %exitcond1_i_i, i64 %tmp_133, i64 %tmp_70" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 423 'select' 'a_load_30_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (1.48ns) (out node of the LUT)   --->   "%a_load_31_mid2 = select i1 %exitcond1_i_i, i64 %tmp_135, i64 %tmp_72" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 424 'select' 'a_load_31_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_10 = zext i6 %j_0_i_i_mid2 to i64" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 425 'zext' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_10_cast = zext i6 %j_0_i_i_mid2 to i7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 426 'zext' 'tmp_10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 427 'getelementptr' 'b_addr_1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 428 [1/1] (1.87ns)   --->   "%tmp_137 = add i7 %tmp_10_cast, 32" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 428 'add' 'tmp_137' <Predicate = (!exitcond_flatten1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_143_cast = zext i7 %tmp_137 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 429 'zext' 'tmp_143_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_143_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 430 'getelementptr' 'b_addr_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_6 : Operation 431 [2/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 431 'load' 'b_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 432 [2/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 432 'load' 'b_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 5.16>
ST_7 : Operation 433 [1/2] (3.25ns)   --->   "%a_load = load float* %a_addr_1, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 433 'load' 'a_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 434 [1/2] (3.25ns)   --->   "%a_load_1 = load float* %a_addr_2, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 434 'load' 'a_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 435 [1/1] (0.00ns)   --->   "%a_addr_3 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_2_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 435 'getelementptr' 'a_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 436 [2/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 436 'load' 'a_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%a_addr_4 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_3_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 437 'getelementptr' 'a_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 438 [2/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 438 'load' 'a_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_10_cast130_cast1 = zext i6 %j_0_i_i_mid2 to i8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 439 'zext' 'tmp_10_cast130_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_138 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 1, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 440 'bitconcatenate' 'tmp_138' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 441 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_138" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 441 'getelementptr' 'b_addr_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 442 [1/1] (1.91ns)   --->   "%tmp_139 = add i8 %tmp_10_cast130_cast1, 96" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 442 'add' 'tmp_139' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.00ns)   --->   "%tmp_145_cast = zext i8 %tmp_139 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 443 'zext' 'tmp_145_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 444 [1/1] (0.00ns)   --->   "%b_addr_4 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_145_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 444 'getelementptr' 'b_addr_4' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_7 : Operation 445 [1/2] (3.25ns)   --->   "%b_load = load float* %b_addr_1, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 445 'load' 'b_load' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 446 [1/2] (3.25ns)   --->   "%b_load_1 = load float* %b_addr_2, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 446 'load' 'b_load_1' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 447 [2/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 447 'load' 'b_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 448 [2/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 448 'load' 'b_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 449 [1/2] (3.25ns)   --->   "%a_load_2 = load float* %a_addr_3, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 449 'load' 'a_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 450 [1/2] (3.25ns)   --->   "%a_load_3 = load float* %a_addr_4, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 450 'load' 'a_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%a_addr_5 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_4_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 451 'getelementptr' 'a_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 452 [2/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 452 'load' 'a_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 453 [1/1] (0.00ns)   --->   "%a_addr_6 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_5_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 453 'getelementptr' 'a_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 454 [2/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 454 'load' 'a_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_140 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 2, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 455 'bitconcatenate' 'tmp_140' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%b_addr_5 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_140" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 456 'getelementptr' 'b_addr_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (1.91ns)   --->   "%tmp_141 = add i8 %tmp_10_cast130_cast1, -96" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 457 'add' 'tmp_141' <Predicate = (!exitcond_flatten1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_147_cast = zext i8 %tmp_141 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 458 'zext' 'tmp_147_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%b_addr_6 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_147_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 459 'getelementptr' 'b_addr_6' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_8 : Operation 460 [4/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_load, %b_load" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 460 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [4/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %a_load_1, %b_load_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 461 'fmul' 'tmp_16_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [1/2] (3.25ns)   --->   "%b_load_2 = load float* %b_addr_3, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 462 'load' 'b_load_2' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 463 [1/2] (3.25ns)   --->   "%b_load_3 = load float* %b_addr_4, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 463 'load' 'b_load_3' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 464 [2/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 464 'load' 'b_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_8 : Operation 465 [2/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 465 'load' 'b_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 466 [1/2] (3.25ns)   --->   "%a_load_4 = load float* %a_addr_5, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 466 'load' 'a_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 467 [1/2] (3.25ns)   --->   "%a_load_5 = load float* %a_addr_6, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 467 'load' 'a_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%a_addr_7 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_6_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 468 'getelementptr' 'a_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 469 [2/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 469 'load' 'a_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%a_addr_8 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_7_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 470 'getelementptr' 'a_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 471 [2/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 471 'load' 'a_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_10_cast130_cast = zext i6 %j_0_i_i_mid2 to i9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 472 'zext' 'tmp_10_cast130_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_142 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 3, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 473 'bitconcatenate' 'tmp_142' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%b_addr_7 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_142" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 474 'getelementptr' 'b_addr_7' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 475 [1/1] (1.82ns)   --->   "%tmp_143 = add i9 %tmp_10_cast130_cast, 224" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 475 'add' 'tmp_143' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_149_cast = zext i9 %tmp_143 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 476 'zext' 'tmp_149_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%b_addr_8 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_149_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 477 'getelementptr' 'b_addr_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_9 : Operation 478 [3/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_load, %b_load" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 478 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [3/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %a_load_1, %b_load_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 479 'fmul' 'tmp_16_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 480 [4/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %a_load_2, %b_load_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 480 'fmul' 'tmp_16_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [4/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %a_load_3, %b_load_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 481 'fmul' 'tmp_16_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 482 [1/2] (3.25ns)   --->   "%b_load_4 = load float* %b_addr_5, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 482 'load' 'b_load_4' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 483 [1/2] (3.25ns)   --->   "%b_load_5 = load float* %b_addr_6, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 483 'load' 'b_load_5' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 484 [2/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 484 'load' 'b_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 485 [2/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 485 'load' 'b_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 486 [1/2] (3.25ns)   --->   "%a_load_6 = load float* %a_addr_7, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 486 'load' 'a_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 487 [1/2] (3.25ns)   --->   "%a_load_7 = load float* %a_addr_8, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 487 'load' 'a_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 488 [1/1] (0.00ns)   --->   "%a_addr_9 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_8_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 488 'getelementptr' 'a_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 489 [2/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 489 'load' 'a_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 490 [1/1] (0.00ns)   --->   "%a_addr_10 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_9_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 490 'getelementptr' 'a_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 491 [2/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 491 'load' 'a_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_144 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 4, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 492 'bitconcatenate' 'tmp_144' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 493 [1/1] (0.00ns)   --->   "%b_addr_9 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_144" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 493 'getelementptr' 'b_addr_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 494 [1/1] (1.82ns)   --->   "%tmp_145 = add i9 %tmp_10_cast130_cast, -224" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 494 'add' 'tmp_145' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_151_cast = zext i9 %tmp_145 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 495 'zext' 'tmp_151_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%b_addr_10 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_151_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 496 'getelementptr' 'b_addr_10' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_10 : Operation 497 [2/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_load, %b_load" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 497 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 498 [2/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %a_load_1, %b_load_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 498 'fmul' 'tmp_16_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 499 [3/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %a_load_2, %b_load_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 499 'fmul' 'tmp_16_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 500 [3/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %a_load_3, %b_load_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 500 'fmul' 'tmp_16_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 501 [4/4] (5.70ns)   --->   "%tmp_16_4 = fmul float %a_load_4, %b_load_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 501 'fmul' 'tmp_16_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 502 [4/4] (5.70ns)   --->   "%tmp_16_5 = fmul float %a_load_5, %b_load_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 502 'fmul' 'tmp_16_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [1/2] (3.25ns)   --->   "%b_load_6 = load float* %b_addr_7, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 503 'load' 'b_load_6' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 504 [1/2] (3.25ns)   --->   "%b_load_7 = load float* %b_addr_8, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 504 'load' 'b_load_7' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 505 [2/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 505 'load' 'b_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 506 [2/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 506 'load' 'b_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 507 [1/2] (3.25ns)   --->   "%a_load_8 = load float* %a_addr_9, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 507 'load' 'a_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 508 [1/2] (3.25ns)   --->   "%a_load_9 = load float* %a_addr_10, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 508 'load' 'a_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 509 [1/1] (0.00ns)   --->   "%a_addr_11 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_10_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 509 'getelementptr' 'a_addr_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 510 [2/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 510 'load' 'a_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%a_addr_12 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_11_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 511 'getelementptr' 'a_addr_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 512 [2/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 512 'load' 'a_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_146 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 5, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 513 'bitconcatenate' 'tmp_146' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.00ns)   --->   "%b_addr_11 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_146" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 514 'getelementptr' 'b_addr_11' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 515 [1/1] (1.82ns)   --->   "%tmp_147 = add i9 %tmp_10_cast130_cast, -160" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 515 'add' 'tmp_147' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_153_cast = zext i9 %tmp_147 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 516 'zext' 'tmp_153_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%b_addr_12 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_153_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 517 'getelementptr' 'b_addr_12' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_11 : Operation 518 [1/4] (5.70ns)   --->   "%tmp_11 = fmul float %a_load, %b_load" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 518 'fmul' 'tmp_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 519 [1/4] (5.70ns)   --->   "%tmp_16_1 = fmul float %a_load_1, %b_load_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 519 'fmul' 'tmp_16_1' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 520 [2/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %a_load_2, %b_load_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 520 'fmul' 'tmp_16_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 521 [2/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %a_load_3, %b_load_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 521 'fmul' 'tmp_16_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 522 [3/4] (5.70ns)   --->   "%tmp_16_4 = fmul float %a_load_4, %b_load_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 522 'fmul' 'tmp_16_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 523 [3/4] (5.70ns)   --->   "%tmp_16_5 = fmul float %a_load_5, %b_load_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 523 'fmul' 'tmp_16_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 524 [4/4] (5.70ns)   --->   "%tmp_16_6 = fmul float %a_load_6, %b_load_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 524 'fmul' 'tmp_16_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 525 [4/4] (5.70ns)   --->   "%tmp_16_7 = fmul float %a_load_7, %b_load_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 525 'fmul' 'tmp_16_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 526 [1/2] (3.25ns)   --->   "%b_load_8 = load float* %b_addr_9, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 526 'load' 'b_load_8' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 527 [1/2] (3.25ns)   --->   "%b_load_9 = load float* %b_addr_10, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 527 'load' 'b_load_9' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 528 [2/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 528 'load' 'b_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 529 [2/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 529 'load' 'b_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 530 [1/2] (3.25ns)   --->   "%a_load_10 = load float* %a_addr_11, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 530 'load' 'a_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 531 [1/2] (3.25ns)   --->   "%a_load_11 = load float* %a_addr_12, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 531 'load' 'a_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 532 [1/1] (0.00ns)   --->   "%a_addr_13 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_12_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 532 'getelementptr' 'a_addr_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 533 [2/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 533 'load' 'a_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 534 [1/1] (0.00ns)   --->   "%a_addr_14 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_13_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 534 'getelementptr' 'a_addr_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 535 [2/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 535 'load' 'a_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 536 [1/1] (0.00ns)   --->   "%tmp_148 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 6, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 536 'bitconcatenate' 'tmp_148' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 537 [1/1] (0.00ns)   --->   "%b_addr_13 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_148" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 537 'getelementptr' 'b_addr_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 538 [1/1] (0.00ns)   --->   "%tmp_155_cast1 = sext i8 %tmp_141 to i9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 538 'sext' 'tmp_155_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_155_cast = zext i9 %tmp_155_cast1 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 539 'zext' 'tmp_155_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 540 [1/1] (0.00ns)   --->   "%b_addr_14 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_155_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 540 'getelementptr' 'b_addr_14' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_12 : Operation 541 [5/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_11, 0.000000e+00" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 541 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 542 [1/4] (5.70ns)   --->   "%tmp_16_2 = fmul float %a_load_2, %b_load_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 542 'fmul' 'tmp_16_2' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 543 [1/4] (5.70ns)   --->   "%tmp_16_3 = fmul float %a_load_3, %b_load_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 543 'fmul' 'tmp_16_3' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 544 [2/4] (5.70ns)   --->   "%tmp_16_4 = fmul float %a_load_4, %b_load_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 544 'fmul' 'tmp_16_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 545 [2/4] (5.70ns)   --->   "%tmp_16_5 = fmul float %a_load_5, %b_load_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 545 'fmul' 'tmp_16_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 546 [3/4] (5.70ns)   --->   "%tmp_16_6 = fmul float %a_load_6, %b_load_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 546 'fmul' 'tmp_16_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 547 [3/4] (5.70ns)   --->   "%tmp_16_7 = fmul float %a_load_7, %b_load_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 547 'fmul' 'tmp_16_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 548 [4/4] (5.70ns)   --->   "%tmp_16_8 = fmul float %a_load_8, %b_load_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 548 'fmul' 'tmp_16_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 549 [4/4] (5.70ns)   --->   "%tmp_16_9 = fmul float %a_load_9, %b_load_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 549 'fmul' 'tmp_16_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 550 [1/2] (3.25ns)   --->   "%b_load_10 = load float* %b_addr_11, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 550 'load' 'b_load_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 551 [1/2] (3.25ns)   --->   "%b_load_11 = load float* %b_addr_12, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 551 'load' 'b_load_11' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 552 [2/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 552 'load' 'b_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 553 [2/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 553 'load' 'b_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 554 [1/2] (3.25ns)   --->   "%a_load_12 = load float* %a_addr_13, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 554 'load' 'a_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 555 [1/2] (3.25ns)   --->   "%a_load_13 = load float* %a_addr_14, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 555 'load' 'a_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 556 [1/1] (0.00ns)   --->   "%a_addr_15 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_14_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 556 'getelementptr' 'a_addr_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 557 [2/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 557 'load' 'a_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 558 [1/1] (0.00ns)   --->   "%a_addr_16 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_15_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 558 'getelementptr' 'a_addr_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 559 [2/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 559 'load' 'a_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 560 [1/1] (0.00ns)   --->   "%tmp_10_cast3 = zext i6 %j_0_i_i_mid2 to i10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 560 'zext' 'tmp_10_cast3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 561 [1/1] (0.00ns)   --->   "%tmp_149 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 7, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 561 'bitconcatenate' 'tmp_149' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 562 [1/1] (0.00ns)   --->   "%b_addr_15 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_149" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 562 'getelementptr' 'b_addr_15' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 563 [1/1] (1.73ns)   --->   "%tmp_150 = add i10 %tmp_10_cast3, 480" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 563 'add' 'tmp_150' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 564 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i10 %tmp_150 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 564 'zext' 'tmp_157_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 565 [1/1] (0.00ns)   --->   "%b_addr_16 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_157_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 565 'getelementptr' 'b_addr_16' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_13 : Operation 566 [4/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_11, 0.000000e+00" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 566 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 567 [1/4] (5.70ns)   --->   "%tmp_16_4 = fmul float %a_load_4, %b_load_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 567 'fmul' 'tmp_16_4' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 568 [1/4] (5.70ns)   --->   "%tmp_16_5 = fmul float %a_load_5, %b_load_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 568 'fmul' 'tmp_16_5' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 569 [2/4] (5.70ns)   --->   "%tmp_16_6 = fmul float %a_load_6, %b_load_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 569 'fmul' 'tmp_16_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 570 [2/4] (5.70ns)   --->   "%tmp_16_7 = fmul float %a_load_7, %b_load_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 570 'fmul' 'tmp_16_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 571 [3/4] (5.70ns)   --->   "%tmp_16_8 = fmul float %a_load_8, %b_load_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 571 'fmul' 'tmp_16_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 572 [3/4] (5.70ns)   --->   "%tmp_16_9 = fmul float %a_load_9, %b_load_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 572 'fmul' 'tmp_16_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 573 [4/4] (5.70ns)   --->   "%tmp_16_s = fmul float %a_load_10, %b_load_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 573 'fmul' 'tmp_16_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 574 [4/4] (5.70ns)   --->   "%tmp_16_10 = fmul float %a_load_11, %b_load_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 574 'fmul' 'tmp_16_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 575 [1/2] (3.25ns)   --->   "%b_load_12 = load float* %b_addr_13, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 575 'load' 'b_load_12' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 576 [1/2] (3.25ns)   --->   "%b_load_13 = load float* %b_addr_14, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 576 'load' 'b_load_13' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 577 [2/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 577 'load' 'b_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_13 : Operation 578 [2/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 578 'load' 'b_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 579 [1/2] (3.25ns)   --->   "%a_load_14 = load float* %a_addr_15, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 579 'load' 'a_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 580 [1/2] (3.25ns)   --->   "%a_load_15 = load float* %a_addr_16, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 580 'load' 'a_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 581 [1/1] (0.00ns)   --->   "%a_addr_17 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_16_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 581 'getelementptr' 'a_addr_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 582 [2/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 582 'load' 'a_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 583 [1/1] (0.00ns)   --->   "%a_addr_18 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_17_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 583 'getelementptr' 'a_addr_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 584 [2/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 584 'load' 'a_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_151 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 8, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 585 'bitconcatenate' 'tmp_151' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 586 [1/1] (0.00ns)   --->   "%b_addr_17 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_151" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 586 'getelementptr' 'b_addr_17' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 587 [1/1] (1.73ns)   --->   "%tmp_152 = add i10 %tmp_10_cast3, -480" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 587 'add' 'tmp_152' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i10 %tmp_152 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 588 'zext' 'tmp_159_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 589 [1/1] (0.00ns)   --->   "%b_addr_18 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_159_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 589 'getelementptr' 'b_addr_18' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_14 : Operation 590 [3/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_11, 0.000000e+00" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 590 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 591 [1/4] (5.70ns)   --->   "%tmp_16_6 = fmul float %a_load_6, %b_load_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 591 'fmul' 'tmp_16_6' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 592 [1/4] (5.70ns)   --->   "%tmp_16_7 = fmul float %a_load_7, %b_load_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 592 'fmul' 'tmp_16_7' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 593 [2/4] (5.70ns)   --->   "%tmp_16_8 = fmul float %a_load_8, %b_load_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 593 'fmul' 'tmp_16_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 594 [2/4] (5.70ns)   --->   "%tmp_16_9 = fmul float %a_load_9, %b_load_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 594 'fmul' 'tmp_16_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 595 [3/4] (5.70ns)   --->   "%tmp_16_s = fmul float %a_load_10, %b_load_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 595 'fmul' 'tmp_16_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 596 [3/4] (5.70ns)   --->   "%tmp_16_10 = fmul float %a_load_11, %b_load_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 596 'fmul' 'tmp_16_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 597 [4/4] (5.70ns)   --->   "%tmp_16_11 = fmul float %a_load_12, %b_load_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 597 'fmul' 'tmp_16_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 598 [4/4] (5.70ns)   --->   "%tmp_16_12 = fmul float %a_load_13, %b_load_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 598 'fmul' 'tmp_16_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 599 [1/2] (3.25ns)   --->   "%b_load_14 = load float* %b_addr_15, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 599 'load' 'b_load_14' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 600 [1/2] (3.25ns)   --->   "%b_load_15 = load float* %b_addr_16, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 600 'load' 'b_load_15' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 601 [2/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 601 'load' 'b_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_14 : Operation 602 [2/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 602 'load' 'b_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 603 [1/2] (3.25ns)   --->   "%a_load_16 = load float* %a_addr_17, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 603 'load' 'a_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 604 [1/2] (3.25ns)   --->   "%a_load_17 = load float* %a_addr_18, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 604 'load' 'a_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 605 [1/1] (0.00ns)   --->   "%a_addr_19 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_18_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 605 'getelementptr' 'a_addr_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 606 [2/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 606 'load' 'a_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 607 [1/1] (0.00ns)   --->   "%a_addr_20 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_19_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 607 'getelementptr' 'a_addr_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 608 [2/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 608 'load' 'a_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_153 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 9, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 609 'bitconcatenate' 'tmp_153' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 610 [1/1] (0.00ns)   --->   "%b_addr_19 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_153" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 610 'getelementptr' 'b_addr_19' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 611 [1/1] (1.73ns)   --->   "%tmp_154 = add i10 %tmp_10_cast3, -416" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 611 'add' 'tmp_154' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_161_cast = zext i10 %tmp_154 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 612 'zext' 'tmp_161_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 613 [1/1] (0.00ns)   --->   "%b_addr_20 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_161_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 613 'getelementptr' 'b_addr_20' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_15 : Operation 614 [2/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_11, 0.000000e+00" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 614 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 615 [1/4] (5.70ns)   --->   "%tmp_16_8 = fmul float %a_load_8, %b_load_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 615 'fmul' 'tmp_16_8' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 616 [1/4] (5.70ns)   --->   "%tmp_16_9 = fmul float %a_load_9, %b_load_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 616 'fmul' 'tmp_16_9' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 617 [2/4] (5.70ns)   --->   "%tmp_16_s = fmul float %a_load_10, %b_load_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 617 'fmul' 'tmp_16_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 618 [2/4] (5.70ns)   --->   "%tmp_16_10 = fmul float %a_load_11, %b_load_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 618 'fmul' 'tmp_16_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 619 [3/4] (5.70ns)   --->   "%tmp_16_11 = fmul float %a_load_12, %b_load_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 619 'fmul' 'tmp_16_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 620 [3/4] (5.70ns)   --->   "%tmp_16_12 = fmul float %a_load_13, %b_load_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 620 'fmul' 'tmp_16_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 621 [4/4] (5.70ns)   --->   "%tmp_16_13 = fmul float %a_load_14, %b_load_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 621 'fmul' 'tmp_16_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 622 [4/4] (5.70ns)   --->   "%tmp_16_14 = fmul float %a_load_15, %b_load_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 622 'fmul' 'tmp_16_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 623 [1/2] (3.25ns)   --->   "%b_load_16 = load float* %b_addr_17, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 623 'load' 'b_load_16' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 624 [1/2] (3.25ns)   --->   "%b_load_17 = load float* %b_addr_18, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 624 'load' 'b_load_17' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 625 [2/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 625 'load' 'b_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_15 : Operation 626 [2/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 626 'load' 'b_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 627 [1/2] (3.25ns)   --->   "%a_load_18 = load float* %a_addr_19, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 627 'load' 'a_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 628 [1/2] (3.25ns)   --->   "%a_load_19 = load float* %a_addr_20, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 628 'load' 'a_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 629 [1/1] (0.00ns)   --->   "%a_addr_21 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_20_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 629 'getelementptr' 'a_addr_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 630 [2/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 630 'load' 'a_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 631 [1/1] (0.00ns)   --->   "%a_addr_22 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_21_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 631 'getelementptr' 'a_addr_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 632 [2/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 632 'load' 'a_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_155 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 10, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 633 'bitconcatenate' 'tmp_155' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 634 [1/1] (0.00ns)   --->   "%b_addr_21 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_155" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 634 'getelementptr' 'b_addr_21' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 635 [1/1] (1.73ns)   --->   "%tmp_156 = add i10 %tmp_10_cast3, -352" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 635 'add' 'tmp_156' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 636 [1/1] (0.00ns)   --->   "%tmp_163_cast = zext i10 %tmp_156 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 636 'zext' 'tmp_163_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 637 [1/1] (0.00ns)   --->   "%b_addr_22 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_163_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 637 'getelementptr' 'b_addr_22' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_16 : Operation 638 [1/5] (7.25ns)   --->   "%tmp_12 = fadd float %tmp_11, 0.000000e+00" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 638 'fadd' 'tmp_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 639 [1/4] (5.70ns)   --->   "%tmp_16_s = fmul float %a_load_10, %b_load_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 639 'fmul' 'tmp_16_s' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 640 [1/4] (5.70ns)   --->   "%tmp_16_10 = fmul float %a_load_11, %b_load_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 640 'fmul' 'tmp_16_10' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 641 [2/4] (5.70ns)   --->   "%tmp_16_11 = fmul float %a_load_12, %b_load_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 641 'fmul' 'tmp_16_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 642 [2/4] (5.70ns)   --->   "%tmp_16_12 = fmul float %a_load_13, %b_load_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 642 'fmul' 'tmp_16_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 643 [3/4] (5.70ns)   --->   "%tmp_16_13 = fmul float %a_load_14, %b_load_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 643 'fmul' 'tmp_16_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 644 [3/4] (5.70ns)   --->   "%tmp_16_14 = fmul float %a_load_15, %b_load_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 644 'fmul' 'tmp_16_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 645 [4/4] (5.70ns)   --->   "%tmp_16_15 = fmul float %a_load_16, %b_load_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 645 'fmul' 'tmp_16_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 646 [4/4] (5.70ns)   --->   "%tmp_16_16 = fmul float %a_load_17, %b_load_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 646 'fmul' 'tmp_16_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 647 [1/2] (3.25ns)   --->   "%b_load_18 = load float* %b_addr_19, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 647 'load' 'b_load_18' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 648 [1/2] (3.25ns)   --->   "%b_load_19 = load float* %b_addr_20, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 648 'load' 'b_load_19' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 649 [2/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 649 'load' 'b_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_16 : Operation 650 [2/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 650 'load' 'b_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 651 [1/2] (3.25ns)   --->   "%a_load_20 = load float* %a_addr_21, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 651 'load' 'a_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 652 [1/2] (3.25ns)   --->   "%a_load_21 = load float* %a_addr_22, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 652 'load' 'a_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 653 [1/1] (0.00ns)   --->   "%a_addr_23 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_22_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 653 'getelementptr' 'a_addr_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 654 [2/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 654 'load' 'a_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 655 [1/1] (0.00ns)   --->   "%a_addr_24 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_23_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 655 'getelementptr' 'a_addr_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 656 [2/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 656 'load' 'a_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_157 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 11, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 657 'bitconcatenate' 'tmp_157' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 658 [1/1] (0.00ns)   --->   "%b_addr_23 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_157" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 658 'getelementptr' 'b_addr_23' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 659 [1/1] (1.73ns)   --->   "%tmp_158 = add i10 %tmp_10_cast3, -288" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 659 'add' 'tmp_158' <Predicate = (!exitcond_flatten1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 660 [1/1] (0.00ns)   --->   "%tmp_165_cast = zext i10 %tmp_158 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 660 'zext' 'tmp_165_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 661 [1/1] (0.00ns)   --->   "%b_addr_24 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_165_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 661 'getelementptr' 'b_addr_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_17 : Operation 662 [5/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_12, %tmp_16_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 662 'fadd' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 663 [1/4] (5.70ns)   --->   "%tmp_16_11 = fmul float %a_load_12, %b_load_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 663 'fmul' 'tmp_16_11' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 664 [1/4] (5.70ns)   --->   "%tmp_16_12 = fmul float %a_load_13, %b_load_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 664 'fmul' 'tmp_16_12' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 665 [2/4] (5.70ns)   --->   "%tmp_16_13 = fmul float %a_load_14, %b_load_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 665 'fmul' 'tmp_16_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 666 [2/4] (5.70ns)   --->   "%tmp_16_14 = fmul float %a_load_15, %b_load_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 666 'fmul' 'tmp_16_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 667 [3/4] (5.70ns)   --->   "%tmp_16_15 = fmul float %a_load_16, %b_load_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 667 'fmul' 'tmp_16_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 668 [3/4] (5.70ns)   --->   "%tmp_16_16 = fmul float %a_load_17, %b_load_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 668 'fmul' 'tmp_16_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 669 [4/4] (5.70ns)   --->   "%tmp_16_17 = fmul float %a_load_18, %b_load_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 669 'fmul' 'tmp_16_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 670 [4/4] (5.70ns)   --->   "%tmp_16_18 = fmul float %a_load_19, %b_load_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 670 'fmul' 'tmp_16_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 671 [1/2] (3.25ns)   --->   "%b_load_20 = load float* %b_addr_21, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 671 'load' 'b_load_20' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 672 [1/2] (3.25ns)   --->   "%b_load_21 = load float* %b_addr_22, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 672 'load' 'b_load_21' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 673 [2/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 673 'load' 'b_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 674 [2/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 674 'load' 'b_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 675 [1/2] (3.25ns)   --->   "%a_load_22 = load float* %a_addr_23, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 675 'load' 'a_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 676 [1/2] (3.25ns)   --->   "%a_load_23 = load float* %a_addr_24, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 676 'load' 'a_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 677 [1/1] (0.00ns)   --->   "%a_addr_25 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_24_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 677 'getelementptr' 'a_addr_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 678 [2/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 678 'load' 'a_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 679 [1/1] (0.00ns)   --->   "%a_addr_26 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_25_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 679 'getelementptr' 'a_addr_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 680 [2/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 680 'load' 'a_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_159 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 12, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 681 'bitconcatenate' 'tmp_159' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 682 [1/1] (0.00ns)   --->   "%b_addr_25 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_159" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 682 'getelementptr' 'b_addr_25' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_167_cast1 = sext i9 %tmp_145 to i10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 683 'sext' 'tmp_167_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_167_cast = zext i10 %tmp_167_cast1 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 684 'zext' 'tmp_167_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 685 [1/1] (0.00ns)   --->   "%b_addr_26 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_167_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 685 'getelementptr' 'b_addr_26' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_18 : Operation 686 [4/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_12, %tmp_16_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 686 'fadd' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 687 [1/4] (5.70ns)   --->   "%tmp_16_13 = fmul float %a_load_14, %b_load_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 687 'fmul' 'tmp_16_13' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 688 [1/4] (5.70ns)   --->   "%tmp_16_14 = fmul float %a_load_15, %b_load_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 688 'fmul' 'tmp_16_14' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 689 [2/4] (5.70ns)   --->   "%tmp_16_15 = fmul float %a_load_16, %b_load_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 689 'fmul' 'tmp_16_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [2/4] (5.70ns)   --->   "%tmp_16_16 = fmul float %a_load_17, %b_load_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 690 'fmul' 'tmp_16_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 691 [3/4] (5.70ns)   --->   "%tmp_16_17 = fmul float %a_load_18, %b_load_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 691 'fmul' 'tmp_16_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 692 [3/4] (5.70ns)   --->   "%tmp_16_18 = fmul float %a_load_19, %b_load_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 692 'fmul' 'tmp_16_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 693 [4/4] (5.70ns)   --->   "%tmp_16_19 = fmul float %a_load_20, %b_load_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 693 'fmul' 'tmp_16_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [4/4] (5.70ns)   --->   "%tmp_16_20 = fmul float %a_load_21, %b_load_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 694 'fmul' 'tmp_16_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [1/2] (3.25ns)   --->   "%b_load_22 = load float* %b_addr_23, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 695 'load' 'b_load_22' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 696 [1/2] (3.25ns)   --->   "%b_load_23 = load float* %b_addr_24, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 696 'load' 'b_load_23' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 697 [2/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 697 'load' 'b_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 698 [2/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 698 'load' 'b_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 699 [1/2] (3.25ns)   --->   "%a_load_24 = load float* %a_addr_25, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 699 'load' 'a_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 700 [1/2] (3.25ns)   --->   "%a_load_25 = load float* %a_addr_26, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 700 'load' 'a_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 701 [1/1] (0.00ns)   --->   "%a_addr_27 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_26_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 701 'getelementptr' 'a_addr_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 702 [2/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 702 'load' 'a_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 703 [1/1] (0.00ns)   --->   "%a_addr_28 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_27_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 703 'getelementptr' 'a_addr_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 704 [2/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 704 'load' 'a_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_160 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 13, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 705 'bitconcatenate' 'tmp_160' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 706 [1/1] (0.00ns)   --->   "%b_addr_27 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_160" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 706 'getelementptr' 'b_addr_27' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_169_cast1 = sext i9 %tmp_147 to i10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 707 'sext' 'tmp_169_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i10 %tmp_169_cast1 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 708 'zext' 'tmp_169_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 709 [1/1] (0.00ns)   --->   "%b_addr_28 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_169_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 709 'getelementptr' 'b_addr_28' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_19 : Operation 710 [3/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_12, %tmp_16_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 710 'fadd' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [1/4] (5.70ns)   --->   "%tmp_16_15 = fmul float %a_load_16, %b_load_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 711 'fmul' 'tmp_16_15' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [1/4] (5.70ns)   --->   "%tmp_16_16 = fmul float %a_load_17, %b_load_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 712 'fmul' 'tmp_16_16' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [2/4] (5.70ns)   --->   "%tmp_16_17 = fmul float %a_load_18, %b_load_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 713 'fmul' 'tmp_16_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 714 [2/4] (5.70ns)   --->   "%tmp_16_18 = fmul float %a_load_19, %b_load_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 714 'fmul' 'tmp_16_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 715 [3/4] (5.70ns)   --->   "%tmp_16_19 = fmul float %a_load_20, %b_load_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 715 'fmul' 'tmp_16_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 716 [3/4] (5.70ns)   --->   "%tmp_16_20 = fmul float %a_load_21, %b_load_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 716 'fmul' 'tmp_16_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 717 [4/4] (5.70ns)   --->   "%tmp_16_21 = fmul float %a_load_22, %b_load_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 717 'fmul' 'tmp_16_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 718 [4/4] (5.70ns)   --->   "%tmp_16_22 = fmul float %a_load_23, %b_load_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 718 'fmul' 'tmp_16_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 719 [1/2] (3.25ns)   --->   "%b_load_24 = load float* %b_addr_25, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 719 'load' 'b_load_24' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 720 [1/2] (3.25ns)   --->   "%b_load_25 = load float* %b_addr_26, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 720 'load' 'b_load_25' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 721 [2/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 721 'load' 'b_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 722 [2/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 722 'load' 'b_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 723 [1/2] (3.25ns)   --->   "%a_load_26 = load float* %a_addr_27, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 723 'load' 'a_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 724 [1/2] (3.25ns)   --->   "%a_load_27 = load float* %a_addr_28, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 724 'load' 'a_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 725 [1/1] (0.00ns)   --->   "%a_addr_29 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_28_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 725 'getelementptr' 'a_addr_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 726 [2/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 726 'load' 'a_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%a_addr_30 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_29_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 727 'getelementptr' 'a_addr_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 728 [2/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 728 'load' 'a_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_161 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 14, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 729 'bitconcatenate' 'tmp_161' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%b_addr_29 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_161" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 730 'getelementptr' 'b_addr_29' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_171_cast1 = sext i8 %tmp_141 to i10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 731 'sext' 'tmp_171_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_171_cast = zext i10 %tmp_171_cast1 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 732 'zext' 'tmp_171_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 733 [1/1] (0.00ns)   --->   "%b_addr_30 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_171_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 733 'getelementptr' 'b_addr_30' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 734 [2/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_12, %tmp_16_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 734 'fadd' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 735 [1/4] (5.70ns)   --->   "%tmp_16_17 = fmul float %a_load_18, %b_load_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 735 'fmul' 'tmp_16_17' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 736 [1/4] (5.70ns)   --->   "%tmp_16_18 = fmul float %a_load_19, %b_load_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 736 'fmul' 'tmp_16_18' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 737 [2/4] (5.70ns)   --->   "%tmp_16_19 = fmul float %a_load_20, %b_load_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 737 'fmul' 'tmp_16_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 738 [2/4] (5.70ns)   --->   "%tmp_16_20 = fmul float %a_load_21, %b_load_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 738 'fmul' 'tmp_16_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 739 [3/4] (5.70ns)   --->   "%tmp_16_21 = fmul float %a_load_22, %b_load_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 739 'fmul' 'tmp_16_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 740 [3/4] (5.70ns)   --->   "%tmp_16_22 = fmul float %a_load_23, %b_load_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 740 'fmul' 'tmp_16_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [4/4] (5.70ns)   --->   "%tmp_16_23 = fmul float %a_load_24, %b_load_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 741 'fmul' 'tmp_16_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 742 [4/4] (5.70ns)   --->   "%tmp_16_24 = fmul float %a_load_25, %b_load_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 742 'fmul' 'tmp_16_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [1/2] (3.25ns)   --->   "%b_load_26 = load float* %b_addr_27, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 743 'load' 'b_load_26' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 744 [1/2] (3.25ns)   --->   "%b_load_27 = load float* %b_addr_28, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 744 'load' 'b_load_27' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 745 [2/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 745 'load' 'b_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_20 : Operation 746 [2/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 746 'load' 'b_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 747 [1/2] (3.25ns)   --->   "%a_load_28 = load float* %a_addr_29, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 747 'load' 'a_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 748 [1/2] (3.25ns)   --->   "%a_load_29 = load float* %a_addr_30, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 748 'load' 'a_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 749 [1/1] (0.00ns)   --->   "%a_addr_31 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_30_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 749 'getelementptr' 'a_addr_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 750 [2/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 750 'load' 'a_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%a_addr_32 = getelementptr [1024 x float]* %a, i64 0, i64 %a_load_31_mid2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 751 'getelementptr' 'a_addr_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 752 [2/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 752 'load' 'a_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_10_cast2 = zext i6 %j_0_i_i_mid2 to i11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 753 'zext' 'tmp_10_cast2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_162 = call i64 @_ssdm_op_BitConcatenate.i64.i58.i6(i58 15, i6 %j_0_i_i_mid2)" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 754 'bitconcatenate' 'tmp_162' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%b_addr_31 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_162" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 755 'getelementptr' 'b_addr_31' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (1.63ns)   --->   "%tmp_163 = add i11 %tmp_10_cast2, 992" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 756 'add' 'tmp_163' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_173_cast = zext i11 %tmp_163 to i64" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 757 'zext' 'tmp_173_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%b_addr_32 = getelementptr [1024 x float]* %b, i64 0, i64 %tmp_173_cast" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 758 'getelementptr' 'b_addr_32' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 759 [1/5] (7.25ns)   --->   "%tmp_17_1 = fadd float %tmp_12, %tmp_16_1" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 759 'fadd' 'tmp_17_1' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 760 [1/4] (5.70ns)   --->   "%tmp_16_19 = fmul float %a_load_20, %b_load_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 760 'fmul' 'tmp_16_19' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 761 [1/4] (5.70ns)   --->   "%tmp_16_20 = fmul float %a_load_21, %b_load_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 761 'fmul' 'tmp_16_20' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 762 [2/4] (5.70ns)   --->   "%tmp_16_21 = fmul float %a_load_22, %b_load_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 762 'fmul' 'tmp_16_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 763 [2/4] (5.70ns)   --->   "%tmp_16_22 = fmul float %a_load_23, %b_load_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 763 'fmul' 'tmp_16_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 764 [3/4] (5.70ns)   --->   "%tmp_16_23 = fmul float %a_load_24, %b_load_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 764 'fmul' 'tmp_16_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 765 [3/4] (5.70ns)   --->   "%tmp_16_24 = fmul float %a_load_25, %b_load_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 765 'fmul' 'tmp_16_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [4/4] (5.70ns)   --->   "%tmp_16_25 = fmul float %a_load_26, %b_load_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 766 'fmul' 'tmp_16_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [4/4] (5.70ns)   --->   "%tmp_16_26 = fmul float %a_load_27, %b_load_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 767 'fmul' 'tmp_16_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/2] (3.25ns)   --->   "%b_load_28 = load float* %b_addr_29, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 768 'load' 'b_load_28' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 769 [1/2] (3.25ns)   --->   "%b_load_29 = load float* %b_addr_30, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 769 'load' 'b_load_29' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 770 [2/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 770 'load' 'b_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 771 [2/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 771 'load' 'b_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_21 : Operation 772 [1/1] (1.82ns)   --->   "%j_3 = add i6 %j_0_i_i_mid2, 1" [vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 772 'add' 'j_3' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 773 [1/2] (3.25ns)   --->   "%a_load_30 = load float* %a_addr_31, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 773 'load' 'a_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 774 [1/2] (3.25ns)   --->   "%a_load_31 = load float* %a_addr_32, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 774 'load' 'a_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 775 [5/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_17_1, %tmp_16_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 775 'fadd' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 776 [1/4] (5.70ns)   --->   "%tmp_16_21 = fmul float %a_load_22, %b_load_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 776 'fmul' 'tmp_16_21' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 777 [1/4] (5.70ns)   --->   "%tmp_16_22 = fmul float %a_load_23, %b_load_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 777 'fmul' 'tmp_16_22' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 778 [2/4] (5.70ns)   --->   "%tmp_16_23 = fmul float %a_load_24, %b_load_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 778 'fmul' 'tmp_16_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 779 [2/4] (5.70ns)   --->   "%tmp_16_24 = fmul float %a_load_25, %b_load_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 779 'fmul' 'tmp_16_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 780 [3/4] (5.70ns)   --->   "%tmp_16_25 = fmul float %a_load_26, %b_load_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 780 'fmul' 'tmp_16_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 781 [3/4] (5.70ns)   --->   "%tmp_16_26 = fmul float %a_load_27, %b_load_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 781 'fmul' 'tmp_16_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 782 [4/4] (5.70ns)   --->   "%tmp_16_27 = fmul float %a_load_28, %b_load_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 782 'fmul' 'tmp_16_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 783 [4/4] (5.70ns)   --->   "%tmp_16_28 = fmul float %a_load_29, %b_load_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 783 'fmul' 'tmp_16_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 784 [1/2] (3.25ns)   --->   "%b_load_30 = load float* %b_addr_31, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 784 'load' 'b_load_30' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_22 : Operation 785 [1/2] (3.25ns)   --->   "%b_load_31 = load float* %b_addr_32, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 785 'load' 'b_load_31' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 786 [4/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_17_1, %tmp_16_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 786 'fadd' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 787 [1/4] (5.70ns)   --->   "%tmp_16_23 = fmul float %a_load_24, %b_load_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 787 'fmul' 'tmp_16_23' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 788 [1/4] (5.70ns)   --->   "%tmp_16_24 = fmul float %a_load_25, %b_load_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 788 'fmul' 'tmp_16_24' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 789 [2/4] (5.70ns)   --->   "%tmp_16_25 = fmul float %a_load_26, %b_load_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 789 'fmul' 'tmp_16_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 790 [2/4] (5.70ns)   --->   "%tmp_16_26 = fmul float %a_load_27, %b_load_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 790 'fmul' 'tmp_16_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 791 [3/4] (5.70ns)   --->   "%tmp_16_27 = fmul float %a_load_28, %b_load_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 791 'fmul' 'tmp_16_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 792 [3/4] (5.70ns)   --->   "%tmp_16_28 = fmul float %a_load_29, %b_load_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 792 'fmul' 'tmp_16_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 793 [4/4] (5.70ns)   --->   "%tmp_16_29 = fmul float %a_load_30, %b_load_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 793 'fmul' 'tmp_16_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 794 [4/4] (5.70ns)   --->   "%tmp_16_30 = fmul float %a_load_31, %b_load_31" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 794 'fmul' 'tmp_16_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 795 [3/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_17_1, %tmp_16_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 795 'fadd' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 796 [1/4] (5.70ns)   --->   "%tmp_16_25 = fmul float %a_load_26, %b_load_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 796 'fmul' 'tmp_16_25' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 797 [1/4] (5.70ns)   --->   "%tmp_16_26 = fmul float %a_load_27, %b_load_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 797 'fmul' 'tmp_16_26' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 798 [2/4] (5.70ns)   --->   "%tmp_16_27 = fmul float %a_load_28, %b_load_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 798 'fmul' 'tmp_16_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 799 [2/4] (5.70ns)   --->   "%tmp_16_28 = fmul float %a_load_29, %b_load_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 799 'fmul' 'tmp_16_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 800 [3/4] (5.70ns)   --->   "%tmp_16_29 = fmul float %a_load_30, %b_load_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 800 'fmul' 'tmp_16_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 801 [3/4] (5.70ns)   --->   "%tmp_16_30 = fmul float %a_load_31, %b_load_31" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 801 'fmul' 'tmp_16_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 802 [2/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_17_1, %tmp_16_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 802 'fadd' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 803 [1/4] (5.70ns)   --->   "%tmp_16_27 = fmul float %a_load_28, %b_load_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 803 'fmul' 'tmp_16_27' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 804 [1/4] (5.70ns)   --->   "%tmp_16_28 = fmul float %a_load_29, %b_load_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 804 'fmul' 'tmp_16_28' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 805 [2/4] (5.70ns)   --->   "%tmp_16_29 = fmul float %a_load_30, %b_load_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 805 'fmul' 'tmp_16_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 806 [2/4] (5.70ns)   --->   "%tmp_16_30 = fmul float %a_load_31, %b_load_31" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 806 'fmul' 'tmp_16_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 807 [1/5] (7.25ns)   --->   "%tmp_17_2 = fadd float %tmp_17_1, %tmp_16_2" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 807 'fadd' 'tmp_17_2' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 808 [1/4] (5.70ns)   --->   "%tmp_16_29 = fmul float %a_load_30, %b_load_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 808 'fmul' 'tmp_16_29' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 809 [1/4] (5.70ns)   --->   "%tmp_16_30 = fmul float %a_load_31, %b_load_31" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 809 'fmul' 'tmp_16_30' <Predicate = (!exitcond_flatten1)> <Delay = 5.70> <Core = "FMul">   --->   Core 105 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 810 [5/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_17_2, %tmp_16_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 810 'fadd' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 811 [4/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_17_2, %tmp_16_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 811 'fadd' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 812 [3/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_17_2, %tmp_16_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 812 'fadd' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 813 [2/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_17_2, %tmp_16_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 813 'fadd' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 814 [1/5] (7.25ns)   --->   "%tmp_17_3 = fadd float %tmp_17_2, %tmp_16_3" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 814 'fadd' 'tmp_17_3' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 815 [5/5] (7.25ns)   --->   "%tmp_17_4 = fadd float %tmp_17_3, %tmp_16_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 815 'fadd' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 816 [4/5] (7.25ns)   --->   "%tmp_17_4 = fadd float %tmp_17_3, %tmp_16_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 816 'fadd' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 817 [3/5] (7.25ns)   --->   "%tmp_17_4 = fadd float %tmp_17_3, %tmp_16_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 817 'fadd' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 818 [2/5] (7.25ns)   --->   "%tmp_17_4 = fadd float %tmp_17_3, %tmp_16_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 818 'fadd' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 819 [1/5] (7.25ns)   --->   "%tmp_17_4 = fadd float %tmp_17_3, %tmp_16_4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 819 'fadd' 'tmp_17_4' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 820 [5/5] (7.25ns)   --->   "%tmp_17_5 = fadd float %tmp_17_4, %tmp_16_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 820 'fadd' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 821 [4/5] (7.25ns)   --->   "%tmp_17_5 = fadd float %tmp_17_4, %tmp_16_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 821 'fadd' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 822 [3/5] (7.25ns)   --->   "%tmp_17_5 = fadd float %tmp_17_4, %tmp_16_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 822 'fadd' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 823 [2/5] (7.25ns)   --->   "%tmp_17_5 = fadd float %tmp_17_4, %tmp_16_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 823 'fadd' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 824 [1/5] (7.25ns)   --->   "%tmp_17_5 = fadd float %tmp_17_4, %tmp_16_5" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 824 'fadd' 'tmp_17_5' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 825 [5/5] (7.25ns)   --->   "%tmp_17_6 = fadd float %tmp_17_5, %tmp_16_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 825 'fadd' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 826 [4/5] (7.25ns)   --->   "%tmp_17_6 = fadd float %tmp_17_5, %tmp_16_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 826 'fadd' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 827 [3/5] (7.25ns)   --->   "%tmp_17_6 = fadd float %tmp_17_5, %tmp_16_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 827 'fadd' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 828 [2/5] (7.25ns)   --->   "%tmp_17_6 = fadd float %tmp_17_5, %tmp_16_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 828 'fadd' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 829 [1/5] (7.25ns)   --->   "%tmp_17_6 = fadd float %tmp_17_5, %tmp_16_6" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 829 'fadd' 'tmp_17_6' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 830 [5/5] (7.25ns)   --->   "%tmp_17_7 = fadd float %tmp_17_6, %tmp_16_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 830 'fadd' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 831 [4/5] (7.25ns)   --->   "%tmp_17_7 = fadd float %tmp_17_6, %tmp_16_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 831 'fadd' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 832 [3/5] (7.25ns)   --->   "%tmp_17_7 = fadd float %tmp_17_6, %tmp_16_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 832 'fadd' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.25>
ST_50 : Operation 833 [2/5] (7.25ns)   --->   "%tmp_17_7 = fadd float %tmp_17_6, %tmp_16_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 833 'fadd' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.25>
ST_51 : Operation 834 [1/5] (7.25ns)   --->   "%tmp_17_7 = fadd float %tmp_17_6, %tmp_16_7" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 834 'fadd' 'tmp_17_7' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.25>
ST_52 : Operation 835 [5/5] (7.25ns)   --->   "%tmp_17_8 = fadd float %tmp_17_7, %tmp_16_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 835 'fadd' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.25>
ST_53 : Operation 836 [4/5] (7.25ns)   --->   "%tmp_17_8 = fadd float %tmp_17_7, %tmp_16_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 836 'fadd' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.25>
ST_54 : Operation 837 [3/5] (7.25ns)   --->   "%tmp_17_8 = fadd float %tmp_17_7, %tmp_16_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 837 'fadd' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.25>
ST_55 : Operation 838 [2/5] (7.25ns)   --->   "%tmp_17_8 = fadd float %tmp_17_7, %tmp_16_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 838 'fadd' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.25>
ST_56 : Operation 839 [1/5] (7.25ns)   --->   "%tmp_17_8 = fadd float %tmp_17_7, %tmp_16_8" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 839 'fadd' 'tmp_17_8' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.25>
ST_57 : Operation 840 [5/5] (7.25ns)   --->   "%tmp_17_9 = fadd float %tmp_17_8, %tmp_16_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 840 'fadd' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.25>
ST_58 : Operation 841 [4/5] (7.25ns)   --->   "%tmp_17_9 = fadd float %tmp_17_8, %tmp_16_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 841 'fadd' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.25>
ST_59 : Operation 842 [3/5] (7.25ns)   --->   "%tmp_17_9 = fadd float %tmp_17_8, %tmp_16_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 842 'fadd' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.25>
ST_60 : Operation 843 [2/5] (7.25ns)   --->   "%tmp_17_9 = fadd float %tmp_17_8, %tmp_16_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 843 'fadd' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.25>
ST_61 : Operation 844 [1/5] (7.25ns)   --->   "%tmp_17_9 = fadd float %tmp_17_8, %tmp_16_9" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 844 'fadd' 'tmp_17_9' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.25>
ST_62 : Operation 845 [5/5] (7.25ns)   --->   "%tmp_17_s = fadd float %tmp_17_9, %tmp_16_s" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 845 'fadd' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.25>
ST_63 : Operation 846 [4/5] (7.25ns)   --->   "%tmp_17_s = fadd float %tmp_17_9, %tmp_16_s" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 846 'fadd' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.25>
ST_64 : Operation 847 [3/5] (7.25ns)   --->   "%tmp_17_s = fadd float %tmp_17_9, %tmp_16_s" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 847 'fadd' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.25>
ST_65 : Operation 848 [2/5] (7.25ns)   --->   "%tmp_17_s = fadd float %tmp_17_9, %tmp_16_s" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 848 'fadd' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.25>
ST_66 : Operation 849 [1/5] (7.25ns)   --->   "%tmp_17_s = fadd float %tmp_17_9, %tmp_16_s" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 849 'fadd' 'tmp_17_s' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.25>
ST_67 : Operation 850 [5/5] (7.25ns)   --->   "%tmp_17_10 = fadd float %tmp_17_s, %tmp_16_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 850 'fadd' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.25>
ST_68 : Operation 851 [4/5] (7.25ns)   --->   "%tmp_17_10 = fadd float %tmp_17_s, %tmp_16_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 851 'fadd' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.25>
ST_69 : Operation 852 [3/5] (7.25ns)   --->   "%tmp_17_10 = fadd float %tmp_17_s, %tmp_16_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 852 'fadd' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.25>
ST_70 : Operation 853 [2/5] (7.25ns)   --->   "%tmp_17_10 = fadd float %tmp_17_s, %tmp_16_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 853 'fadd' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 854 [1/5] (7.25ns)   --->   "%tmp_17_10 = fadd float %tmp_17_s, %tmp_16_10" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 854 'fadd' 'tmp_17_10' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 855 [5/5] (7.25ns)   --->   "%tmp_17_11 = fadd float %tmp_17_10, %tmp_16_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 855 'fadd' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 856 [4/5] (7.25ns)   --->   "%tmp_17_11 = fadd float %tmp_17_10, %tmp_16_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 856 'fadd' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 857 [3/5] (7.25ns)   --->   "%tmp_17_11 = fadd float %tmp_17_10, %tmp_16_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 857 'fadd' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 858 [2/5] (7.25ns)   --->   "%tmp_17_11 = fadd float %tmp_17_10, %tmp_16_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 858 'fadd' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.25>
ST_76 : Operation 859 [1/5] (7.25ns)   --->   "%tmp_17_11 = fadd float %tmp_17_10, %tmp_16_11" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 859 'fadd' 'tmp_17_11' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.25>
ST_77 : Operation 860 [5/5] (7.25ns)   --->   "%tmp_17_12 = fadd float %tmp_17_11, %tmp_16_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 860 'fadd' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.25>
ST_78 : Operation 861 [4/5] (7.25ns)   --->   "%tmp_17_12 = fadd float %tmp_17_11, %tmp_16_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 861 'fadd' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.25>
ST_79 : Operation 862 [3/5] (7.25ns)   --->   "%tmp_17_12 = fadd float %tmp_17_11, %tmp_16_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 862 'fadd' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.25>
ST_80 : Operation 863 [2/5] (7.25ns)   --->   "%tmp_17_12 = fadd float %tmp_17_11, %tmp_16_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 863 'fadd' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.25>
ST_81 : Operation 864 [1/5] (7.25ns)   --->   "%tmp_17_12 = fadd float %tmp_17_11, %tmp_16_12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 864 'fadd' 'tmp_17_12' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.25>
ST_82 : Operation 865 [5/5] (7.25ns)   --->   "%tmp_17_13 = fadd float %tmp_17_12, %tmp_16_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 865 'fadd' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.25>
ST_83 : Operation 866 [4/5] (7.25ns)   --->   "%tmp_17_13 = fadd float %tmp_17_12, %tmp_16_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 866 'fadd' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 7.25>
ST_84 : Operation 867 [3/5] (7.25ns)   --->   "%tmp_17_13 = fadd float %tmp_17_12, %tmp_16_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 867 'fadd' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 7.25>
ST_85 : Operation 868 [2/5] (7.25ns)   --->   "%tmp_17_13 = fadd float %tmp_17_12, %tmp_16_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 868 'fadd' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 7.25>
ST_86 : Operation 869 [1/5] (7.25ns)   --->   "%tmp_17_13 = fadd float %tmp_17_12, %tmp_16_13" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 869 'fadd' 'tmp_17_13' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 7.25>
ST_87 : Operation 870 [5/5] (7.25ns)   --->   "%tmp_17_14 = fadd float %tmp_17_13, %tmp_16_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 870 'fadd' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 7.25>
ST_88 : Operation 871 [4/5] (7.25ns)   --->   "%tmp_17_14 = fadd float %tmp_17_13, %tmp_16_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 871 'fadd' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 7.25>
ST_89 : Operation 872 [3/5] (7.25ns)   --->   "%tmp_17_14 = fadd float %tmp_17_13, %tmp_16_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 872 'fadd' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 7.25>
ST_90 : Operation 873 [2/5] (7.25ns)   --->   "%tmp_17_14 = fadd float %tmp_17_13, %tmp_16_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 873 'fadd' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 7.25>
ST_91 : Operation 874 [1/5] (7.25ns)   --->   "%tmp_17_14 = fadd float %tmp_17_13, %tmp_16_14" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 874 'fadd' 'tmp_17_14' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 7.25>
ST_92 : Operation 875 [5/5] (7.25ns)   --->   "%tmp_17_15 = fadd float %tmp_17_14, %tmp_16_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 875 'fadd' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 7.25>
ST_93 : Operation 876 [4/5] (7.25ns)   --->   "%tmp_17_15 = fadd float %tmp_17_14, %tmp_16_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 876 'fadd' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 7.25>
ST_94 : Operation 877 [3/5] (7.25ns)   --->   "%tmp_17_15 = fadd float %tmp_17_14, %tmp_16_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 877 'fadd' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 7.25>
ST_95 : Operation 878 [2/5] (7.25ns)   --->   "%tmp_17_15 = fadd float %tmp_17_14, %tmp_16_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 878 'fadd' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.25>
ST_96 : Operation 879 [1/5] (7.25ns)   --->   "%tmp_17_15 = fadd float %tmp_17_14, %tmp_16_15" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 879 'fadd' 'tmp_17_15' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.25>
ST_97 : Operation 880 [5/5] (7.25ns)   --->   "%tmp_17_16 = fadd float %tmp_17_15, %tmp_16_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 880 'fadd' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.25>
ST_98 : Operation 881 [4/5] (7.25ns)   --->   "%tmp_17_16 = fadd float %tmp_17_15, %tmp_16_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 881 'fadd' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.25>
ST_99 : Operation 882 [3/5] (7.25ns)   --->   "%tmp_17_16 = fadd float %tmp_17_15, %tmp_16_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 882 'fadd' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.25>
ST_100 : Operation 883 [2/5] (7.25ns)   --->   "%tmp_17_16 = fadd float %tmp_17_15, %tmp_16_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 883 'fadd' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.25>
ST_101 : Operation 884 [1/5] (7.25ns)   --->   "%tmp_17_16 = fadd float %tmp_17_15, %tmp_16_16" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 884 'fadd' 'tmp_17_16' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.25>
ST_102 : Operation 885 [5/5] (7.25ns)   --->   "%tmp_17_17 = fadd float %tmp_17_16, %tmp_16_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 885 'fadd' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.25>
ST_103 : Operation 886 [4/5] (7.25ns)   --->   "%tmp_17_17 = fadd float %tmp_17_16, %tmp_16_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 886 'fadd' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.25>
ST_104 : Operation 887 [3/5] (7.25ns)   --->   "%tmp_17_17 = fadd float %tmp_17_16, %tmp_16_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 887 'fadd' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.25>
ST_105 : Operation 888 [2/5] (7.25ns)   --->   "%tmp_17_17 = fadd float %tmp_17_16, %tmp_16_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 888 'fadd' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.25>
ST_106 : Operation 889 [1/5] (7.25ns)   --->   "%tmp_17_17 = fadd float %tmp_17_16, %tmp_16_17" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 889 'fadd' 'tmp_17_17' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.25>
ST_107 : Operation 890 [5/5] (7.25ns)   --->   "%tmp_17_18 = fadd float %tmp_17_17, %tmp_16_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 890 'fadd' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.25>
ST_108 : Operation 891 [4/5] (7.25ns)   --->   "%tmp_17_18 = fadd float %tmp_17_17, %tmp_16_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 891 'fadd' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.25>
ST_109 : Operation 892 [3/5] (7.25ns)   --->   "%tmp_17_18 = fadd float %tmp_17_17, %tmp_16_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 892 'fadd' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.25>
ST_110 : Operation 893 [2/5] (7.25ns)   --->   "%tmp_17_18 = fadd float %tmp_17_17, %tmp_16_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 893 'fadd' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.25>
ST_111 : Operation 894 [1/5] (7.25ns)   --->   "%tmp_17_18 = fadd float %tmp_17_17, %tmp_16_18" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 894 'fadd' 'tmp_17_18' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.25>
ST_112 : Operation 895 [5/5] (7.25ns)   --->   "%tmp_17_19 = fadd float %tmp_17_18, %tmp_16_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 895 'fadd' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.25>
ST_113 : Operation 896 [4/5] (7.25ns)   --->   "%tmp_17_19 = fadd float %tmp_17_18, %tmp_16_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 896 'fadd' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.25>
ST_114 : Operation 897 [3/5] (7.25ns)   --->   "%tmp_17_19 = fadd float %tmp_17_18, %tmp_16_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 897 'fadd' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.25>
ST_115 : Operation 898 [2/5] (7.25ns)   --->   "%tmp_17_19 = fadd float %tmp_17_18, %tmp_16_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 898 'fadd' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.25>
ST_116 : Operation 899 [1/5] (7.25ns)   --->   "%tmp_17_19 = fadd float %tmp_17_18, %tmp_16_19" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 899 'fadd' 'tmp_17_19' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.25>
ST_117 : Operation 900 [5/5] (7.25ns)   --->   "%tmp_17_20 = fadd float %tmp_17_19, %tmp_16_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 900 'fadd' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 7.25>
ST_118 : Operation 901 [4/5] (7.25ns)   --->   "%tmp_17_20 = fadd float %tmp_17_19, %tmp_16_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 901 'fadd' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 7.25>
ST_119 : Operation 902 [3/5] (7.25ns)   --->   "%tmp_17_20 = fadd float %tmp_17_19, %tmp_16_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 902 'fadd' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 7.25>
ST_120 : Operation 903 [2/5] (7.25ns)   --->   "%tmp_17_20 = fadd float %tmp_17_19, %tmp_16_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 903 'fadd' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 7.25>
ST_121 : Operation 904 [1/5] (7.25ns)   --->   "%tmp_17_20 = fadd float %tmp_17_19, %tmp_16_20" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 904 'fadd' 'tmp_17_20' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 7.25>
ST_122 : Operation 905 [5/5] (7.25ns)   --->   "%tmp_17_21 = fadd float %tmp_17_20, %tmp_16_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 905 'fadd' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 7.25>
ST_123 : Operation 906 [4/5] (7.25ns)   --->   "%tmp_17_21 = fadd float %tmp_17_20, %tmp_16_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 906 'fadd' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 7.25>
ST_124 : Operation 907 [3/5] (7.25ns)   --->   "%tmp_17_21 = fadd float %tmp_17_20, %tmp_16_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 907 'fadd' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 7.25>
ST_125 : Operation 908 [2/5] (7.25ns)   --->   "%tmp_17_21 = fadd float %tmp_17_20, %tmp_16_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 908 'fadd' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 7.25>
ST_126 : Operation 909 [1/5] (7.25ns)   --->   "%tmp_17_21 = fadd float %tmp_17_20, %tmp_16_21" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 909 'fadd' 'tmp_17_21' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 7.25>
ST_127 : Operation 910 [5/5] (7.25ns)   --->   "%tmp_17_22 = fadd float %tmp_17_21, %tmp_16_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 910 'fadd' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 7.25>
ST_128 : Operation 911 [4/5] (7.25ns)   --->   "%tmp_17_22 = fadd float %tmp_17_21, %tmp_16_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 911 'fadd' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 7.25>
ST_129 : Operation 912 [3/5] (7.25ns)   --->   "%tmp_17_22 = fadd float %tmp_17_21, %tmp_16_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 912 'fadd' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 7.25>
ST_130 : Operation 913 [2/5] (7.25ns)   --->   "%tmp_17_22 = fadd float %tmp_17_21, %tmp_16_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 913 'fadd' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 7.25>
ST_131 : Operation 914 [1/5] (7.25ns)   --->   "%tmp_17_22 = fadd float %tmp_17_21, %tmp_16_22" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 914 'fadd' 'tmp_17_22' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 7.25>
ST_132 : Operation 915 [5/5] (7.25ns)   --->   "%tmp_17_23 = fadd float %tmp_17_22, %tmp_16_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 915 'fadd' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 7.25>
ST_133 : Operation 916 [4/5] (7.25ns)   --->   "%tmp_17_23 = fadd float %tmp_17_22, %tmp_16_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 916 'fadd' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 133> <Delay = 7.25>
ST_134 : Operation 917 [3/5] (7.25ns)   --->   "%tmp_17_23 = fadd float %tmp_17_22, %tmp_16_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 917 'fadd' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 134> <Delay = 7.25>
ST_135 : Operation 918 [2/5] (7.25ns)   --->   "%tmp_17_23 = fadd float %tmp_17_22, %tmp_16_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 918 'fadd' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 135> <Delay = 7.25>
ST_136 : Operation 919 [1/5] (7.25ns)   --->   "%tmp_17_23 = fadd float %tmp_17_22, %tmp_16_23" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 919 'fadd' 'tmp_17_23' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 136> <Delay = 7.25>
ST_137 : Operation 920 [5/5] (7.25ns)   --->   "%tmp_17_24 = fadd float %tmp_17_23, %tmp_16_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 920 'fadd' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 137> <Delay = 7.25>
ST_138 : Operation 921 [4/5] (7.25ns)   --->   "%tmp_17_24 = fadd float %tmp_17_23, %tmp_16_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 921 'fadd' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 138> <Delay = 7.25>
ST_139 : Operation 922 [3/5] (7.25ns)   --->   "%tmp_17_24 = fadd float %tmp_17_23, %tmp_16_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 922 'fadd' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 139> <Delay = 7.25>
ST_140 : Operation 923 [2/5] (7.25ns)   --->   "%tmp_17_24 = fadd float %tmp_17_23, %tmp_16_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 923 'fadd' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 140> <Delay = 7.25>
ST_141 : Operation 924 [1/5] (7.25ns)   --->   "%tmp_17_24 = fadd float %tmp_17_23, %tmp_16_24" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 924 'fadd' 'tmp_17_24' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 141> <Delay = 7.25>
ST_142 : Operation 925 [5/5] (7.25ns)   --->   "%tmp_17_25 = fadd float %tmp_17_24, %tmp_16_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 925 'fadd' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 142> <Delay = 7.25>
ST_143 : Operation 926 [4/5] (7.25ns)   --->   "%tmp_17_25 = fadd float %tmp_17_24, %tmp_16_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 926 'fadd' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 143> <Delay = 7.25>
ST_144 : Operation 927 [3/5] (7.25ns)   --->   "%tmp_17_25 = fadd float %tmp_17_24, %tmp_16_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 927 'fadd' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 144> <Delay = 7.25>
ST_145 : Operation 928 [2/5] (7.25ns)   --->   "%tmp_17_25 = fadd float %tmp_17_24, %tmp_16_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 928 'fadd' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 145> <Delay = 7.25>
ST_146 : Operation 929 [1/5] (7.25ns)   --->   "%tmp_17_25 = fadd float %tmp_17_24, %tmp_16_25" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 929 'fadd' 'tmp_17_25' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 147 <SV = 146> <Delay = 7.25>
ST_147 : Operation 930 [5/5] (7.25ns)   --->   "%tmp_17_26 = fadd float %tmp_17_25, %tmp_16_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 930 'fadd' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 147> <Delay = 7.25>
ST_148 : Operation 931 [4/5] (7.25ns)   --->   "%tmp_17_26 = fadd float %tmp_17_25, %tmp_16_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 931 'fadd' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 149 <SV = 148> <Delay = 7.25>
ST_149 : Operation 932 [3/5] (7.25ns)   --->   "%tmp_17_26 = fadd float %tmp_17_25, %tmp_16_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 932 'fadd' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 150 <SV = 149> <Delay = 7.25>
ST_150 : Operation 933 [2/5] (7.25ns)   --->   "%tmp_17_26 = fadd float %tmp_17_25, %tmp_16_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 933 'fadd' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 150> <Delay = 7.25>
ST_151 : Operation 934 [1/5] (7.25ns)   --->   "%tmp_17_26 = fadd float %tmp_17_25, %tmp_16_26" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 934 'fadd' 'tmp_17_26' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 151> <Delay = 7.25>
ST_152 : Operation 935 [5/5] (7.25ns)   --->   "%tmp_17_27 = fadd float %tmp_17_26, %tmp_16_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 935 'fadd' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 152> <Delay = 7.25>
ST_153 : Operation 936 [4/5] (7.25ns)   --->   "%tmp_17_27 = fadd float %tmp_17_26, %tmp_16_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 936 'fadd' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 153> <Delay = 7.25>
ST_154 : Operation 937 [3/5] (7.25ns)   --->   "%tmp_17_27 = fadd float %tmp_17_26, %tmp_16_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 937 'fadd' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 154> <Delay = 7.25>
ST_155 : Operation 938 [2/5] (7.25ns)   --->   "%tmp_17_27 = fadd float %tmp_17_26, %tmp_16_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 938 'fadd' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 156 <SV = 155> <Delay = 7.25>
ST_156 : Operation 939 [1/5] (7.25ns)   --->   "%tmp_17_27 = fadd float %tmp_17_26, %tmp_16_27" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 939 'fadd' 'tmp_17_27' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 156> <Delay = 7.25>
ST_157 : Operation 940 [5/5] (7.25ns)   --->   "%tmp_17_28 = fadd float %tmp_17_27, %tmp_16_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 940 'fadd' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 157> <Delay = 7.25>
ST_158 : Operation 941 [4/5] (7.25ns)   --->   "%tmp_17_28 = fadd float %tmp_17_27, %tmp_16_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 941 'fadd' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 158> <Delay = 7.25>
ST_159 : Operation 942 [3/5] (7.25ns)   --->   "%tmp_17_28 = fadd float %tmp_17_27, %tmp_16_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 942 'fadd' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 160 <SV = 159> <Delay = 7.25>
ST_160 : Operation 943 [2/5] (7.25ns)   --->   "%tmp_17_28 = fadd float %tmp_17_27, %tmp_16_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 943 'fadd' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 160> <Delay = 7.25>
ST_161 : Operation 944 [1/5] (7.25ns)   --->   "%tmp_17_28 = fadd float %tmp_17_27, %tmp_16_28" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 944 'fadd' 'tmp_17_28' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 162 <SV = 161> <Delay = 7.25>
ST_162 : Operation 945 [5/5] (7.25ns)   --->   "%tmp_17_29 = fadd float %tmp_17_28, %tmp_16_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 945 'fadd' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 163 <SV = 162> <Delay = 7.25>
ST_163 : Operation 946 [4/5] (7.25ns)   --->   "%tmp_17_29 = fadd float %tmp_17_28, %tmp_16_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 946 'fadd' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 163> <Delay = 7.25>
ST_164 : Operation 947 [3/5] (7.25ns)   --->   "%tmp_17_29 = fadd float %tmp_17_28, %tmp_16_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 947 'fadd' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 164> <Delay = 7.25>
ST_165 : Operation 948 [2/5] (7.25ns)   --->   "%tmp_17_29 = fadd float %tmp_17_28, %tmp_16_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 948 'fadd' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 165> <Delay = 7.25>
ST_166 : Operation 949 [1/5] (7.25ns)   --->   "%tmp_17_29 = fadd float %tmp_17_28, %tmp_16_29" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 949 'fadd' 'tmp_17_29' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 166> <Delay = 7.25>
ST_167 : Operation 950 [5/5] (7.25ns)   --->   "%tmp_17_30 = fadd float %tmp_17_29, %tmp_16_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 950 'fadd' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 167> <Delay = 7.25>
ST_168 : Operation 951 [4/5] (7.25ns)   --->   "%tmp_17_30 = fadd float %tmp_17_29, %tmp_16_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 951 'fadd' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 169 <SV = 168> <Delay = 7.25>
ST_169 : Operation 952 [3/5] (7.25ns)   --->   "%tmp_17_30 = fadd float %tmp_17_29, %tmp_16_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 952 'fadd' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 169> <Delay = 7.25>
ST_170 : Operation 953 [2/5] (7.25ns)   --->   "%tmp_17_30 = fadd float %tmp_17_29, %tmp_16_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 953 'fadd' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 170> <Delay = 7.25>
ST_171 : Operation 954 [1/5] (7.25ns)   --->   "%tmp_17_30 = fadd float %tmp_17_29, %tmp_16_30" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 954 'fadd' 'tmp_17_30' <Predicate = (!exitcond_flatten1)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 104 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 171> <Delay = 4.89>
ST_172 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_136 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %p_v, i5 0)" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 955 'bitconcatenate' 'tmp_136' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 956 [1/1] (0.00ns)   --->   "%tmp_142_cast = zext i11 %tmp_136 to i12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 956 'zext' 'tmp_142_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 957 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 957 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 958 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls/mmult.h:51->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 958 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 959 [1/1] (0.00ns)   --->   "%tmp_10_cast1 = zext i6 %j_0_i_i_mid2 to i12" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 959 'zext' 'tmp_10_cast1' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 960 [1/1] (1.63ns)   --->   "%tmp_164 = add i12 %tmp_142_cast, %tmp_10_cast1" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 960 'add' 'tmp_164' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 961 [1/1] (0.00ns)   --->   "%tmp_174_cast = zext i12 %tmp_164 to i64" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 961 'zext' 'tmp_174_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 962 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_174_cast" [vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 962 'getelementptr' 'out_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 963 [1/1] (3.25ns)   --->   "store float %tmp_17_30, float* %out_addr, align 4" [vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 963 'store' <Predicate = (!exitcond_flatten1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_172 : Operation 964 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_5)" [vhls/mmult.h:56->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 964 'specregionend' 'empty_24' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_172 : Operation 965 [1/1] (0.00ns)   --->   "br label %.preheader.i.i" [vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36]   --->   Operation 965 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 173 <SV = 6> <Delay = 1.76>
ST_173 : Operation 966 [1/1] (1.76ns)   --->   "br label %.preheader.i" [vhls/mmult.h:154->vhls/mmult_accel.cpp:36]   --->   Operation 966 'br' <Predicate = true> <Delay = 1.76>

State 174 <SV = 7> <Delay = 7.90>
ST_174 : Operation 967 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ %indvar_flatten_next2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 967 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 968 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ %tmp_8_mid2_v_v, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 968 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 969 [1/1] (0.00ns)   --->   "%j5_0_i = phi i6 [ %j_2, %"mmult_hw<float, 32>.exit.i" ], [ 0, %.preheader.i.preheader ]"   --->   Operation 969 'phi' 'j5_0_i' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 970 [1/1] (1.88ns)   --->   "%exitcond_flatten2 = icmp eq i11 %indvar_flatten2, -1024"   --->   Operation 970 'icmp' 'exitcond_flatten2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 971 [1/1] (1.63ns)   --->   "%indvar_flatten_next2 = add i11 %indvar_flatten2, 1"   --->   Operation 971 'add' 'indvar_flatten_next2' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 972 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten2, label %"wrapped_mmult_hw<float, 32, 1024, 4, 5, 5>.exit", label %"mmult_hw<float, 32>.exit.i""   --->   Operation 972 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 973 [1/1] (1.82ns)   --->   "%i_3 = add i6 1, %i4_0_i" [vhls/mmult.h:154->vhls/mmult_accel.cpp:36]   --->   Operation 973 'add' 'i_3' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 974 [1/1] (1.42ns)   --->   "%exitcond_i = icmp eq i6 %j5_0_i, -32" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 974 'icmp' 'exitcond_i' <Predicate = (!exitcond_flatten2)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 975 [1/1] (1.18ns)   --->   "%j5_0_i_mid2 = select i1 %exitcond_i, i6 0, i6 %j5_0_i" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 975 'select' 'j5_0_i_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 976 [1/1] (1.18ns)   --->   "%tmp_8_mid2_v_v = select i1 %exitcond_i, i6 %i_3, i6 %i4_0_i" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 976 'select' 'tmp_8_mid2_v_v' <Predicate = (!exitcond_flatten2)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_174 : Operation 977 [1/1] (0.00ns)   --->   "%tmp_165 = trunc i6 %tmp_8_mid2_v_v to i5" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 977 'trunc' 'tmp_165' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_8_mid2 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_165, i5 0)" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 978 'bitconcatenate' 'tmp_8_mid2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 979 [1/1] (0.00ns)   --->   "%tmp_166 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %tmp_8_mid2_v_v, i5 0)" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 979 'bitconcatenate' 'tmp_166' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i11 %tmp_166 to i12" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 980 'zext' 'tmp_177_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 981 [1/1] (0.00ns)   --->   "%j5_0_i_cast2 = zext i6 %j5_0_i_mid2 to i10" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 981 'zext' 'j5_0_i_cast2' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 982 [1/1] (1.73ns)   --->   "%k = add i10 %j5_0_i_cast2, %tmp_8_mid2" [vhls/mmult.h:158->vhls/mmult_accel.cpp:36]   --->   Operation 982 'add' 'k' <Predicate = (!exitcond_flatten2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 983 [1/1] (0.00ns)   --->   "%tmp_14_cast = zext i6 %j5_0_i_mid2 to i12" [vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 983 'zext' 'tmp_14_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 984 [1/1] (1.63ns)   --->   "%tmp_167 = add i12 %tmp_177_cast, %tmp_14_cast" [vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 984 'add' 'tmp_167' <Predicate = (!exitcond_flatten2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 985 [1/1] (0.00ns)   --->   "%tmp_178_cast = zext i12 %tmp_167 to i64" [vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 985 'zext' 'tmp_178_cast' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 986 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [1024 x float]* %out, i64 0, i64 %tmp_178_cast" [vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 986 'getelementptr' 'out_addr_1' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_174 : Operation 987 [1/1] (1.77ns)   --->   "%last_assign = icmp eq i10 %k, -1" [vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 987 'icmp' 'last_assign' <Predicate = (!exitcond_flatten2)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 988 [2/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 988 'load' 'out_load' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_174 : Operation 989 [1/1] (1.82ns)   --->   "%j_2 = add i6 1, %j5_0_i_mid2" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 989 'add' 'j_2' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 175 <SV = 8> <Delay = 3.25>
ST_175 : Operation 990 [1/2] (3.25ns)   --->   "%out_load = load float* %out_addr_1, align 4" [vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 990 'load' 'out_load' <Predicate = (!exitcond_flatten2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_175 : Operation 991 [1/1] (0.00ns)   --->   "%val_assign = bitcast float %out_load to i32" [vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 991 'bitcast' 'val_assign' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_175 : Operation 992 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 992 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 176 <SV = 9> <Delay = 0.00>
ST_176 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [vhls/mmult.h:156->vhls/mmult_accel.cpp:36]   --->   Operation 993 'specregionbegin' 'tmp_13' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [vhls/mmult.h:157->vhls/mmult_accel.cpp:36]   --->   Operation 994 'specpipeline' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 995 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %OUTPUT_STREAM_data_V, i4* %OUTPUT_STREAM_keep_V, i4* %OUTPUT_STREAM_strb_V, i4* %OUTPUT_STREAM_user_V, i1* %OUTPUT_STREAM_last_V, i5* %OUTPUT_STREAM_id_V, i5* %OUTPUT_STREAM_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)" [vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36]   --->   Operation 995 'write' <Predicate = (!exitcond_flatten2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_176 : Operation 996 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_13)" [vhls/mmult.h:160->vhls/mmult_accel.cpp:36]   --->   Operation 996 'specregionend' 'empty_25' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>
ST_176 : Operation 997 [1/1] (0.00ns)   --->   "br label %.preheader.i" [vhls/mmult.h:155->vhls/mmult_accel.cpp:36]   --->   Operation 997 'br' <Predicate = (!exitcond_flatten2)> <Delay = 0.00>

State 177 <SV = 8> <Delay = 0.00>
ST_177 : Operation 998 [1/1] (0.00ns)   --->   "ret void" [vhls/mmult_accel.cpp:38]   --->   Operation 998 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('indvar_flatten_next') [38]  (1.77 ns)

 <State 2>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i_0_i', vhls/mmult.h:137->vhls/mmult_accel.cpp:36) with incoming values : ('tmp_1_mid2_v', vhls/mmult.h:137->vhls/mmult_accel.cpp:36) [39]  (0 ns)
	'add' operation ('i', vhls/mmult.h:132->vhls/mmult_accel.cpp:36) [45]  (1.83 ns)
	'select' operation ('tmp_1_mid2_v', vhls/mmult.h:137->vhls/mmult_accel.cpp:36) [48]  (1.19 ns)
	'add' operation ('tmp_3', vhls/mmult.h:137->vhls/mmult_accel.cpp:36) [57]  (1.64 ns)
	'getelementptr' operation ('a_addr', vhls/mmult.h:137->vhls/mmult_accel.cpp:36) [59]  (0 ns)
	'store' operation (vhls/mmult.h:137->vhls/mmult_accel.cpp:36) of variable 'ret', vhls/mmult.h:78->vhls/mmult.h:137->vhls/mmult_accel.cpp:36 on array 'a', vhls/mmult.h:125->vhls/mmult_accel.cpp:36 [60]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [67]  (1.77 ns)

 <State 4>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i1_0_i', vhls/mmult.h:147->vhls/mmult_accel.cpp:36) with incoming values : ('tmp_3_mid2_v', vhls/mmult.h:147->vhls/mmult_accel.cpp:36) [68]  (0 ns)
	'add' operation ('i', vhls/mmult.h:142->vhls/mmult_accel.cpp:36) [74]  (1.83 ns)
	'select' operation ('tmp_3_mid2_v', vhls/mmult.h:147->vhls/mmult_accel.cpp:36) [77]  (1.19 ns)
	'add' operation ('tmp_9', vhls/mmult.h:147->vhls/mmult_accel.cpp:36) [86]  (1.64 ns)
	'getelementptr' operation ('b_addr', vhls/mmult.h:147->vhls/mmult_accel.cpp:36) [88]  (0 ns)
	'store' operation (vhls/mmult.h:147->vhls/mmult_accel.cpp:36) of variable 'ret', vhls/mmult.h:78->vhls/mmult.h:147->vhls/mmult_accel.cpp:36 on array 'b', vhls/mmult.h:126->vhls/mmult_accel.cpp:36 [89]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten1') with incoming values : ('indvar_flatten_next1') [96]  (1.77 ns)

 <State 6>: 7.74ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [98]  (0 ns)
	'icmp' operation ('exitcond1_i_i', vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [167]  (1.43 ns)
	'select' operation ('j_0_i_i_mid2', vhls/mmult.h:50->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [168]  (1.19 ns)
	'add' operation ('tmp_137', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [342]  (1.87 ns)
	'getelementptr' operation ('b_addr_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [344]  (0 ns)
	'load' operation ('b_load_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) on array 'b', vhls/mmult.h:126->vhls/mmult_accel.cpp:36 [426]  (3.25 ns)

 <State 7>: 5.17ns
The critical path consists of the following:
	'add' operation ('tmp_139', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [347]  (1.92 ns)
	'getelementptr' operation ('b_addr_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [349]  (0 ns)
	'load' operation ('b_load_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) on array 'b', vhls/mmult.h:126->vhls/mmult_accel.cpp:36 [432]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [424]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [424]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [424]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [424]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [425]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [425]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [425]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [425]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [425]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [428]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [428]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [428]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [428]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_1', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [428]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [431]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [431]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [431]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [431]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_2', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [431]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [434]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [434]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [434]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [434]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_3', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [434]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [437]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [437]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [437]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [437]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_4', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [437]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_5', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [440]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_5', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [440]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_5', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [440]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_5', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [440]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_5', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [440]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_6', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [443]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_6', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [443]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_6', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [443]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_6', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [443]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_6', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [443]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_7', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [446]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_7', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [446]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_7', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [446]  (7.26 ns)

 <State 50>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_7', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [446]  (7.26 ns)

 <State 51>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_7', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [446]  (7.26 ns)

 <State 52>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_8', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [449]  (7.26 ns)

 <State 53>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_8', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [449]  (7.26 ns)

 <State 54>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_8', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [449]  (7.26 ns)

 <State 55>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_8', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [449]  (7.26 ns)

 <State 56>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_8', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [449]  (7.26 ns)

 <State 57>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_9', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [452]  (7.26 ns)

 <State 58>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_9', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [452]  (7.26 ns)

 <State 59>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_9', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [452]  (7.26 ns)

 <State 60>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_9', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [452]  (7.26 ns)

 <State 61>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_9', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [452]  (7.26 ns)

 <State 62>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_s', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [455]  (7.26 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_s', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [455]  (7.26 ns)

 <State 64>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_s', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [455]  (7.26 ns)

 <State 65>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_s', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [455]  (7.26 ns)

 <State 66>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_s', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [455]  (7.26 ns)

 <State 67>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_10', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [458]  (7.26 ns)

 <State 68>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_10', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [458]  (7.26 ns)

 <State 69>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_10', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [458]  (7.26 ns)

 <State 70>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_10', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [458]  (7.26 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_10', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [458]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [461]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [461]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [461]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [461]  (7.26 ns)

 <State 76>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_11', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [461]  (7.26 ns)

 <State 77>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [464]  (7.26 ns)

 <State 78>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [464]  (7.26 ns)

 <State 79>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [464]  (7.26 ns)

 <State 80>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [464]  (7.26 ns)

 <State 81>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_12', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [464]  (7.26 ns)

 <State 82>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_13', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [467]  (7.26 ns)

 <State 83>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_13', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [467]  (7.26 ns)

 <State 84>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_13', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [467]  (7.26 ns)

 <State 85>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_13', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [467]  (7.26 ns)

 <State 86>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_13', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [467]  (7.26 ns)

 <State 87>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_14', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [470]  (7.26 ns)

 <State 88>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_14', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [470]  (7.26 ns)

 <State 89>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_14', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [470]  (7.26 ns)

 <State 90>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_14', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [470]  (7.26 ns)

 <State 91>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_14', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [470]  (7.26 ns)

 <State 92>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_15', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [473]  (7.26 ns)

 <State 93>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_15', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [473]  (7.26 ns)

 <State 94>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_15', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [473]  (7.26 ns)

 <State 95>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_15', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [473]  (7.26 ns)

 <State 96>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_15', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [473]  (7.26 ns)

 <State 97>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_16', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [476]  (7.26 ns)

 <State 98>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_16', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [476]  (7.26 ns)

 <State 99>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_16', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [476]  (7.26 ns)

 <State 100>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_16', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [476]  (7.26 ns)

 <State 101>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_16', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [476]  (7.26 ns)

 <State 102>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_17', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [479]  (7.26 ns)

 <State 103>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_17', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [479]  (7.26 ns)

 <State 104>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_17', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [479]  (7.26 ns)

 <State 105>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_17', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [479]  (7.26 ns)

 <State 106>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_17', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [479]  (7.26 ns)

 <State 107>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_18', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [482]  (7.26 ns)

 <State 108>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_18', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [482]  (7.26 ns)

 <State 109>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_18', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [482]  (7.26 ns)

 <State 110>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_18', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [482]  (7.26 ns)

 <State 111>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_18', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [482]  (7.26 ns)

 <State 112>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_19', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [485]  (7.26 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_19', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [485]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_19', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [485]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_19', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [485]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_19', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [485]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_20', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [488]  (7.26 ns)

 <State 118>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_20', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [488]  (7.26 ns)

 <State 119>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_20', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [488]  (7.26 ns)

 <State 120>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_20', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [488]  (7.26 ns)

 <State 121>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_20', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [488]  (7.26 ns)

 <State 122>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_21', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [491]  (7.26 ns)

 <State 123>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_21', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [491]  (7.26 ns)

 <State 124>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_21', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [491]  (7.26 ns)

 <State 125>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_21', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [491]  (7.26 ns)

 <State 126>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_21', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [491]  (7.26 ns)

 <State 127>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_22', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [494]  (7.26 ns)

 <State 128>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_22', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [494]  (7.26 ns)

 <State 129>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_22', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [494]  (7.26 ns)

 <State 130>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_22', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [494]  (7.26 ns)

 <State 131>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_22', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [494]  (7.26 ns)

 <State 132>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_23', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [497]  (7.26 ns)

 <State 133>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_23', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [497]  (7.26 ns)

 <State 134>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_23', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [497]  (7.26 ns)

 <State 135>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_23', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [497]  (7.26 ns)

 <State 136>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_23', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [497]  (7.26 ns)

 <State 137>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_24', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [500]  (7.26 ns)

 <State 138>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_24', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [500]  (7.26 ns)

 <State 139>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_24', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [500]  (7.26 ns)

 <State 140>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_24', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [500]  (7.26 ns)

 <State 141>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_24', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [500]  (7.26 ns)

 <State 142>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_25', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [503]  (7.26 ns)

 <State 143>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_25', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [503]  (7.26 ns)

 <State 144>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_25', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [503]  (7.26 ns)

 <State 145>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_25', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [503]  (7.26 ns)

 <State 146>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_25', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [503]  (7.26 ns)

 <State 147>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_26', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [506]  (7.26 ns)

 <State 148>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_26', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [506]  (7.26 ns)

 <State 149>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_26', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [506]  (7.26 ns)

 <State 150>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_26', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [506]  (7.26 ns)

 <State 151>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_26', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [506]  (7.26 ns)

 <State 152>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_27', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [509]  (7.26 ns)

 <State 153>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_27', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [509]  (7.26 ns)

 <State 154>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_27', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [509]  (7.26 ns)

 <State 155>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_27', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [509]  (7.26 ns)

 <State 156>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_27', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [509]  (7.26 ns)

 <State 157>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_28', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [512]  (7.26 ns)

 <State 158>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_28', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [512]  (7.26 ns)

 <State 159>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_28', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [512]  (7.26 ns)

 <State 160>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_28', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [512]  (7.26 ns)

 <State 161>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_28', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [512]  (7.26 ns)

 <State 162>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_29', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [515]  (7.26 ns)

 <State 163>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_29', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [515]  (7.26 ns)

 <State 164>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_29', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [515]  (7.26 ns)

 <State 165>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_29', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [515]  (7.26 ns)

 <State 166>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_29', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [515]  (7.26 ns)

 <State 167>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [518]  (7.26 ns)

 <State 168>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [518]  (7.26 ns)

 <State 169>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [518]  (7.26 ns)

 <State 170>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [518]  (7.26 ns)

 <State 171>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [518]  (7.26 ns)

 <State 172>: 4.89ns
The critical path consists of the following:
	'add' operation ('tmp_164', vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [420]  (1.64 ns)
	'getelementptr' operation ('out_addr', vhls/mmult.h:52->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) [422]  (0 ns)
	'store' operation (vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36) of variable 'tmp_17_30', vhls/mmult.h:54->vhls/mmult.h:151->vhls/mmult_accel.cpp:36 on array 'out', vhls/mmult.h:127->vhls/mmult_accel.cpp:36 [519]  (3.25 ns)

 <State 173>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next2') [526]  (1.77 ns)

 <State 174>: 7.91ns
The critical path consists of the following:
	'phi' operation ('i4_0_i', vhls/mmult.h:158->vhls/mmult_accel.cpp:36) with incoming values : ('tmp_8_mid2_v_v', vhls/mmult.h:158->vhls/mmult_accel.cpp:36) [527]  (0 ns)
	'add' operation ('i', vhls/mmult.h:154->vhls/mmult_accel.cpp:36) [533]  (1.83 ns)
	'select' operation ('tmp_8_mid2_v_v', vhls/mmult.h:158->vhls/mmult_accel.cpp:36) [536]  (1.19 ns)
	'add' operation ('tmp_167', vhls/mmult.h:159->vhls/mmult_accel.cpp:36) [546]  (1.64 ns)
	'getelementptr' operation ('v', vhls/mmult.h:159->vhls/mmult_accel.cpp:36) [548]  (0 ns)
	'load' operation ('out_load', vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36) on array 'out', vhls/mmult.h:127->vhls/mmult_accel.cpp:36 [550]  (3.25 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'load' operation ('out_load', vhls/mmult.h:101->vhls/mmult.h:159->vhls/mmult_accel.cpp:36) on array 'out', vhls/mmult.h:127->vhls/mmult_accel.cpp:36 [550]  (3.25 ns)

 <State 176>: 0ns
The critical path consists of the following:

 <State 177>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
