<profile>

<section name = "Vitis HLS Report for 'compute_skip_Pipeline_VITIS_LOOP_584_3'" level="0">
<item name = "Date">Thu Oct 19 11:50:57 2023
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">proj_kernel_attention</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">50.00 ns, 36.500 ns, 13.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">439043, 658563, 21.952 ms, 32.928 ms, 439043, 658563, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Skip_VITIS_LOOP_582_2_VITIS_LOOP_584_3">439041, 658561, 16, 14, 1, 31360 ~ 47040, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 711, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 80, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 218, -</column>
<column name="Register">-, -, 253, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_3ns_8ns_10_1_1_U65">mul_3ns_8ns_10_1_1, 0, 0, 0, 40, 0</column>
<column name="mul_3ns_8ns_10_1_1_U66">mul_3ns_8ns_10_1_1, 0, 0, 0, 40, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln578_1_fu_404_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln578_fu_280_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln580_1_fu_297_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln580_fu_513_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln582_1_fu_689_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln582_2_fu_704_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln582_3_fu_764_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln582_fu_629_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln584_fu_730_p2">+, 0, 0, 10, 3, 1</column>
<column name="empty_fu_362_p2">+, 0, 0, 21, 14, 14</column>
<column name="p_mid1_fu_645_p2">+, 0, 0, 21, 14, 14</column>
<column name="tmp2_fu_331_p2">+, 0, 0, 17, 10, 10</column>
<column name="tmp2_mid1_fu_542_p2">+, 0, 0, 17, 10, 10</column>
<column name="empty_143_fu_380_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_mid111_fu_663_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_mid135_fu_590_p2">-, 0, 0, 24, 17, 17</column>
<column name="p_mid198_fu_465_p2">-, 0, 0, 24, 17, 17</column>
<column name="tmp3_fu_352_p2">-, 0, 0, 21, 14, 14</column>
<column name="tmp3_mid186_fu_440_p2">-, 0, 0, 21, 14, 14</column>
<column name="tmp3_mid1_fu_564_p2">-, 0, 0, 21, 14, 14</column>
<column name="and_ln580_1_fu_501_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln580_2_fu_615_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln580_fu_489_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage10_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage11_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage10_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage2_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op154_readreq_state4">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln578_fu_275_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln580_fu_289_p2">icmp, 0, 0, 12, 14, 14</column>
<column name="icmp_ln582_fu_495_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln584_1_fu_755_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="icmp_ln584_fu_483_p2">icmp, 0, 0, 8, 3, 2</column>
<column name="ap_block_state4_io">or, 0, 0, 2, 1, 1</column>
<column name="or_ln580_1_fu_519_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln580_2_fu_532_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln580_3_fu_610_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln580_fu_399_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln582_fu_635_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln584_1_fu_742_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln584_fu_736_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln578_fu_507_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln580_1_fu_418_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln580_2_fu_446_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln580_3_fu_471_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln580_4_fu_524_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln580_5_fu_570_p3">select, 0, 0, 14, 1, 14</column>
<column name="select_ln580_6_fu_596_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln580_7_fu_621_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln580_8_fu_303_p3">select, 0, 0, 14, 1, 1</column>
<column name="select_ln580_fu_392_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln582_1_fu_719_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln582_2_fu_770_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln582_fu_669_p3">select, 0, 0, 17, 1, 17</column>
<column name="select_ln584_fu_747_p3">select, 0, 0, 3, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln580_1_fu_604_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln580_fu_478_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">65, 15, 1, 15</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_213_p4">9, 2, 1, 2</column>
<column name="c_fu_130">9, 2, 8, 16</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="h_fu_122">9, 2, 3, 6</column>
<column name="indvar_flatten128_fu_142">9, 2, 16, 32</column>
<column name="indvar_flatten61_fu_134">9, 2, 14, 28</column>
<column name="indvar_flatten_fu_126">9, 2, 6, 12</column>
<column name="n_fu_138">9, 2, 3, 6</column>
<column name="w_fu_118">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">14, 0, 14, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="c_fu_130">8, 0, 8, 0</column>
<column name="first_iter_0_reg_208">1, 0, 1, 0</column>
<column name="gmem_addr_79_read_reg_977">32, 0, 32, 0</column>
<column name="h_fu_122">3, 0, 3, 0</column>
<column name="icmp_ln578_reg_925">1, 0, 1, 0</column>
<column name="icmp_ln578_reg_925_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln580_reg_929">1, 0, 1, 0</column>
<column name="icmp_ln584_1_reg_957">1, 0, 1, 0</column>
<column name="indvar_flatten128_fu_142">16, 0, 16, 0</column>
<column name="indvar_flatten61_fu_134">14, 0, 14, 0</column>
<column name="indvar_flatten_fu_126">6, 0, 6, 0</column>
<column name="mul_ln580_reg_919">10, 0, 10, 0</column>
<column name="n_2_reg_913">3, 0, 3, 0</column>
<column name="n_fu_138">3, 0, 3, 0</column>
<column name="or_ln582_reg_943">1, 0, 1, 0</column>
<column name="sext_ln584_1_mid2_v_reg_952">62, 0, 62, 0</column>
<column name="sext_ln584_mid2_v_reg_947">62, 0, 62, 0</column>
<column name="w_fu_118">3, 0, 3, 0</column>
<column name="zext_ln580_cast_reg_907">8, 0, 10, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_skip_Pipeline_VITIS_LOOP_584_3, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="zext_ln580">in, 8, ap_none, zext_ln580, scalar</column>
<column name="bound66">in, 16, ap_none, bound66, scalar</column>
<column name="bound21">in, 14, ap_none, bound21, scalar</column>
<column name="afterAct">in, 64, ap_none, afterAct, scalar</column>
<column name="buffer_result">in, 64, ap_none, buffer_result, scalar</column>
</table>
</item>
</section>
</profile>
