// Seed: 107235385
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_5(
      .id_0(id_2), .id_1(1)
  );
  assign id_2 = 1'd0 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = 1;
  module_0(
      id_4, id_3, id_5, id_4
  );
  wire id_6;
  wire id_7;
  assign id_1 = id_4;
endmodule
