Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/gtech.db'
Loading db file '/ecelib/linware/synopsys15/dc/libraries/syn/standard.sldb'
  Loading link library 'saed32lvt_tt1p05vn40c'
  Loading link library 'saed32sram_tt1p05vn40c'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'arm'.
Information: Building the design 'controller'. (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'datapath(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/decoder.sv' cannot be found. (LBR-4)
Information: Building the design 'datapath'. (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'decoder(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/extend.sv' cannot be found. (LBR-4)
Information: Building the design 'decoder'. (HDL-193)

Statistics for case statements in always block at line 13 in file
	'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            14            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 33 in file
	'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            35            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Error: The architecture 'condlogic(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/controller.sv' cannot be found. (LBR-4)
Information: Building the design 'condlogic'. (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'mux2(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/regfile.sv' cannot be found. (LBR-4)
Information: Building the design 'mux2' instantiated from design 'datapath' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'flopr(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/mux2.sv' cannot be found. (LBR-4)
Information: Building the design 'flopr' instantiated from design 'datapath' with
	the parameters "32". (HDL-193)

Inferred memory devices in process
	in routine flopr_WIDTH32 line 7 in file
		'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/flopr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: The architecture 'adder(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/alu.sv' cannot be found. (LBR-4)
Information: Building the design 'adder' instantiated from design 'datapath' with
	the parameters "32". (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'mux2(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/regfile.sv' cannot be found. (LBR-4)
Information: Building the design 'mux2' instantiated from design 'datapath' with
	the parameters "4". (HDL-193)
Presto compilation completed successfully.
Error: The architecture 'regfile(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/top.sv' cannot be found. (LBR-4)
Information: Building the design 'regfile'. (HDL-193)

Inferred memory devices in process
	in routine regfile line 18 in file
		'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/regfile.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|       rf_reg        | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    regfile/21    |   16   |   32    |      4       | N  |
|    regfile/22    |   16   |   32    |      4       | N  |
===========================================================
Presto compilation completed successfully.
Error: The architecture 'extend(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/flopenr.sv' cannot be found. (LBR-4)
Information: Building the design 'extend'. (HDL-193)

Statistics for case statements in always block at line 7 in file
	'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/extend.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            8             |    auto/auto     |
===============================================
Presto compilation completed successfully.
Error: The architecture 'alu(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/arm.sv' cannot be found. (LBR-4)
Information: Building the design 'alu'. (HDL-193)
Warning:  /users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/alu.sv:25: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 19 in file
	'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            25            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Error: The architecture 'flopenr(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/flopr.sv' cannot be found. (LBR-4)
Information: Building the design 'flopenr' instantiated from design 'condlogic' with
	the parameters "2". (HDL-193)

Inferred memory devices in process
	in routine flopenr_WIDTH2 line 7 in file
		'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/flopenr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Error: The architecture 'condcheck(verilog)' is out of date and the source file '/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/condlogic.sv' cannot be found. (LBR-4)
Information: Building the design 'condcheck'. (HDL-193)

Statistics for case statements in always block at line 11 in file
	'/users/ugrad2/2015/fall/julianma/EECS132_L/lab-2/lab-2/Lab-2/design/condcheck.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            12            |    auto/auto     |
===============================================
Presto compilation completed successfully.
1
