Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date             : Wed Dec  1 19:45:42 2021
| Host             : P2-06 running 64-bit major release  (build 9200)
| Command          : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
| Design           : main
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.215       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 11.971       |
| Device Static (W)        | 0.243        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 29.3         |
| Junction Temperature (C) | 80.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.748 |     2159 |       --- |             --- |
|   LUT as Logic |     1.640 |      806 |     63400 |            1.27 |
|   CARRY4       |     0.041 |      117 |     15850 |            0.74 |
|   Register     |     0.038 |      720 |    126800 |            0.57 |
|   BUFG         |     0.029 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.001 |       64 |     63400 |            0.10 |
|   Others       |     0.000 |      270 |       --- |             --- |
| Signals        |     1.724 |     1481 |       --- |             --- |
| I/O            |     8.499 |       15 |       210 |            7.14 |
| Static Power   |     0.243 |          |           |                 |
| Total          |    12.215 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     3.612 |       3.480 |      0.131 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.344 |       0.311 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     2.407 |       2.403 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| main                |    11.971 |
|   CPU               |     1.281 |
|     add_one         |     0.018 |
|     dx              |     0.594 |
|       loop[13].dpr3 |     0.047 |
|       loop[17].dpc2 |     0.012 |
|       loop[18].dpc2 |     0.011 |
|       loop[20].dpc2 |     0.013 |
|       loop[21].dpc2 |     0.005 |
|       loop[23].dpc2 |     0.012 |
|       loop[24].dpc2 |     0.012 |
|       loop[26].dpc2 |     0.013 |
|       loop[26].dpr3 |     0.086 |
|       loop[27].dpc2 |     0.003 |
|       loop[27].dpr3 |     0.059 |
|       loop[29].dpr3 |     0.126 |
|       loop[31].dpr3 |     0.192 |
|     fd              |     0.305 |
|       loop[13].dpr1 |     0.248 |
|       loop[23].dpr1 |     0.001 |
|       loop[27].dpr1 |     0.004 |
|       loop[28].dpr1 |     0.047 |
|       loop[29].dpr1 |     0.005 |
|     math            |     0.013 |
|     mw              |     0.183 |
|       loop[13].dpc1 |     0.003 |
|       loop[14].dpc1 |     0.005 |
|       loop[15].dpc1 |     0.003 |
|       loop[16].dpc1 |     0.003 |
|       loop[19].dpc1 |     0.004 |
|       loop[1].dpc1  |     0.001 |
|       loop[22].dpc1 |     0.004 |
|       loop[22].dpr0 |     0.120 |
|       loop[25].dpc1 |     0.004 |
|       loop[26].dpr0 |     0.003 |
|       loop[27].dpr0 |     0.012 |
|       loop[28].dpc1 |     0.002 |
|       loop[29].dpc1 |     0.005 |
|       loop[29].dpr0 |     0.004 |
|       loop[2].dpr0  |     0.002 |
|     pc              |     0.053 |
|       loop[0].pc    |     0.027 |
|       loop[1].pc    |     0.010 |
|       loop[2].pc    |     0.010 |
|       loop[3].pc    |     0.006 |
|     xm              |     0.115 |
|       loop[0].dpc1  |     0.001 |
|       loop[1].dpc1  |     0.002 |
|       loop[22].dpr0 |     0.069 |
|       loop[26].dpr0 |     0.002 |
|       loop[27].dpr0 |     0.005 |
|       loop[29].dpr0 |     0.011 |
|       loop[2].dpr0  |     0.010 |
|   InstMem           |     0.068 |
|   RegisterFile      |     0.466 |
+---------------------+-----------+


