{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 05 19:20:58 2018 " "Info: Processing started: Sat May 05 19:20:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off add_sub_ABC_tb -c add_sub_ABC_tb " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off add_sub_ABC_tb -c add_sub_ABC_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file text_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_out-behaviour " "Info: Found design unit 1: text_out-behaviour" {  } { { "text_out.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/text_out.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 text_out " "Info: Found entity 1: text_out" {  } { { "text_out.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/text_out.vhd" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_in.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file text_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_in-behaviour " "Info: Found design unit 1: text_in-behaviour" {  } { { "text_in.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/text_in.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 text_in " "Info: Found entity 1: text_in" {  } { { "text_in.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/text_in.vhd" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_n-behaviour " "Info: Found design unit 1: reg_n-behaviour" {  } { { "reg_n.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/reg_n.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_n " "Info: Found entity 1: reg_n" {  } { { "reg_n.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/reg_n.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-behaviour " "Info: Found design unit 1: mux2-behaviour" {  } { { "mux2.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/mux2.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/mux2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp_add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dp_add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DP_add_sub_ABC-behaviour " "Info: Found design unit 1: DP_add_sub_ABC-behaviour" {  } { { "DP_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DP_add_sub_ABC " "Info: Found entity 1: DP_add_sub_ABC" {  } { { "DP_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_add_sub_abc_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu_add_sub_abc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_add_sub_ABC_tb-behaviour " "Info: Found design unit 1: CU_add_sub_ABC_tb-behaviour" {  } { { "CU_add_sub_ABC_tb.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/CU_add_sub_ABC_tb.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU_add_sub_ABC_tb " "Info: Found entity 1: CU_add_sub_ABC_tb" {  } { { "CU_add_sub_ABC_tb.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/CU_add_sub_ABC_tb.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cu_add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CU_add_sub_ABC-behaviour " "Info: Found design unit 1: CU_add_sub_ABC-behaviour" {  } { { "CU_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/CU_add_sub_ABC.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CU_add_sub_ABC " "Info: Found entity 1: CU_add_sub_ABC" {  } { { "CU_add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/CU_add_sub_ABC.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_sub_beh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder_sub_beh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_sub_beh-behaviour " "Info: Found design unit 1: adder_sub_beh-behaviour" {  } { { "adder_sub_beh.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/adder_sub_beh.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 adder_sub_beh " "Info: Found entity 1: adder_sub_beh" {  } { { "adder_sub_beh.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/adder_sub_beh.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_abc_tb.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub_abc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_ABC_tb-behaviour " "Info: Found design unit 1: add_sub_ABC_tb-behaviour" {  } { { "add_sub_ABC_tb.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ABC_tb " "Info: Found entity 1: add_sub_ABC_tb" {  } { { "add_sub_ABC_tb.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_abc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_sub_abc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_ABC-structure " "Info: Found design unit 1: add_sub_ABC-structure" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ABC " "Info: Found entity 1: add_sub_ABC" {  } { { "add_sub_ABC.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "add_sub_ABC_tb " "Info: Elaborating entity \"add_sub_ABC_tb\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "add_sub_ABC_tb.vhd(118) " "Warning (10785): VHDL warning at add_sub_ABC_tb.vhd(118): synthesis ignores all but the first waveform" {  } { { "add_sub_ABC_tb.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 118 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_add_sub_ABC_tb CU_add_sub_ABC_tb:control_unit " "Info: Elaborating entity \"CU_add_sub_ABC_tb\" for hierarchy \"CU_add_sub_ABC_tb:control_unit\"" {  } { { "add_sub_ABC_tb.vhd" "control_unit" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 122 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ABC add_sub_ABC:device " "Info: Elaborating entity \"add_sub_ABC\" for hierarchy \"add_sub_ABC:device\"" {  } { { "add_sub_ABC_tb.vhd" "device" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_add_sub_ABC add_sub_ABC:device\|CU_add_sub_ABC:CU " "Info: Elaborating entity \"CU_add_sub_ABC\" for hierarchy \"add_sub_ABC:device\|CU_add_sub_ABC:CU\"" {  } { { "add_sub_ABC.vhd" "CU" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd" 101 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP_add_sub_ABC add_sub_ABC:device\|DP_add_sub_ABC:DP " "Info: Elaborating entity \"DP_add_sub_ABC\" for hierarchy \"add_sub_ABC:device\|DP_add_sub_ABC:DP\"" {  } { { "add_sub_ABC.vhd" "DP" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC.vhd" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n add_sub_ABC:device\|DP_add_sub_ABC:DP\|reg_n:reg_A " "Info: Elaborating entity \"reg_n\" for hierarchy \"add_sub_ABC:device\|DP_add_sub_ABC:DP\|reg_n:reg_A\"" {  } { { "DP_add_sub_ABC.vhd" "reg_A" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 add_sub_ABC:device\|DP_add_sub_ABC:DP\|mux2:mux_AB " "Info: Elaborating entity \"mux2\" for hierarchy \"add_sub_ABC:device\|DP_add_sub_ABC:DP\|mux2:mux_AB\"" {  } { { "DP_add_sub_ABC.vhd" "mux_AB" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 107 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_sub_beh add_sub_ABC:device\|DP_add_sub_ABC:DP\|adder_sub_beh:adder_sub " "Info: Elaborating entity \"adder_sub_beh\" for hierarchy \"add_sub_ABC:device\|DP_add_sub_ABC:DP\|adder_sub_beh:adder_sub\"" {  } { { "DP_add_sub_ABC.vhd" "adder_sub" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n add_sub_ABC:device\|DP_add_sub_ABC:DP\|reg_n:reg_out " "Info: Elaborating entity \"reg_n\" for hierarchy \"add_sub_ABC:device\|DP_add_sub_ABC:DP\|reg_n:reg_out\"" {  } { { "DP_add_sub_ABC.vhd" "reg_out" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/DP_add_sub_ABC.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_in text_in:sign_freader " "Info: Elaborating entity \"text_in\" for hierarchy \"text_in:sign_freader\"" {  } { { "add_sub_ABC_tb.vhd" "sign_freader" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_in text_in:A_freader " "Info: Elaborating entity \"text_in\" for hierarchy \"text_in:A_freader\"" {  } { { "add_sub_ABC_tb.vhd" "A_freader" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_out text_out:output_fwriter " "Info: Elaborating entity \"text_out\" for hierarchy \"text_out:output_fwriter\"" {  } { { "add_sub_ABC_tb.vhd" "output_fwriter" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in text_out.vhd(38) " "Warning (10492): VHDL Process Statement warning at text_out.vhd(38): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "text_out.vhd" "" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/text_out.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Error" "ESGN_NON_EXISTENT_PORT" "data output_fwriter " "Error: Port \"data\" does not exist in macrofunction \"output_fwriter\"" {  } { { "add_sub_ABC_tb.vhd" "output_fwriter" { Text "C:/Users/Michele Caon/Dropbox/hkn_tutoring_ESD/testbench/add_sub_ABC_tb.vhd" 133 0 0 } }  } 0 0 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Error: Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 05 19:20:59 2018 " "Error: Processing ended: Sat May 05 19:20:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
