Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle pa -incremental -L work -o adc_tb.exe --prj /home/student/Embedded/brick_sorter/ADC/ADC.sim/sim_1/behav/adc_tb.prj -top work.adc_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Parsing VHDL file "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sim_1/new/adc_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sim_1/new/adc_tb.vhd" Line 60: <pwm> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 96556 KB
Fuse CPU Usage: 1170 ms
WARNING:Simulator:648 - "/home/student/Embedded/brick_sorter/ADC/ADC.srcs/sim_1/new/adc_tb.vhd" Line 60. Instance pwm is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture arch of entity adc_tb
Time Resolution for simulation is 1ps.
Compiled 4 VHDL Units
Built simulation executable adc_tb.exe
Fuse Memory Usage: 111688 KB
Fuse CPU Usage: 1250 ms
GCC CPU Usage: 1600 ms
