-   Index
-   May 2019



VRSQRT28SD — APPROXIMATION TO THE RECIPROCAL SQUARE ROOT OF SCALAR DOUBLE-PRECISION FLOATING-POINT VALUE WITH LESS THAN 2^-28 RELATIVE ERROR


  Opcode/Instruction                                                        Op/En   64/32 bit Mode Support   CPUID Feature Flag   Description
  ------------------------------------------------------------------------- ------- ------------------------ -------------------- -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  EVEX.LIG.66.0F38.W1 CD /r VRSQRT28SD xmm1 {k1}{z}, xmm2, xmm3/m64 {sae}   A       V/V                      AVX512ER             Computes approximate reciprocal square root (<2^-28 relative error) of the scalar double-precision floating-point value from xmm3/m64 and stores result in xmm1with writemask k1. Also, upper double-precision floating-point value (bits[127:64]) from xmm2 is copied to xmm1[127:64].


Instruction Operand Encoding ¶

  ------- --------------- --------------- --------------- --------------- -----------
  Op/En   Tuple Type      Operand 1       Operand 2       Operand 3       Operand 4
  A       Tuple1 Scalar   ModRM:reg (w)   EVEX.vvvv (r)   ModRM:r/m (r)   NA
  ------- --------------- --------------- --------------- --------------- -----------

Description ¶

Computes the reciprocal square root of the low float64 value in the
second source operand (the third operand) and store the result to the
destination operand (the first operand). The approximate reciprocal
square root is evaluated with less than 2^-28 of maximum relative error.
The result is written into the low float64 element of xmm1 according to
the writemask k1. Bits 127:64 of the destination is copied from the
corresponding bits of the first source operand (the second operand).

If any source element is NaN, the quietized NaN source value is returned
for that element. Negative (non-zero) source numbers, as well as -∞,
return the canonical NaN and set the Invalid Flag (#I).

A value of -0 must return -∞ and set the DivByZero flags (#Z). Negative
numbers should return NaN and set the Invalid flag (#I). Note however
that the instruction flush input denormals to zero of the same sign, so
negative denormals return -∞ and set the DivByZero flag.

The first source operand is an XMM register. The second source operand
is an XMM register or a 64-bit memory location. The destination operand
is a XMM register.

A numerically exact implementation of VRSQRT28xx can be found at https://software.intel.com/en-us/arti- ¶

cles/reference-implementations-for-IA-approximation-instructions-vrcp14-vrsqrt14-vrcp28-vrsqrt28-vexp2. ¶

Operation ¶

VRSQRT28SD (EVEX encoded versions) ¶

        IF k1[0] OR *no writemask* THEN
                    DEST[63: 0]←(1.0/ SQRT(SRC[63: 0]));
        ELSE
            IF *merging-masking* ; merging-masking
                THEN *DEST[63: 0] remains unchanged*
                ELSE ; zeroing-masking
                        DEST[63: 0]←0
            FI;
        FI;
    ENDFOR;
    DEST[127:64]←SRC1[127: 64]
    DEST[MAXVL-1:128] ← 0

  Input value                   Result value      Comments
  ----------------------------- ----------------- -------------------------
  NAN                           QNAN(input)       If (SRC = SNaN) then #I
  X = 2^(-2n)                   ₂^(n)             
  X<0                           QNaN_Indefinite   Including -INF
  X = -0 or negative denormal   -INF              #Z
  X = +0 or positive denormal   +INF              #Z
  X = +INF                      +0                

Table 6-40. VRSQRT28SD Special Cases

Intel C/C++ Compiler Intrinsic Equivalent ¶

    VRSQRT28SD __m128d _mm_rsqrt28_round_sd(__m128d a, __m128d b, int rounding);

    VRSQRT28SD __m128d _mm_mask_rsqrt28_round_sd(__m128d s, __mmask8 m,__m128d a, __m128d b, int rounding);

    VRSQRT28SD __m128d _mm_maskz_rsqrt28_round_sd( __mmask8 m,__m128d a, __m128d b, int rounding);

SIMD Floating-Point Exceptions ¶

Invalid (if SNaN input), Divide-by-zero

Other Exceptions ¶

See Exceptions Type E3.

This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be incomplete or b_(r)oke_(n) in
various obvious or non-obvious ways. Refer to Intel® 64 and IA-32
Architectures Software Developer’s Manual for anything serious.
