cycle 0
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000000
ctl_state 00000000

cycle 1
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000001
ctl_state 00000001

cycle 2
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 00000000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000002
ctl_state 00000002

cycle 3
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 01800000
opcode 00000000
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000003
ctl_state 00000003

cycle 4
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 01800000
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000004
ctl_state 00000004

cycle 5
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 01800000
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000005
ctl_state 00000005

cycle 6
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000000
inst 01800000
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000006
ctl_state 00000006

cycle 7
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01800000
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000007
ctl_state 00000001

cycle 8
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01800000
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000008
ctl_state 00000002

cycle 9
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01015208
opcode 00000000
dst 00000006
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 00000009
ctl_state 00000003

cycle 10
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01015208
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00000000
aluout 00000000
cycle_counter 0000000a
ctl_state 00000004

cycle 11
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01015208
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00005208
aluout 00000000
cycle_counter 0000000b
ctl_state 00000005

cycle 12
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
pc 00000001
inst 01015208
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00005208
aluout 00005208
cycle_counter 0000000c
ctl_state 00000006

cycle 13
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01015208
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00005208
aluout 00005208
cycle_counter 0000000d
ctl_state 00000001

cycle 14
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 01015208
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00005208
aluout 00005208
cycle_counter 0000000e
ctl_state 00000002

cycle 15
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 122103e8
opcode 00000000
dst 00000004
src0 00000000
src1 00000001
immediate 00005208
alu0 00000000
alu1 00005208
aluout 00005208
cycle_counter 0000000f
ctl_state 00000003

cycle 16
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 122103e8
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00000000
alu1 00005208
aluout 00005208
cycle_counter 00000010
ctl_state 00000004

cycle 17
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 122103e8
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000011
ctl_state 00000005

cycle 18
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000002
inst 122103e8
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000012
ctl_state 00000006

cycle 19
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 122103e8
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000013
ctl_state 00000001

cycle 20
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 122103e8
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000014
ctl_state 00000002

cycle 21
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01410001
opcode 00000009
dst 00000000
src0 00000004
src1 00000001
immediate 000003e8
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000015
ctl_state 00000003

cycle 22
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01410001
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00005208
alu1 000003e8
aluout 00005208
cycle_counter 00000016
ctl_state 00000004

cycle 23
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01410001
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00005208
cycle_counter 00000017
ctl_state 00000005

cycle 24
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000003
inst 01410001
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000018
ctl_state 00000006

cycle 25
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 01410001
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 00000019
ctl_state 00000001

cycle 26
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 01410001
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000001a
ctl_state 00000002

cycle 27
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 0569001e
opcode 00000000
dst 00000005
src0 00000000
src1 00000001
immediate 00000001
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000001b
ctl_state 00000003

cycle 28
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 0569001e
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000000
alu1 00000001
aluout 00000001
cycle_counter 0000001c
ctl_state 00000004

cycle 29
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 0569001e
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000001
alu1 0000001e
aluout 00000001
cycle_counter 0000001d
ctl_state 00000005

cycle 30
r2 00000000
r3 00000000
r4 00005208
r5 00000001
r6 00000000
r7 00000000
pc 00000004
inst 0569001e
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000001
alu1 0000001e
aluout 00000000
cycle_counter 0000001e
ctl_state 00000006

cycle 31
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0569001e
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000001
alu1 0000001e
aluout 00000000
cycle_counter 0000001f
ctl_state 00000001

cycle 32
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 0569001e
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000001
alu1 0000001e
aluout 00000000
cycle_counter 00000020
ctl_state 00000002

cycle 33
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 202c0008
opcode 00000002
dst 00000005
src0 00000005
src1 00000001
immediate 0000001e
alu0 00000001
alu1 0000001e
aluout 00000000
cycle_counter 00000021
ctl_state 00000003

cycle 34
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 202c0008
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000001
alu1 0000001e
aluout 00000000
cycle_counter 00000022
ctl_state 00000004

cycle 35
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 202c0008
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000000
alu1 00005208
aluout 00000000
cycle_counter 00000023
ctl_state 00000005

cycle 36
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000000
pc 00000005
inst 202c0008
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000000
alu1 00005208
aluout 00000001
cycle_counter 00000024
ctl_state 00000006

cycle 37
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 202c0008
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000000
alu1 00005208
aluout 00000001
cycle_counter 00000025
ctl_state 00000001

cycle 38
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 202c0008
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000000
alu1 00005208
aluout 00000001
cycle_counter 00000026
ctl_state 00000002

cycle 39
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 24050012
opcode 00000010
dst 00000000
src0 00000005
src1 00000004
immediate 00000008
alu0 00000000
alu1 00005208
aluout 00000001
cycle_counter 00000027
ctl_state 00000003

cycle 40
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 24050012
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00005208
aluout 00000001
cycle_counter 00000028
ctl_state 00000004

cycle 41
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 24050012
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000029
ctl_state 00000005

cycle 42
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000005
pc 00000008
inst 24050012
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002a
ctl_state 00000006

cycle 43
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 24050012
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002b
ctl_state 00000001

cycle 44
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 24050012
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002c
ctl_state 00000002

cycle 45
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 123103e9
opcode 00000012
dst 00000000
src0 00000000
src1 00000005
immediate 00000012
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002d
ctl_state 00000003

cycle 46
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 123103e9
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 0000002e
ctl_state 00000004

cycle 47
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 123103e9
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 0000002f
ctl_state 00000005

cycle 48
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000012
inst 123103e9
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 00000030
ctl_state 00000006

cycle 49
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 123103e9
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 00000031
ctl_state 00000001

cycle 50
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 123103e9
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 00000032
ctl_state 00000002

cycle 51
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 30000000
opcode 00000009
dst 00000000
src0 00000006
src1 00000001
immediate 000003e9
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 00000033
ctl_state 00000003

cycle 52
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 000003e9
aluout 00000001
cycle_counter 00000034
ctl_state 00000004

cycle 53
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000035
ctl_state 00000005

cycle 54
r2 00000000
r3 00000000
r4 00005208
r5 00000000
r6 00000000
r7 00000008
pc 00000013
inst 30000000
opcode 00000018
dst 00000000
src0 00000000
src1 00000000
immediate 00000000
alu0 00000000
alu1 00000000
aluout 00000001
cycle_counter 00000036
ctl_state 00000006

