Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug  4 14:52:19 2021
| Host         : itiv-pool-184 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file neorv32_ProcessorTop_Test_timing_summary_routed.rpt -pb neorv32_ProcessorTop_Test_timing_summary_routed.pb -rpx neorv32_ProcessorTop_Test_timing_summary_routed.rpx -warn_on_violation
| Design       : neorv32_ProcessorTop_Test
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.247        0.000                      0                 3898        0.118        0.000                      0                 3898        4.020        0.000                       0                  1852  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               1.247        0.000                      0                 3739        0.118        0.000                      0                 3739        4.020        0.000                       0                  1852  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_i              clk_i                    4.965        0.000                      0                  159        0.468        0.000                      0                  159  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.247ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.450ns  (logic 4.729ns (55.964%)  route 3.721ns (44.036%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.876 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[2]
                         net (fo=3, routed)           0.615    12.491    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][30]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.301    12.792 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_43/O
                         net (fo=1, routed)           0.467    13.260    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[30]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    13.384 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_7/O
                         net (fo=1, routed)           0.610    13.994    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[30]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.994    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.322ns  (logic 4.803ns (57.717%)  route 3.519ns (42.283%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.737 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.737    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.956 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_218/O[0]
                         net (fo=1, routed)           0.502    12.458    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_218_n_7
    SLICE_X16Y22         LUT6 (Prop_lut6_I2_O)        0.295    12.753 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_119/O
                         net (fo=1, routed)           0.315    13.069    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/ctrl_reg[18]
    SLICE_X16Y20         LUT5 (Prop_lut5_I1_O)        0.124    13.193 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_37/O
                         net (fo=1, routed)           0.673    13.865    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[0]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.303ns  (logic 4.698ns (56.580%)  route 3.605ns (43.420%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.840 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/O[1]
                         net (fo=3, routed)           0.615    12.455    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][25]
    SLICE_X8Y24          LUT6 (Prop_lut6_I1_O)        0.306    12.761 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_53/O
                         net (fo=1, routed)           0.466    13.227    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[25]
    SLICE_X8Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.351 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_12/O
                         net (fo=1, routed)           0.496    13.847    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[25]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[25])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.847    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.396ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 4.815ns (58.001%)  route 3.487ns (41.999%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.957 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[1]
                         net (fo=3, routed)           0.653    12.610    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][29]
    SLICE_X12Y25         LUT6 (Prop_lut6_I1_O)        0.306    12.916 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_45/O
                         net (fo=1, routed)           0.465    13.381    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[29]
    SLICE_X9Y25          LUT6 (Prop_lut6_I4_O)        0.124    13.505 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_8/O
                         net (fo=1, routed)           0.340    13.845    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[29]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.845    
  -------------------------------------------------------------------
                         slack                                  1.396    

Slack (MET) :             1.417ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 4.699ns (56.746%)  route 3.582ns (43.254%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.852 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[0]
                         net (fo=3, routed)           0.488    12.340    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][28]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.295    12.635 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_47/O
                         net (fo=1, routed)           0.614    13.250    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[28]
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.374 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_9/O
                         net (fo=1, routed)           0.451    13.825    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[28]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.273ns  (logic 4.612ns (55.747%)  route 3.661ns (44.253%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.759 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.725    12.485    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][26]
    SLICE_X10Y25         LUT6 (Prop_lut6_I1_O)        0.301    12.786 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_51/O
                         net (fo=1, routed)           0.597    13.383    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[26]
    SLICE_X9Y22          LUT6 (Prop_lut6_I4_O)        0.124    13.507 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_11/O
                         net (fo=1, routed)           0.310    13.817    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[26]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 4.810ns (58.611%)  route 3.397ns (41.389%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.503 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.503    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.620 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.620    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[27]_i_1_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.951 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31]_i_1/O[3]
                         net (fo=3, routed)           0.477    12.428    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][31]
    SLICE_X15Y23         LUT6 (Prop_lut6_I1_O)        0.307    12.735 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_41/O
                         net (fo=1, routed)           0.595    13.331    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[31]
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.455 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_6/O
                         net (fo=1, routed)           0.296    13.751    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[31]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.499ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.199ns  (logic 4.576ns (55.813%)  route 3.623ns (44.187%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    5.544ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.781     5.544    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.998 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DOBDO[5]
                         net (fo=11, routed)          1.185     9.183    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rs2_o[5]
    SLICE_X15Y18         LUT3 (Prop_lut3_I2_O)        0.150     9.333 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_12/O
                         net (fo=1, routed)           0.843    10.176    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/neorv32_cpu_alu_inst/op_y_v0__0[5]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.326    10.502 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8/O
                         net (fo=1, routed)           0.000    10.502    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar[7]_i_8_n_0
    SLICE_X10Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.035 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.035    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[7]_i_1_n_0
    SLICE_X10Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.152 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.152    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[11]_i_1_n_0
    SLICE_X10Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.269 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.269    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[15]_i_1_n_0
    SLICE_X10Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.386 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.386    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[19]_i_1_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.717 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.667    12.384    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/mar_reg[31][23]
    SLICE_X10Y26         LUT6 (Prop_lut6_I1_O)        0.307    12.691 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/reg_file_reg_i_57/O
                         net (fo=1, routed)           0.483    13.173    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/imm_o_reg[23]
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.124    13.297 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg_i_14/O
                         net (fo=1, routed)           0.445    13.743    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/rf_wdata[23]
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.605    15.088    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
                         clock pessimism              0.430    15.518    
                         clock uncertainty           -0.035    15.483    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.241    15.242    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg
  -------------------------------------------------------------------
                         required time                         15.242    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.499    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.338ns (16.307%)  route 6.867ns (83.693%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.831     5.593    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/clk_i_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     6.012 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/Q
                         net (fo=6, routed)           0.836     6.848    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/p_0_in
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.299     7.147 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fetch_engine[state]_i_2/O
                         net (fo=8, routed)           1.086     8.234    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[rd_req]_i_3/O
                         net (fo=69, routed)          1.217     9.574    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cb_rd_req_buf_reg
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124     9.698 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_9/O
                         net (fo=1, routed)           0.802    10.500    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_9_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.624 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_2__0/O
                         net (fo=6, routed)           1.041    11.665    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_2__0_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.789 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/dout_lo[31]_i_2/O
                         net (fo=16, routed)          0.552    12.341    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[26]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.465 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/dout_lo[31]_i_1/O
                         net (fo=40, routed)          1.333    13.798    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/E[0]
    SLICE_X2Y22          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.642    15.125    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]_lopt_replica/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.169    15.354    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  1.556    

Slack (MET) :             1.556ns  (required time - arrival time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        8.205ns  (logic 1.338ns (16.307%)  route 6.867ns (83.693%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.125ns = ( 15.125 - 10.000 ) 
    Source Clock Delay      (SCD):    5.593ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.831     5.593    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/clk_i_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     6.012 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fifo_reg[w_pnt][1]/Q
                         net (fo=6, routed)           0.836     6.848    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/p_0_in
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.299     7.147 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/instr_prefetch_buffer/fetch_engine[state]_i_2/O
                         net (fo=8, routed)           1.086     8.234    neorv32_top_inst/neorv32_busswitch_inst/cpu_i[re]
    SLICE_X13Y2          LUT6 (Prop_lut6_I1_O)        0.124     8.358 r  neorv32_top_inst/neorv32_busswitch_inst/i_arbiter[rd_req]_i_3/O
                         net (fo=69, routed)          1.217     9.574    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/cb_rd_req_buf_reg
    SLICE_X13Y18         LUT5 (Prop_lut5_I3_O)        0.124     9.698 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_9/O
                         net (fo=1, routed)           0.802    10.500    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_9_n_0
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.124    10.624 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_2__0/O
                         net (fo=6, routed)           1.041    11.665    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/rden_i_2__0_n_0
    SLICE_X10Y5          LUT6 (Prop_lut6_I3_O)        0.124    11.789 f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/dout_lo[31]_i_2/O
                         net (fo=16, routed)          0.552    12.341    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mar_reg[26]_0
    SLICE_X8Y4           LUT6 (Prop_lut6_I0_O)        0.124    12.465 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/dout_lo[31]_i_1/O
                         net (fo=40, routed)          1.333    13.798    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/E[0]
    SLICE_X2Y22          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.642    15.125    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]_lopt_replica/C
                         clock pessimism              0.433    15.558    
                         clock uncertainty           -0.035    15.523    
    SLICE_X2Y22          FDRE (Setup_fdre_C_CE)      -0.169    15.354    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.354    
                         arrival time                         -13.798    
  -------------------------------------------------------------------
                         slack                                  1.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.592     1.539    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y10         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][6]/Q
                         net (fo=2, routed)           0.066     1.746    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc]__0[6]
    SLICE_X14Y10         LUT5 (Prop_lut5_I4_O)        0.045     1.791 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][6]_i_1_n_0
    SLICE_X14Y10         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.861     2.055    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y10         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][6]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X14Y10         FDRE (Hold_fdre_C_D)         0.121     1.673    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][6]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.593     1.540    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y8          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y8          FDRE (Prop_fdre_C_Q)         0.141     1.681 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc][1]/Q
                         net (fo=2, routed)           0.068     1.749    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[last_pc]__0[1]
    SLICE_X14Y8          LUT5 (Prop_lut5_I4_O)        0.045     1.794 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mepc][1]_i_1_n_0
    SLICE_X14Y8          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.862     2.056    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y8          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][1]/C
                         clock pessimism             -0.503     1.553    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.120     1.673    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mepc][1]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mdo_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.271%)  route 0.274ns (56.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.587     1.534    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X8Y18          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mdo_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mdo_reg[15]/Q
                         net (fo=4, routed)           0.156     1.854    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/mtimecmp_lo_reg[31][15]
    SLICE_X8Y17          LUT5 (Prop_lut5_I2_O)        0.045     1.899 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/imem_ram.mem_ram_b3_reg_i_1/O
                         net (fo=8, routed)           0.118     2.017    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/cpu_d[wdata][31]
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.896     2.091    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/clk_i_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/CLKARDCLK
                         clock pessimism             -0.500     1.590    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.886    neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.587     1.534    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X19Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][31]/Q
                         net (fo=1, routed)           0.080     1.755    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last]__0[31]
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.800 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][31]_i_3/O
                         net (fo=1, routed)           0.000     1.800    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][31]_i_3_n_0
    SLICE_X18Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.855     2.049    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X18Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.121     1.668    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][31]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.622     1.569    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.710 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[16]/Q
                         net (fo=1, routed)           0.087     1.797    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi[16]
    SLICE_X0Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.842 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[16]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[16]_i_1__0_n_0
    SLICE_X0Y9           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.892     2.086    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[16]/C
                         clock pessimism             -0.504     1.582    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.120     1.702    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.587     1.534    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X19Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y17         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][20]/Q
                         net (fo=1, routed)           0.087     1.762    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last]__0[20]
    SLICE_X18Y17         LUT6 (Prop_lut6_I5_O)        0.045     1.807 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][20]_i_1/O
                         net (fo=1, routed)           0.000     1.807    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][20]_i_1_n_0
    SLICE_X18Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.855     2.049    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X18Y17         FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X18Y17         FDRE (Hold_fdre_C_D)         0.120     1.667    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][20]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.594     1.541    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y6          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last][5]/Q
                         net (fo=1, routed)           0.087     1.769    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[i_reg_last]__0[5]
    SLICE_X14Y6          LUT6 (Prop_lut6_I5_O)        0.045     1.814 r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr[mtval][5]_i_1_n_0
    SLICE_X14Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.863     2.057    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X14Y6          FDRE (Hold_fdre_C_D)         0.120     1.674    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mtval][5]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.594     1.541    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X11Y3          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y3          FDRE (Prop_fdre_C_Q)         0.141     1.682 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[11]/Q
                         net (fo=1, routed)           0.087     1.769    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi[11]
    SLICE_X10Y3          LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.814    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[11]_i_1__0_n_0
    SLICE_X10Y3          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.863     2.057    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X10Y3          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]/C
                         clock pessimism             -0.503     1.554    
    SLICE_X10Y3          FDRE (Hold_fdre_C_D)         0.120     1.674    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.595     1.542    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141     1.683 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo_reg[12]/Q
                         net (fo=1, routed)           0.087     1.770    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_lo[12]
    SLICE_X10Y2          LUT4 (Prop_lut4_I3_O)        0.045     1.815 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[12]_i_1__0_n_0
    SLICE_X10Y2          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.864     2.058    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X10Y2          FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[12]/C
                         clock pessimism             -0.503     1.555    
    SLICE_X10Y2          FDRE (Hold_fdre_C_D)         0.120     1.675    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.623     1.570    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X1Y6           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     1.711 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi_reg[20]/Q
                         net (fo=1, routed)           0.087     1.798    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/dout_hi[20]
    SLICE_X0Y6           LUT4 (Prop_lut4_I0_O)        0.045     1.843 r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o[20]_i_1__0_n_0
    SLICE_X0Y6           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.893     2.087    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/clk_i_IBUF_BUFG
    SLICE_X0Y6           FDRE                                         r  neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[20]/C
                         clock pessimism             -0.504     1.583    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.120     1.703    neorv32_top_inst/neorv32_gpio_inst_true.neorv32_gpio_inst/data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b2_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   neorv32_top_inst/neorv32_int_imem_inst_true.neorv32_int_imem_inst/imem_ram.mem_ram_b3_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1   neorv32_top_inst/neorv32_boot_rom_inst_true.neorv32_boot_rom_inst/rdata_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_regfile_inst/reg_file_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y1   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   neorv32_top_inst/neorv32_int_dmem_inst_true.neorv32_int_dmem_inst/mem_ram_b2_reg/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28  neorv32_top_inst/rstn_gen_reg[5]_srl6_neorv32_top_inst_rstn_gen_reg_c_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28  neorv32_top_inst/rstn_gen_reg[5]_srl6_neorv32_top_inst_rstn_gen_reg_c_4/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcountinhibit_cy]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y3   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcountinhibit_hpm][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y6   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycle][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/hpmcnt_trigger_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y5   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcycleh][0]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28  neorv32_top_inst/rstn_gen_reg[5]_srl6_neorv32_top_inst_rstn_gen_reg_c_4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y28  neorv32_top_inst/rstn_gen_reg[5]_srl6_neorv32_top_inst_rstn_gen_reg_c_4/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X3Y2    neorv32_top_inst/clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X23Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcounteren_tm]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y2   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcountinhibit_hpm][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mcountinhibit_ir]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X19Y1   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[privilege][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y5   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y4   neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y12  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[rdata][15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.965ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][1]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 0.456ns (9.849%)  route 4.174ns (90.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         4.174    10.126    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X30Y5          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.568    15.051    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X30Y5          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][1]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X30Y5          FDCE (Recov_fdce_C_CLR)     -0.319    15.091    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][1]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -10.126    
  -------------------------------------------------------------------
                         slack                                  4.965    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.456ns (10.192%)  route 4.018ns (89.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         4.018     9.971    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X17Y3          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.577    15.060    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X17Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X17Y3          FDCE (Recov_fdce_C_CLR)     -0.405    15.014    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][16]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.474ns  (logic 0.456ns (10.192%)  route 4.018ns (89.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         4.018     9.971    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X17Y3          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.577    15.060    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X17Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]/C
                         clock pessimism              0.394    15.454    
                         clock uncertainty           -0.035    15.419    
    SLICE_X17Y3          FDCE (Recov_fdce_C_CLR)     -0.405    15.014    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][18]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.456ns (10.346%)  route 3.952ns (89.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.952     9.904    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X27Y4          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.569    15.052    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X27Y4          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X27Y4          FDCE (Recov_fdce_C_CLR)     -0.405    15.006    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][3]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.102    

Slack (MET) :             5.148ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][9]/PRE
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 0.456ns (10.346%)  route 3.952ns (89.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.052ns = ( 15.052 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.952     9.904    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X27Y4          FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.569    15.052    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X27Y4          FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][9]/C
                         clock pessimism              0.394    15.446    
                         clock uncertainty           -0.035    15.411    
    SLICE_X27Y4          FDPE (Recov_fdpe_C_PRE)     -0.359    15.052    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][9]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.148    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][0]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.456ns (10.581%)  route 3.853ns (89.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.853     9.806    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X29Y3          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.568    15.051    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][0]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][0]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.199ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][11]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.456ns (10.581%)  route 3.853ns (89.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.853     9.806    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X29Y3          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.568    15.051    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X29Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][11]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X29Y3          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][11]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  5.199    

Slack (MET) :             5.358ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/d_arbiter_reg[wr_req]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.456ns (10.867%)  route 3.740ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.740     9.693    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/sys_rstn_reg_inv
    SLICE_X13Y3          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/d_arbiter_reg[wr_req]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.577    15.060    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/clk_i_IBUF_BUFG
    SLICE_X13Y3          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/d_arbiter_reg[wr_req]/C
                         clock pessimism              0.431    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X13Y3          FDCE (Recov_fdce_C_CLR)     -0.405    15.051    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_bus_inst/d_arbiter_reg[wr_req]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.358    

Slack (MET) :             5.444ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.456ns (10.867%)  route 3.740ns (89.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.740     9.693    neorv32_top_inst/neorv32_busswitch_inst/sys_rstn_reg_inv
    SLICE_X12Y3          FDCE                                         f  neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.577    15.060    neorv32_top_inst/neorv32_busswitch_inst/clk_i_IBUF_BUFG
    SLICE_X12Y3          FDCE                                         r  neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg/C
                         clock pessimism              0.431    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X12Y3          FDCE (Recov_fdce_C_CLR)     -0.319    15.137    neorv32_top_inst/neorv32_busswitch_inst/ca_rd_req_buf_reg
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -9.693    
  -------------------------------------------------------------------
                         slack                                  5.444    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][4]/CLR
                            (recovery check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.456ns (11.483%)  route 3.515ns (88.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.734     5.496    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.456     5.952 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         3.515     9.467    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X31Y4          FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        1.568    15.051    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X31Y4          FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][4]/C
                         clock pessimism              0.394    15.445    
                         clock uncertainty           -0.035    15.410    
    SLICE_X31Y4          FDCE (Recov_fdce_C_CLR)     -0.405    15.005    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/csr_reg[mscratch][4]
  -------------------------------------------------------------------
                         required time                         15.005    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  5.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][31]/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.214%)  route 0.248ns (63.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.248     1.917    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X15Y22         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.850     2.044    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X15Y22         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][31]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X15Y22         FDPE (Remov_fdpe_C_PRE)     -0.095     1.449    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][31]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.659%)  route 0.291ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.291     1.960    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X12Y23         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.848     2.042    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y23         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X12Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][28]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][29]/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.659%)  route 0.291ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.291     1.960    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X12Y23         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.848     2.042    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y23         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][29]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X12Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][29]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.659%)  route 0.291ns (67.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.291     1.960    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X12Y23         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.848     2.042    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y23         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X12Y23         FDPE (Remov_fdpe_C_PRE)     -0.071     1.471    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][30]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][12]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.310     1.979    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X14Y19         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.853     2.047    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][12]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X14Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][12]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.310     1.979    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X14Y19         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.853     2.047    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X14Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][13]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][14]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.310     1.979    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X14Y19         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.853     2.047    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][14]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X14Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][14]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][15]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.260%)  route 0.310ns (68.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.310     1.979    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X14Y19         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.853     2.047    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][15]/C
                         clock pessimism             -0.500     1.547    
    SLICE_X14Y19         FDCE (Remov_fdce_C_CLR)     -0.067     1.480    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][15]
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/CLR
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.141ns (28.157%)  route 0.360ns (71.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.360     2.029    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/sys_rstn_reg_inv
    SLICE_X16Y22         FDCE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.850     2.044    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/clk_i_IBUF_BUFG
    SLICE_X16Y22         FDCE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]/C
                         clock pessimism             -0.480     1.564    
    SLICE_X16Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.497    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_alu_inst/cp_ctrl_reg[cmd_ff]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 neorv32_top_inst/sys_rstn_reg_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][24]/PRE
                            (removal check against rising-edge clock clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.834%)  route 0.348ns (71.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.581     1.528    neorv32_top_inst/clk_i_IBUF_BUFG
    SLICE_X13Y24         FDPE                                         r  neorv32_top_inst/sys_rstn_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.669 f  neorv32_top_inst/sys_rstn_reg_inv/Q
                         net (fo=145, routed)         0.348     2.017    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/sys_rstn_reg_inv
    SLICE_X12Y21         FDPE                                         f  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][24]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=1851, routed)        0.851     2.045    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/clk_i_IBUF_BUFG
    SLICE_X12Y21         FDPE                                         r  neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][24]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X12Y21         FDPE (Remov_fdpe_C_PRE)     -0.071     1.474    neorv32_top_inst/neorv32_cpu_inst/neorv32_cpu_control_inst/execute_engine_reg[pc][24]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.543    





