git clone --depth 1 --no-tags https://github.com/sumanthnimmakayala/iir6_multi_ext.git f:/verilog_sva_gh_scraper/data/full_repos/581915993
git clone --depth 1 --no-tags https://github.com/andreamifsud/mega4_rram_splits_r2.git f:/verilog_sva_gh_scraper/data/full_repos/581901898
git clone --depth 1 --no-tags https://github.com/alexm610/Exponent_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/582959451
git clone --depth 1 --no-tags https://github.com/ellen-wood/counter.git f:/verilog_sva_gh_scraper/data/full_repos/582943288
git clone --depth 1 --no-tags https://github.com/chandani18/SPI_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/578904524
git clone --depth 1 --no-tags https://github.com/akash-ambekar/RTLtoGDSII-implementation-of-IEEE754-single-precision-floating-point-unit.git f:/verilog_sva_gh_scraper/data/full_repos/582250946
git clone --depth 1 --no-tags https://github.com/tekinmurat1/Proje_264.git f:/verilog_sva_gh_scraper/data/full_repos/579743242
git clone --depth 1 --no-tags https://github.com/anirudhSK/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/580158716
git clone --depth 1 --no-tags https://github.com/jfstepha/my_risc.git f:/verilog_sva_gh_scraper/data/full_repos/581615584
git clone --depth 1 --no-tags https://github.com/siweinstock/archlab4.git f:/verilog_sva_gh_scraper/data/full_repos/582078387
git clone --depth 1 --no-tags https://github.com/greyqwilson/CS3650_MIPS32ALU.git f:/verilog_sva_gh_scraper/data/full_repos/581274613
git clone --depth 1 --no-tags https://github.com/VioletteVee/APS.git f:/verilog_sva_gh_scraper/data/full_repos/579932389
git clone --depth 1 --no-tags https://github.com/arianniakan/MipsMultiCycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/579588838
git clone --depth 1 --no-tags https://github.com/nazimalagoz/firstrep.git f:/verilog_sva_gh_scraper/data/full_repos/579735572
git clone --depth 1 --no-tags https://github.com/abdoibrahim257/FloatingPoint_Calc_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/580100215
git clone --depth 1 --no-tags https://github.com/mukullokhande99/jubilant-funicular.git f:/verilog_sva_gh_scraper/data/full_repos/583378155
git clone --depth 1 --no-tags https://github.com/taeyoup/FPGA-Digital-Stopwatch.git f:/verilog_sva_gh_scraper/data/full_repos/582914976
git clone --depth 1 --no-tags https://github.com/WilberDE/Practice.git f:/verilog_sva_gh_scraper/data/full_repos/578832223
git clone --depth 1 --no-tags https://github.com/Anmol-S314/iiitb_sfifo_mpw8.git f:/verilog_sva_gh_scraper/data/full_repos/579118954
git clone --depth 1 --no-tags https://github.com/VrushabhDamle/sky130CLA.git f:/verilog_sva_gh_scraper/data/full_repos/583692552
git clone --depth 1 --no-tags https://github.com/sajjadahmed677/azadi-v3.git f:/verilog_sva_gh_scraper/data/full_repos/583707149
git clone --depth 1 --no-tags https://github.com/Scrawach/spi.git f:/verilog_sva_gh_scraper/data/full_repos/583593939
git clone --depth 1 --no-tags https://github.com/mohithharsha/fastmul_16x16.git f:/verilog_sva_gh_scraper/data/full_repos/583606388
git clone --depth 1 --no-tags https://github.com/Appledee/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/581662339
git clone --depth 1 --no-tags https://github.com/akhilesh911/caravel_prj.git f:/verilog_sva_gh_scraper/data/full_repos/581462114
git clone --depth 1 --no-tags https://github.com/Creperi/VerilogDemos.git f:/verilog_sva_gh_scraper/data/full_repos/581682503
git clone --depth 1 --no-tags https://github.com/jge162/ScoreBoard-wTimer.git f:/verilog_sva_gh_scraper/data/full_repos/587549877
git clone --depth 1 --no-tags https://github.com/RIOSMPW/OpenXRAM.git f:/verilog_sva_gh_scraper/data/full_repos/589414849
git clone --depth 1 --no-tags https://github.com/juj/gowin_flipflop_drainer.git f:/verilog_sva_gh_scraper/data/full_repos/584544119
git clone --depth 1 --no-tags https://github.com/Mazamars312/Analogue_Pocket_Neogeo_Overdrive.git f:/verilog_sva_gh_scraper/data/full_repos/588784411
git clone --depth 1 --no-tags https://github.com/ABKGroup/TritonPart.git f:/verilog_sva_gh_scraper/data/full_repos/583819973
git clone --depth 1 --no-tags https://github.com/410011max/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/588475286
git clone --depth 1 --no-tags https://github.com/vlsiexcellence/Digital-ASIC-Design-Projects-.git f:/verilog_sva_gh_scraper/data/full_repos/587597192
git clone --depth 1 --no-tags https://github.com/0611roxe/SDRAM-dependent-image-system.git f:/verilog_sva_gh_scraper/data/full_repos/587212183
git clone --depth 1 --no-tags https://github.com/antongale/arcade-slapfight.git f:/verilog_sva_gh_scraper/data/full_repos/583966047
git clone --depth 1 --no-tags https://github.com/7vik-g/16bit-pipelined-RISC-processor-sky130.git f:/verilog_sva_gh_scraper/data/full_repos/584047989
git clone --depth 1 --no-tags https://github.com/Blue-Silence/ArchLab.git f:/verilog_sva_gh_scraper/data/full_repos/588020866
git clone --depth 1 --no-tags https://github.com/Nidhinchandran47/my_rtl_code.git f:/verilog_sva_gh_scraper/data/full_repos/588915458
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Cadence-RTL-to-GDSII-Flow.git f:/verilog_sva_gh_scraper/data/full_repos/586590591
git clone --depth 1 --no-tags https://github.com/anozaki/tc-fpga-counter.git f:/verilog_sva_gh_scraper/data/full_repos/589137334
git clone --depth 1 --no-tags https://github.com/Feanor1021/PYNQ-Z2-Arduino-LCDKEYPAD-shield-pcb-and-verilog-design.git f:/verilog_sva_gh_scraper/data/full_repos/585929703
git clone --depth 1 --no-tags https://github.com/Li-Jinsong/MIPS-Single-39.git f:/verilog_sva_gh_scraper/data/full_repos/586463268
git clone --depth 1 --no-tags https://github.com/chaoyij/EE457_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/588684593
git clone --depth 1 --no-tags https://github.com/Kalache-abdesattar/Flexible-Multipurpose-Cryptographic-System-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/584382353
git clone --depth 1 --no-tags https://github.com/kallateju8/100_Days_Of_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/584441324
git clone --depth 1 --no-tags https://github.com/trailofbits/verilog_tools.git f:/verilog_sva_gh_scraper/data/full_repos/585272202
git clone --depth 1 --no-tags https://github.com/wjwangcrypto/KyberISE.git f:/verilog_sva_gh_scraper/data/full_repos/588191758
git clone --depth 1 --no-tags https://github.com/SJTU-ECTL/MECALS.git f:/verilog_sva_gh_scraper/data/full_repos/587596252
git clone --depth 1 --no-tags https://github.com/spiritTrance/hardware_synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/584150914
git clone --depth 1 --no-tags https://github.com/LueApp/FPGA_elevator.git f:/verilog_sva_gh_scraper/data/full_repos/585356423
git clone --depth 1 --no-tags https://github.com/fereshtehbaradaran/FPGA-Synthesizable-Verilog-Modules.git f:/verilog_sva_gh_scraper/data/full_repos/588054066
git clone --depth 1 --no-tags https://github.com/deilt/Deilt_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/584683852
git clone --depth 1 --no-tags https://github.com/huyphan168/Sobel-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/588432364
git clone --depth 1 --no-tags https://github.com/transistorfet/fidget.git f:/verilog_sva_gh_scraper/data/full_repos/589131791
git clone --depth 1 --no-tags https://github.com/Cassie-Lim/CAlab.git f:/verilog_sva_gh_scraper/data/full_repos/583824227
git clone --depth 1 --no-tags https://github.com/MuratovAS/icesugar-z80.git f:/verilog_sva_gh_scraper/data/full_repos/589059204
git clone --depth 1 --no-tags https://github.com/AKASHTHER/floating-point-arithmatic.git f:/verilog_sva_gh_scraper/data/full_repos/586738428
git clone --depth 1 --no-tags https://github.com/shikye/design_r.git f:/verilog_sva_gh_scraper/data/full_repos/586148916
git clone --depth 1 --no-tags https://github.com/zhangkai0425/Dual-Port-RAM.git f:/verilog_sva_gh_scraper/data/full_repos/587356971
git clone --depth 1 --no-tags https://github.com/Dai-dirk/UPTRA.git f:/verilog_sva_gh_scraper/data/full_repos/589101403
git clone --depth 1 --no-tags https://github.com/CyberPunkYu/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/589137631
git clone --depth 1 --no-tags https://github.com/bhim4078652/BFloat-16-and-INT-8-Arithmetics-.git f:/verilog_sva_gh_scraper/data/full_repos/584108988
git clone --depth 1 --no-tags https://github.com/Abonite/MACPU-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/584132828
git clone --depth 1 --no-tags https://github.com/R-Rjn/Verilog-learnings.git f:/verilog_sva_gh_scraper/data/full_repos/588829521
git clone --depth 1 --no-tags https://github.com/SERV-VPU/vpu.git f:/verilog_sva_gh_scraper/data/full_repos/588577805
git clone --depth 1 --no-tags https://github.com/3abqreno/AES-Encryption-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/585318972
git clone --depth 1 --no-tags https://github.com/EnPassant123/MPW8_Submission2.git f:/verilog_sva_gh_scraper/data/full_repos/583991798
git clone --depth 1 --no-tags https://github.com/Enqurance/2022_Project.git f:/verilog_sva_gh_scraper/data/full_repos/588086281
git clone --depth 1 --no-tags https://github.com/yangjx66/taxi-meter-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/588009663
git clone --depth 1 --no-tags https://github.com/MuratovAS/icesugar-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/587770952
git clone --depth 1 --no-tags https://github.com/SinnLiu/CPU_Design_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/589587911
git clone --depth 1 --no-tags https://github.com/Mihirtcd/Xilinx-Vivado-projects.git f:/verilog_sva_gh_scraper/data/full_repos/589271044
git clone --depth 1 --no-tags https://github.com/AhmedEsaam/PCI-Compliant-Target-Device.git f:/verilog_sva_gh_scraper/data/full_repos/589762415
git clone --depth 1 --no-tags https://github.com/lvyitian/public_personal_files.git f:/verilog_sva_gh_scraper/data/full_repos/589155485
git clone --depth 1 --no-tags https://github.com/BlackOutDevelops/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/584903364
git clone --depth 1 --no-tags https://github.com/BrettMathis/osu180cells.git f:/verilog_sva_gh_scraper/data/full_repos/585645336
git clone --depth 1 --no-tags https://github.com/DWARAKRAM/AHB2APB-BRIDGE.git f:/verilog_sva_gh_scraper/data/full_repos/588562189
git clone --depth 1 --no-tags https://github.com/klam20/FPGAProjects.git f:/verilog_sva_gh_scraper/data/full_repos/583977023
git clone --depth 1 --no-tags https://github.com/asmaaadel0/Computer-Architecture-Labs-Solution.git f:/verilog_sva_gh_scraper/data/full_repos/584304360
git clone --depth 1 --no-tags https://github.com/Saikiran12346/100--days--of--RTL.git f:/verilog_sva_gh_scraper/data/full_repos/584467492
git clone --depth 1 --no-tags https://github.com/cslab-chosun/online-fuzzy-chisel.git f:/verilog_sva_gh_scraper/data/full_repos/584574620
git clone --depth 1 --no-tags https://github.com/TargaryenGary/frequencyMeasure-purecode-.git f:/verilog_sva_gh_scraper/data/full_repos/584155564
git clone --depth 1 --no-tags https://github.com/gjonhajdari/24bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/586336950
git clone --depth 1 --no-tags https://github.com/DanielProanoGuevara/iob-vga.git f:/verilog_sva_gh_scraper/data/full_repos/584847003
git clone --depth 1 --no-tags https://github.com/Aharon44/RISC-MIPS-Pipeline-With-Branch-Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/587222045
git clone --depth 1 --no-tags https://github.com/younghoonNa/FPGA-Programming.git f:/verilog_sva_gh_scraper/data/full_repos/587775807
git clone --depth 1 --no-tags https://github.com/WayneJiangCN/2022-FPGA-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/584165892
git clone --depth 1 --no-tags https://github.com/kennedn/fpga-learning.git f:/verilog_sva_gh_scraper/data/full_repos/584760794
git clone --depth 1 --no-tags https://github.com/Acharx/Digital-Design-Course-Project-With-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/586674613
git clone --depth 1 --no-tags https://github.com/2001-hagar/GPIO-UART-TO-APB.git f:/verilog_sva_gh_scraper/data/full_repos/585318208
git clone --depth 1 --no-tags https://github.com/gmsanchez/edu-ciaa-fpga-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/584481007
git clone --depth 1 --no-tags https://github.com/AjwadF123/Low-Pass-Filter-on-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/587400207
git clone --depth 1 --no-tags https://github.com/Moamenhimself/uart-controller.git f:/verilog_sva_gh_scraper/data/full_repos/585311896
git clone --depth 1 --no-tags https://github.com/0xdcia/proyecto_CHS.git f:/verilog_sva_gh_scraper/data/full_repos/584393641
git clone --depth 1 --no-tags https://github.com/kaveesh680/TrafficLightController.git f:/verilog_sva_gh_scraper/data/full_repos/584370261
git clone --depth 1 --no-tags https://github.com/wiizzz/CA2022.git f:/verilog_sva_gh_scraper/data/full_repos/588603955
git clone --depth 1 --no-tags https://github.com/xobs/caravel-minimax.git f:/verilog_sva_gh_scraper/data/full_repos/584700795
git clone --depth 1 --no-tags https://github.com/zhangkai0425/VWork.git f:/verilog_sva_gh_scraper/data/full_repos/588804507
git clone --depth 1 --no-tags https://github.com/aloretocornidez/school-notes.git f:/verilog_sva_gh_scraper/data/full_repos/587812094
git clone --depth 1 --no-tags https://github.com/RongyeL/rvseed.git f:/verilog_sva_gh_scraper/data/full_repos/584784286
