{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 23 12:18:25 2011 " "Info: Processing started: Mon May 23 12:18:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SDRAM0_CTRL -c SDRAM0_CTRL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "pll1:pll\|altpll:altpll_component\|_clk0 " "Info: No valid register-to-register data paths exist for clock \"pll1:pll\|altpll:altpll_component\|_clk0\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clk_in register delay_reg\[8\] register command_bus\[4\] 8.819 ns " "Info: Slack time is 8.819 ns for clock \"clk_in\" between source register \"delay_reg\[8\]\" and destination register \"command_bus\[4\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "89.44 MHz 11.181 ns " "Info: Fmax is 89.44 MHz (period= 11.181 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.772 ns + Largest register register " "Info: + Largest register to register requirement is 19.772 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.014 ns + Largest " "Info: + Largest clock skew is -0.014 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.886 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.886 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.537 ns) 2.886 ns command_bus\[4\] 3 REG LCFF_X78_Y46_N1 2 " "Info: 3: + IC(1.246 ns) + CELL(0.537 ns) = 2.886 ns; Loc. = LCFF_X78_Y46_N1; Fanout = 2; REG Node = 'command_bus\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { clk_in~clkctrl command_bus[4] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.88 % ) " "Info: Total cell delay = 1.526 ns ( 52.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.360 ns ( 47.12 % ) " "Info: Total interconnect delay = 1.360 ns ( 47.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { clk_in clk_in~clkctrl command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.886 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[4] {} } { 0.000ns 0.000ns 0.114ns 1.246ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.900 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.537 ns) 2.900 ns delay_reg\[8\] 3 REG LCFF_X61_Y24_N17 4 " "Info: 3: + IC(1.260 ns) + CELL(0.537 ns) = 2.900 ns; Loc. = LCFF_X61_Y24_N17; Fanout = 4; REG Node = 'delay_reg\[8\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.797 ns" { clk_in~clkctrl delay_reg[8] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.62 % ) " "Info: Total cell delay = 1.526 ns ( 52.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.374 ns ( 47.38 % ) " "Info: Total interconnect delay = 1.374 ns ( 47.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_in clk_in~clkctrl delay_reg[8] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} delay_reg[8] {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { clk_in clk_in~clkctrl command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.886 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[4] {} } { 0.000ns 0.000ns 0.114ns 1.246ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_in clk_in~clkctrl delay_reg[8] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} delay_reg[8] {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 232 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { clk_in clk_in~clkctrl command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.886 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[4] {} } { 0.000ns 0.000ns 0.114ns 1.246ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_in clk_in~clkctrl delay_reg[8] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} delay_reg[8] {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.953 ns - Longest register register " "Info: - Longest register to register delay is 10.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay_reg\[8\] 1 REG LCFF_X61_Y24_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y24_N17; Fanout = 4; REG Node = 'delay_reg\[8\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_reg[8] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 232 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.763 ns) + CELL(0.398 ns) 1.161 ns Equal2~0 2 COMB LCCOMB_X63_Y24_N20 2 " "Info: 2: + IC(0.763 ns) + CELL(0.398 ns) = 1.161 ns; Loc. = LCCOMB_X63_Y24_N20; Fanout = 2; COMB Node = 'Equal2~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.161 ns" { delay_reg[8] Equal2~0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.406 ns) 1.845 ns Equal4~1 3 COMB LCCOMB_X63_Y24_N2 5 " "Info: 3: + IC(0.278 ns) + CELL(0.406 ns) = 1.845 ns; Loc. = LCCOMB_X63_Y24_N2; Fanout = 5; COMB Node = 'Equal4~1'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { Equal2~0 Equal4~1 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 324 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(0.275 ns) 4.420 ns Equal2~3 4 COMB LCCOMB_X79_Y46_N4 4 " "Info: 4: + IC(2.300 ns) + CELL(0.275 ns) = 4.420 ns; Loc. = LCCOMB_X79_Y46_N4; Fanout = 4; COMB Node = 'Equal2~3'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.575 ns" { Equal4~1 Equal2~3 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.285 ns) + CELL(0.413 ns) 8.118 ns command_bus~6 5 COMB LCCOMB_X63_Y24_N10 1 " "Info: 5: + IC(3.285 ns) + CELL(0.413 ns) = 8.118 ns; Loc. = LCCOMB_X63_Y24_N10; Fanout = 1; COMB Node = 'command_bus~6'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.698 ns" { Equal2~3 command_bus~6 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.313 ns) + CELL(0.438 ns) 10.869 ns command_bus\[4\]~feeder 6 COMB LCCOMB_X78_Y46_N0 1 " "Info: 6: + IC(2.313 ns) + CELL(0.438 ns) = 10.869 ns; Loc. = LCCOMB_X78_Y46_N0; Fanout = 1; COMB Node = 'command_bus\[4\]~feeder'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { command_bus~6 command_bus[4]~feeder } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 10.953 ns command_bus\[4\] 7 REG LCFF_X78_Y46_N1 2 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 10.953 ns; Loc. = LCFF_X78_Y46_N1; Fanout = 2; REG Node = 'command_bus\[4\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { command_bus[4]~feeder command_bus[4] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.014 ns ( 18.39 % ) " "Info: Total cell delay = 2.014 ns ( 18.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.939 ns ( 81.61 % ) " "Info: Total interconnect delay = 8.939 ns ( 81.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.953 ns" { delay_reg[8] Equal2~0 Equal4~1 Equal2~3 command_bus~6 command_bus[4]~feeder command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.953 ns" { delay_reg[8] {} Equal2~0 {} Equal4~1 {} Equal2~3 {} command_bus~6 {} command_bus[4]~feeder {} command_bus[4] {} } { 0.000ns 0.763ns 0.278ns 2.300ns 3.285ns 2.313ns 0.000ns } { 0.000ns 0.398ns 0.406ns 0.275ns 0.413ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.886 ns" { clk_in clk_in~clkctrl command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.886 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[4] {} } { 0.000ns 0.000ns 0.114ns 1.246ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk_in clk_in~clkctrl delay_reg[8] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.900 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} delay_reg[8] {} } { 0.000ns 0.000ns 0.114ns 1.260ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.953 ns" { delay_reg[8] Equal2~0 Equal4~1 Equal2~3 command_bus~6 command_bus[4]~feeder command_bus[4] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "10.953 ns" { delay_reg[8] {} Equal2~0 {} Equal4~1 {} Equal2~3 {} command_bus~6 {} command_bus[4]~feeder {} command_bus[4] {} } { 0.000ns 0.763ns 0.278ns 2.300ns 3.285ns 2.313ns 0.000ns } { 0.000ns 0.398ns 0.406ns 0.275ns 0.413ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clk_in register DRAM_DQ\[15\]~reg0 register DRAM_DQ\[15\]~reg0 391 ps " "Info: Minimum slack time is 391 ps for clock \"clk_in\" between source register \"DRAM_DQ\[15\]~reg0\" and destination register \"DRAM_DQ\[15\]~reg0\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DRAM_DQ\[15\]~reg0 1 REG LCFF_X23_Y50_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y50_N7; Fanout = 3; REG Node = 'DRAM_DQ\[15\]~reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns DRAM_DQ~51 2 COMB LCCOMB_X23_Y50_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X23_Y50_N6; Fanout = 1; COMB Node = 'DRAM_DQ~51'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { DRAM_DQ[15]~reg0 DRAM_DQ~51 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns DRAM_DQ\[15\]~reg0 3 REG LCFF_X23_Y50_N7 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X23_Y50_N7; Fanout = 3; REG Node = 'DRAM_DQ\[15\]~reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { DRAM_DQ~51 DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DRAM_DQ[15]~reg0 DRAM_DQ~51 DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DRAM_DQ[15]~reg0 {} DRAM_DQ~51 {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clk_in 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"clk_in\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.915 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.537 ns) 2.915 ns DRAM_DQ\[15\]~reg0 3 REG LCFF_X23_Y50_N7 3 " "Info: 3: + IC(1.275 ns) + CELL(0.537 ns) = 2.915 ns; Loc. = LCFF_X23_Y50_N7; Fanout = 3; REG Node = 'DRAM_DQ\[15\]~reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.35 % ) " "Info: Total cell delay = 1.526 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk_in clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.915 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to source register is 2.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.275 ns) + CELL(0.537 ns) 2.915 ns DRAM_DQ\[15\]~reg0 3 REG LCFF_X23_Y50_N7 3 " "Info: 3: + IC(1.275 ns) + CELL(0.537 ns) = 2.915 ns; Loc. = LCFF_X23_Y50_N7; Fanout = 3; REG Node = 'DRAM_DQ\[15\]~reg0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.812 ns" { clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.35 % ) " "Info: Total cell delay = 1.526 ns ( 52.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.389 ns ( 47.65 % ) " "Info: Total interconnect delay = 1.389 ns ( 47.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk_in clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk_in clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk_in clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { DRAM_DQ[15]~reg0 DRAM_DQ~51 DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { DRAM_DQ[15]~reg0 {} DRAM_DQ~51 {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.915 ns" { clk_in clk_in~clkctrl DRAM_DQ[15]~reg0 } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.915 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} DRAM_DQ[15]~reg0 {} } { 0.000ns 0.000ns 0.114ns 1.275ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "command_bus\[3\] rd_n_from_up clk_in 10.440 ns register " "Info: tsu for register \"command_bus\[3\]\" (data pin = \"rd_n_from_up\", clock pin = \"clk_in\") is 10.440 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.364 ns + Longest pin register " "Info: + Longest pin to register delay is 13.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns rd_n_from_up 1 PIN PIN_F27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_F27; Fanout = 8; PIN Node = 'rd_n_from_up'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_n_from_up } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 53 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.442 ns) + CELL(0.393 ns) 6.687 ns small_count_reg~0 2 COMB LCCOMB_X80_Y45_N0 9 " "Info: 2: + IC(5.442 ns) + CELL(0.393 ns) = 6.687 ns; Loc. = LCCOMB_X80_Y45_N0; Fanout = 9; COMB Node = 'small_count_reg~0'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.835 ns" { rd_n_from_up small_count_reg~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.275 ns) 7.986 ns command_bus~8 3 COMB LCCOMB_X78_Y46_N28 1 " "Info: 3: + IC(1.024 ns) + CELL(0.275 ns) = 7.986 ns; Loc. = LCCOMB_X78_Y46_N28; Fanout = 1; COMB Node = 'command_bus~8'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { small_count_reg~0 command_bus~8 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.341 ns) + CELL(0.420 ns) 10.747 ns command_bus~9 4 COMB LCCOMB_X63_Y24_N4 1 " "Info: 4: + IC(2.341 ns) + CELL(0.420 ns) = 10.747 ns; Loc. = LCCOMB_X63_Y24_N4; Fanout = 1; COMB Node = 'command_bus~9'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.761 ns" { command_bus~8 command_bus~9 } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.384 ns) + CELL(0.149 ns) 13.280 ns command_bus\[3\]~feeder 5 COMB LCCOMB_X79_Y46_N0 1 " "Info: 5: + IC(2.384 ns) + CELL(0.149 ns) = 13.280 ns; Loc. = LCCOMB_X79_Y46_N0; Fanout = 1; COMB Node = 'command_bus\[3\]~feeder'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { command_bus~9 command_bus[3]~feeder } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.364 ns command_bus\[3\] 6 REG LCFF_X79_Y46_N1 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 13.364 ns; Loc. = LCFF_X79_Y46_N1; Fanout = 2; REG Node = 'command_bus\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { command_bus[3]~feeder command_bus[3] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.173 ns ( 16.26 % ) " "Info: Total cell delay = 2.173 ns ( 16.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.191 ns ( 83.74 % ) " "Info: Total interconnect delay = 11.191 ns ( 83.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.364 ns" { rd_n_from_up small_count_reg~0 command_bus~8 command_bus~9 command_bus[3]~feeder command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.364 ns" { rd_n_from_up {} rd_n_from_up~combout {} small_count_reg~0 {} command_bus~8 {} command_bus~9 {} command_bus[3]~feeder {} command_bus[3] {} } { 0.000ns 0.000ns 5.442ns 1.024ns 2.341ns 2.384ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.888 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.248 ns) + CELL(0.537 ns) 2.888 ns command_bus\[3\] 3 REG LCFF_X79_Y46_N1 2 " "Info: 3: + IC(1.248 ns) + CELL(0.537 ns) = 2.888 ns; Loc. = LCFF_X79_Y46_N1; Fanout = 2; REG Node = 'command_bus\[3\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { clk_in~clkctrl command_bus[3] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.84 % ) " "Info: Total cell delay = 1.526 ns ( 52.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.362 ns ( 47.16 % ) " "Info: Total interconnect delay = 1.362 ns ( 47.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk_in clk_in~clkctrl command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[3] {} } { 0.000ns 0.000ns 0.114ns 1.248ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.364 ns" { rd_n_from_up small_count_reg~0 command_bus~8 command_bus~9 command_bus[3]~feeder command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "13.364 ns" { rd_n_from_up {} rd_n_from_up~combout {} small_count_reg~0 {} command_bus~8 {} command_bus~9 {} command_bus[3]~feeder {} command_bus[3] {} } { 0.000ns 0.000ns 5.442ns 1.024ns 2.341ns 2.384ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.275ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.888 ns" { clk_in clk_in~clkctrl command_bus[3] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.888 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} command_bus[3] {} } { 0.000ns 0.000ns 0.114ns 1.248ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in oDRAM0_A\[10\] addr_sig\[10\] 8.750 ns register " "Info: tco from clock \"clk_in\" to destination pin \"oDRAM0_A\[10\]\" through register \"addr_sig\[10\]\" is 8.750 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns addr_sig\[10\] 3 REG LCFF_X63_Y24_N1 3 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X63_Y24_N1; Fanout = 3; REG Node = 'addr_sig\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk_in clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} addr_sig[10] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.598 ns + Longest register pin " "Info: + Longest register to pin delay is 5.598 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns addr_sig\[10\] 1 REG LCFF_X63_Y24_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y24_N1; Fanout = 3; REG Node = 'addr_sig\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_sig[10] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.812 ns) + CELL(2.786 ns) 5.598 ns oDRAM0_A\[10\] 2 PIN PIN_H18 0 " "Info: 2: + IC(2.812 ns) + CELL(2.786 ns) = 5.598 ns; Loc. = PIN_H18; Fanout = 0; PIN Node = 'oDRAM0_A\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { addr_sig[10] oDRAM0_A[10] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 34 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.786 ns ( 49.77 % ) " "Info: Total cell delay = 2.786 ns ( 49.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.812 ns ( 50.23 % ) " "Info: Total interconnect delay = 2.812 ns ( 50.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { addr_sig[10] oDRAM0_A[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.598 ns" { addr_sig[10] {} oDRAM0_A[10] {} } { 0.000ns 2.812ns } { 0.000ns 2.786ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk_in clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} addr_sig[10] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.598 ns" { addr_sig[10] oDRAM0_A[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "5.598 ns" { addr_sig[10] {} oDRAM0_A[10] {} } { 0.000ns 2.812ns } { 0.000ns 2.786ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "addr_sig\[10\] reset clk_in -0.286 ns register " "Info: th for register \"addr_sig\[10\]\" (data pin = \"reset\", clock pin = \"clk_in\") is -0.286 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.902 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clk_in 1 CLK PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_R2; Fanout = 2; CLK Node = 'clk_in'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clk_in~clkctrl 2 COMB CLKCTRL_G2 95 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G2; Fanout = 95; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 47 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.262 ns) + CELL(0.537 ns) 2.902 ns addr_sig\[10\] 3 REG LCFF_X63_Y24_N1 3 " "Info: 3: + IC(1.262 ns) + CELL(0.537 ns) = 2.902 ns; Loc. = LCFF_X63_Y24_N1; Fanout = 3; REG Node = 'addr_sig\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.58 % ) " "Info: Total cell delay = 1.526 ns ( 52.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.376 ns ( 47.42 % ) " "Info: Total interconnect delay = 1.376 ns ( 47.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk_in clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} addr_sig[10] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.454 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns reset 1 PIN PIN_T2 33 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 33; PIN Node = 'reset'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 48 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.955 ns) + CELL(0.510 ns) 3.454 ns addr_sig\[10\] 2 REG LCFF_X63_Y24_N1 3 " "Info: 2: + IC(1.955 ns) + CELL(0.510 ns) = 3.454 ns; Loc. = LCFF_X63_Y24_N1; Fanout = 3; REG Node = 'addr_sig\[10\]'" {  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.465 ns" { reset addr_sig[10] } "NODE_NAME" } } { "SDRAM0_CTRL.vhd" "" { Text "D:/Technische Informatik/Semester 6/Projektarbeit/Projektarbeit_de270/Quellcode/Main/SDRAM0_CTRL/SDRAM0_CTRL.vhd" 296 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 43.40 % ) " "Info: Total cell delay = 1.499 ns ( 43.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.955 ns ( 56.60 % ) " "Info: Total interconnect delay = 1.955 ns ( 56.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { reset addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { reset {} reset~combout {} addr_sig[10] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 0.989ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.902 ns" { clk_in clk_in~clkctrl addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "2.902 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} addr_sig[10] {} } { 0.000ns 0.000ns 0.114ns 1.262ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.454 ns" { reset addr_sig[10] } "NODE_NAME" } } { "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0sp1/quartus/bin/Technology_Viewer.qrui" "3.454 ns" { reset {} reset~combout {} addr_sig[10] {} } { 0.000ns 0.000ns 1.955ns } { 0.000ns 0.989ns 0.510ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 23 12:18:26 2011 " "Info: Processing ended: Mon May 23 12:18:26 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
