#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Nov 25 11:25:17 2019
# Process ID: 15348
# Current directory: D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1
# Command line: vivado.exe -log design_1_bram_interface_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_bram_interface_0_0.tcl
# Log file: D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/design_1_bram_interface_0_0.vds
# Journal file: D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_bram_interface_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vivado/project/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_bram_interface_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 397.543 ; gain = 101.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_bram_interface_0_0' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ip/design_1_bram_interface_0_0/synth/design_1_bram_interface_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bram_interface' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/bram_interface.v:43]
INFO: [Synth 8-6157] synthesizing module 'processor' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:1]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter INST bound to: 1 - type: integer 
	Parameter ADD bound to: 2 - type: integer 
	Parameter SUB bound to: 3 - type: integer 
	Parameter MUL bound to: 4 - type: integer 
	Parameter TRAN bound to: 5 - type: integer 
	Parameter DET bound to: 6 - type: integer 
	Parameter DONE bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:30]
INFO: [Synth 8-226] default block is never used [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:68]
INFO: [Synth 8-6155] done synthesizing module 'processor' (1#1) [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:1]
INFO: [Synth 8-6157] synthesizing module 'controller' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/controller.v:22]
	Parameter bram_base_addr bound to: 0 - type: integer 
	Parameter result_base_addr bound to: 0 - type: integer 
	Parameter RESET_1 bound to: 0 - type: integer 
	Parameter RESET_2 bound to: 1 - type: integer 
	Parameter IDLE bound to: 2 - type: integer 
	Parameter R_BEGIN_1 bound to: 3 - type: integer 
	Parameter R_BEGIN_2 bound to: 4 - type: integer 
	Parameter READ_1 bound to: 5 - type: integer 
	Parameter READ_2 bound to: 6 - type: integer 
	Parameter READ_3 bound to: 7 - type: integer 
	Parameter READ_4 bound to: 8 - type: integer 
	Parameter WAIT bound to: 9 - type: integer 
	Parameter WRITE_1 bound to: 10 - type: integer 
	Parameter WRITE_2 bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (2#1) [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/controller.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bram_interface' (3#1) [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/bram_interface.v:43]
INFO: [Synth 8-6155] done synthesizing module 'design_1_bram_interface_0_0' (4#1) [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ip/design_1_bram_interface_0_0/synth/design_1_bram_interface_0_0.v:58]
WARNING: [Synth 8-3331] design processor has unconnected port p_rdata[63]
WARNING: [Synth 8-3331] design processor has unconnected port p_rdata[62]
WARNING: [Synth 8-3331] design processor has unconnected port p_rdata[61]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 452.961 ; gain = 156.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 452.961 ; gain = 156.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 452.961 ; gain = 156.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ip/design_1_bram_interface_0_0/src/matrix_clk.xdc] for cell 'inst'
Finished Parsing XDC File [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ip/design_1_bram_interface_0_0/src/matrix_clk.xdc] for cell 'inst'
Parsing XDC File [D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 807.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 807.695 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.705 . Memory (MB): peak = 809.191 ; gain = 1.582
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 809.191 ; gain = 512.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 809.191 ; gain = 512.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 809.191 ; gain = 512.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "n_state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_wdata0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'controller'
INFO: [Synth 8-5544] ROM "inst_valid" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_r" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter_w" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "we" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "start" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count_goal" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b_wdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RESET_1 |                     000000000001 |                             0000
                 RESET_2 |                     000000000010 |                             0001
                    IDLE |                     000000000100 |                             0010
                  READ_1 |                     000000001000 |                             0101
                  READ_2 |                     000000010000 |                             0110
                  READ_3 |                     000000100000 |                             0111
                  READ_4 |                     000001000000 |                             1000
                    WAIT |                     000010000000 |                             1001
                 WRITE_1 |                     000100000000 |                             1010
                 WRITE_2 |                     001000000000 |                             1011
               R_BEGIN_1 |                     010000000000 |                             0011
               R_BEGIN_2 |                     100000000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 809.191 ; gain = 512.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 9     
	                7 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 7     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 4     
	   3 Input      7 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 18    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	  12 Input     32 Bit        Muxes := 7     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'po/B_0_reg[6:0]' into 'po/B_0_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:77]
INFO: [Synth 8-4471] merging register 'po/B_2_reg[6:0]' into 'po/B_2_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:79]
INFO: [Synth 8-4471] merging register 'po/B_1_reg[6:0]' into 'po/B_1_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:78]
INFO: [Synth 8-4471] merging register 'po/B_3_reg[6:0]' into 'po/B_3_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:80]
INFO: [Synth 8-4471] merging register 'po/A_2_reg[6:0]' into 'po/A_2_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:75]
INFO: [Synth 8-4471] merging register 'po/A_3_reg[6:0]' into 'po/A_3_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:76]
INFO: [Synth 8-4471] merging register 'po/A_2_reg[6:0]' into 'po/A_2_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:75]
INFO: [Synth 8-4471] merging register 'po/A_3_reg[6:0]' into 'po/A_3_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:76]
INFO: [Synth 8-4471] merging register 'po/A_3_reg[6:0]' into 'po/A_3_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:76]
INFO: [Synth 8-4471] merging register 'po/A_2_reg[6:0]' into 'po/A_2_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:75]
INFO: [Synth 8-4471] merging register 'po/A_0_reg[6:0]' into 'po/A_0_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:73]
INFO: [Synth 8-4471] merging register 'po/A_1_reg[6:0]' into 'po/A_1_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:74]
INFO: [Synth 8-4471] merging register 'po/A_0_reg[6:0]' into 'po/A_0_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:73]
INFO: [Synth 8-4471] merging register 'po/A_1_reg[6:0]' into 'po/A_1_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:74]
INFO: [Synth 8-4471] merging register 'po/B_0_reg[6:0]' into 'po/B_0_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:77]
INFO: [Synth 8-4471] merging register 'po/B_2_reg[6:0]' into 'po/B_2_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:79]
INFO: [Synth 8-4471] merging register 'po/B_1_reg[6:0]' into 'po/B_1_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:78]
INFO: [Synth 8-4471] merging register 'po/B_3_reg[6:0]' into 'po/B_3_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:80]
INFO: [Synth 8-4471] merging register 'po/A_0_reg[6:0]' into 'po/A_0_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:73]
INFO: [Synth 8-4471] merging register 'po/A_1_reg[6:0]' into 'po/A_1_reg[6:0]' [d:/Vivado/project/hw5_test10/hw5_test10.srcs/sources_1/bd/design_1/ipshared/1871/src/processor.v:74]
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[0]' (FDE) to 'inst/co/count_goal_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[1]' (FDE) to 'inst/co/count_goal_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[2]' (FDE) to 'inst/co/count_goal_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\co/count_goal_reg[3] )
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[4]' (FDE) to 'inst/co/count_goal_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[5]' (FDE) to 'inst/co/count_goal_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[6]' (FDE) to 'inst/co/count_goal_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[7]' (FDE) to 'inst/co/count_goal_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[8]' (FDE) to 'inst/co/count_goal_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[9]' (FDE) to 'inst/co/count_goal_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[10]' (FDE) to 'inst/co/count_goal_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[11]' (FDE) to 'inst/co/count_goal_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[12]' (FDE) to 'inst/co/count_goal_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[13]' (FDE) to 'inst/co/count_goal_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[14]' (FDE) to 'inst/co/count_goal_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[15]' (FDE) to 'inst/co/count_goal_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[16]' (FDE) to 'inst/co/count_goal_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[17]' (FDE) to 'inst/co/count_goal_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[18]' (FDE) to 'inst/co/count_goal_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[19]' (FDE) to 'inst/co/count_goal_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[20]' (FDE) to 'inst/co/count_goal_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[21]' (FDE) to 'inst/co/count_goal_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[22]' (FDE) to 'inst/co/count_goal_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[23]' (FDE) to 'inst/co/count_goal_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[24]' (FDE) to 'inst/co/count_goal_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[25]' (FDE) to 'inst/co/count_goal_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[26]' (FDE) to 'inst/co/count_goal_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[27]' (FDE) to 'inst/co/count_goal_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[28]' (FDE) to 'inst/co/count_goal_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[29]' (FDE) to 'inst/co/count_goal_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/co/count_goal_reg[30]' (FDE) to 'inst/co/count_goal_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\co/count_goal_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/po/p_wdata_reg[28]' (FDRE) to 'inst/po/p_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/po/p_wdata_reg[29]' (FDRE) to 'inst/po/p_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/po/p_wdata_reg[30]' (FDRE) to 'inst/po/p_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\po/p_wdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/co/we_reg[0]' (FDE) to 'inst/co/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/co/we_reg[1]' (FDE) to 'inst/co/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/co/we_reg[2]' (FDE) to 'inst/co/we_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/co/b_wdata_reg[28]' (FDE) to 'inst/co/b_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/co/b_wdata_reg[29]' (FDE) to 'inst/co/b_wdata_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/co/b_wdata_reg[30]' (FDE) to 'inst/co/b_wdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\co/b_wdata_reg[31] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 809.191 ; gain = 512.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 809.754 ; gain = 513.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 849.883 ; gain = 553.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    91|
|2     |LUT1   |     3|
|3     |LUT2   |   240|
|4     |LUT3   |    36|
|5     |LUT4   |    84|
|6     |LUT5   |    59|
|7     |LUT6   |   134|
|8     |FDCE   |    14|
|9     |FDPE   |     1|
|10    |FDRE   |   308|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   970|
|2     |  inst   |bram_interface |   970|
|3     |    co   |controller     |   359|
|4     |    po   |processor      |   611|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 856.293 ; gain = 203.539
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 856.293 ; gain = 559.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.293 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
105 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:48 . Memory (MB): peak = 856.293 ; gain = 568.660
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 856.293 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/design_1_bram_interface_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_bram_interface_0_0, cache-ID = 734019f3f917686c
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 856.293 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/project/hw5_test10/hw5_test10.runs/design_1_bram_interface_0_0_synth_1/design_1_bram_interface_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_bram_interface_0_0_utilization_synth.rpt -pb design_1_bram_interface_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 11:26:14 2019...
