
*** Running vivado
    with args -log system_affine_transform_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_affine_transform_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source system_affine_transform_0_0.tcl -notrace
Command: synth_design -top system_affine_transform_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15020 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 349.141 ; gain = 139.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_affine_transform_0_0' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:72]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'affine_transform' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:14' bound to instance 'U0' of component 'affine_transform' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'affine_transform' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:38]
	Parameter ADDRESS_WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'uint_to_ieee754_fp' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/uint_to_ieee754_fp.vhd:13' bound to instance 'X_INPUT' of component 'uint_to_ieee754_fp' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:78]
INFO: [Synth 8-638] synthesizing module 'uint_to_ieee754_fp' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/uint_to_ieee754_fp.vhd:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uint_to_ieee754_fp' (1#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/uint_to_ieee754_fp.vhd:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'uint_to_ieee754_fp' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/uint_to_ieee754_fp.vhd:13' bound to instance 'Y_INPUT' of component 'uint_to_ieee754_fp' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:79]
INFO: [Synth 8-3491] module 'ieee754_fp_multiplier' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:13' bound to instance 'A00_MULTIPLIER' of component 'ieee754_fp_multiplier' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:81]
INFO: [Synth 8-638] synthesizing module 'ieee754_fp_multiplier' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ieee754_fp_multiplier' (2#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:21]
INFO: [Synth 8-3491] module 'ieee754_fp_multiplier' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:13' bound to instance 'A01_MULTIPLIER' of component 'ieee754_fp_multiplier' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:82]
INFO: [Synth 8-3491] module 'ieee754_fp_multiplier' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:13' bound to instance 'A10_MULTIPLIER' of component 'ieee754_fp_multiplier' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:83]
INFO: [Synth 8-3491] module 'ieee754_fp_multiplier' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:13' bound to instance 'A11_MULTIPLIER' of component 'ieee754_fp_multiplier' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:84]
INFO: [Synth 8-3491] module 'ieee754_fp_adder_subtractor' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_adder_subtractor.vhd:13' bound to instance 'X_ADDER' of component 'ieee754_fp_adder_subtractor' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:86]
INFO: [Synth 8-638] synthesizing module 'ieee754_fp_adder_subtractor' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_adder_subtractor.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'ieee754_fp_adder_subtractor' (3#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_adder_subtractor.vhd:21]
INFO: [Synth 8-3491] module 'ieee754_fp_adder_subtractor' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_adder_subtractor.vhd:13' bound to instance 'Y_ADDER' of component 'ieee754_fp_adder_subtractor' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:87]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ieee754_fp_to_uint' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/general_ip/ieee754_fp_to_uint/ieee754_fp_to_uint.srcs/sources_1/new/ieee754_fp_to_uint.vhd:13' bound to instance 'X_OUTPUT' of component 'ieee754_fp_to_uint' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:89]
INFO: [Synth 8-638] synthesizing module 'ieee754_fp_to_uint' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/general_ip/ieee754_fp_to_uint/ieee754_fp_to_uint.srcs/sources_1/new/ieee754_fp_to_uint.vhd:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ieee754_fp_to_uint' (4#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/general_ip/ieee754_fp_to_uint/ieee754_fp_to_uint.srcs/sources_1/new/ieee754_fp_to_uint.vhd:23]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'ieee754_fp_to_uint' declared at 'c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/general_ip/ieee754_fp_to_uint/ieee754_fp_to_uint.srcs/sources_1/new/ieee754_fp_to_uint.vhd:13' bound to instance 'Y_OUTPUT' of component 'ieee754_fp_to_uint' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'affine_transform' (5#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/9576/affine_transform.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'system_affine_transform_0_0' (6#1) [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ip/system_affine_transform_0_0/synth/system_affine_transform_0_0.vhd:72]
WARNING: [Synth 8-3331] design ieee754_fp_to_uint has unconnected port x[31]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_translate[10]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_translate[10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 386.441 ; gain = 176.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 386.441 ; gain = 176.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 678.266 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 678.266 ; gain = 468.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 678.266 ; gain = 468.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 678.266 ; gain = 468.508
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mantissa" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_multiplier.vhd:55]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/ieee754_fp_adder_subtractor.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'mantissa_reg' [c:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.srcs/sources_1/bd/system/ipshared/imports/new/uint_to_ieee754_fp.vhd:29]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:43 . Memory (MB): peak = 678.266 ; gain = 468.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 8     
	   3 Input     25 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               10 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     25 Bit        Muxes := 8     
	  25 Input     25 Bit        Muxes := 2     
	   2 Input     23 Bit        Muxes := 10    
	  10 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module uint_to_ieee754_fp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 2     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ieee754_fp_multiplier 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
Module ieee754_fp_adder_subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 2     
	   3 Input     25 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 4     
	  25 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ieee754_fp_to_uint 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
Module affine_transform 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP z_mantissa1, operation Mode is: A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: Generating DSP z_mantissa1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
DSP Report: operator z_mantissa1 is absorbed into DSP z_mantissa1.
WARNING: [Synth 8-3331] design ieee754_fp_to_uint has unconnected port x[31]
WARNING: [Synth 8-3331] design affine_transform has unconnected port x_translate[10]
WARNING: [Synth 8-3331] design affine_transform has unconnected port y_translate[10]
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[0]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[1]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[2]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[3]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[4]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[5]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[6]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[7]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[8]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[9]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[10]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3886] merging instance 'uint_to_ieee754_fp:/mantissa_reg[11]' (LD) to 'uint_to_ieee754_fp:/mantissa_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uint_to_ieee754_fp:/\mantissa_reg[12] )
WARNING: [Synth 8-3332] Sequential element (mantissa_reg[12]) is unused and will be removed from module uint_to_ieee754_fp.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:49 . Memory (MB): peak = 678.266 ; gain = 468.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ieee754_fp_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ieee754_fp_multiplier | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 706.797 ; gain = 497.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:01:03 . Memory (MB): peak = 707.777 ; gain = 498.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   116|
|2     |DSP48E1 |     8|
|3     |LUT1    |   152|
|4     |LUT2    |   178|
|5     |LUT3    |    62|
|6     |LUT4    |   148|
|7     |LUT5    |   382|
|8     |LUT6    |  1288|
|9     |FDRE    |    40|
+------+--------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        |  2374|
|2     |  U0               |affine_transform        |  2186|
|3     |    A00_MULTIPLIER |ieee754_fp_multiplier   |   300|
|4     |    A01_MULTIPLIER |ieee754_fp_multiplier_0 |   129|
|5     |    A10_MULTIPLIER |ieee754_fp_multiplier_1 |   335|
|6     |    A11_MULTIPLIER |ieee754_fp_multiplier_2 |   164|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:04 . Memory (MB): peak = 771.066 ; gain = 561.309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 771.066 ; gain = 206.508
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 771.066 ; gain = 561.309
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:00 . Memory (MB): peak = 771.066 ; gain = 498.332
INFO: [Common 17-1381] The checkpoint 'C:/Zybo-Open-Source-Video-IP-Toolbox/video_processing_examples/affine_transform_demo/affine_transform_demo.runs/system_affine_transform_0_0_synth_1/system_affine_transform_0_0.dcp' has been generated.
