{"vcs1":{"timestamp_begin":1739443420.760782728, "rt":0.26, "ut":0.13, "st":0.10}}
{"vcselab":{"timestamp_begin":1739443421.098818830, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1739443421.407285172, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739443420.532937939}
{"VCS_COMP_START_TIME": 1739443420.532937939}
{"VCS_COMP_END_TIME": 1739443421.628983160}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265532}}
{"vcselab": {"peak_mem": 150348}}
