{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  4 16:45:54 2010 " "Info: Processing started: Thu Nov  4 16:45:54 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off test_1 -c test_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[0\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[2\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemtoReg\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|RegDst " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|RegDst\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "SingleCycle:inst7\|SCControlJ2:inst2\|MemRead " "Warning: Node \"SingleCycle:inst7\|SCControlJ2:inst2\|MemRead\" is a latch" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[14\] " "Info: Assuming node \"SW\[14\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "51 " "Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 52 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal4~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 48 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~7\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 70 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal13~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 28 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 50 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~115 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~115\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~6\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 29 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 48 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal15~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0\" as buffer" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 35 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_1Hz\" as buffer" {  } { { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 17 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4 " "Info: Detected gated clock \"SingleCycle:inst7\|SCControlJ2:inst2\|always0~4\" as buffer" {  } { { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|SCControlJ2:inst2\|always0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 654 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 634 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 614 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 594 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 574 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 214 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 194 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 174 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 154 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 134 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 114 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 94 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 74 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 54 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0 " "Info: Detected gated clock \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0\" as buffer" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst5\|5~0 " "Info: Detected gated clock \"21mux:inst5\|5~0\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst5\|5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "onepulse:inst2\|PB_single_pulse " "Info: Detected ripple clock \"onepulse:inst2\|PB_single_pulse\" as buffer" {  } { { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "onepulse:inst2\|PB_single_pulse" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "21mux:inst3\|5 " "Info: Detected gated clock \"21mux:inst3\|5\" as buffer" {  } { { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } } { "/usr/local/quartus/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/quartus/quartus/linux/Assignment Editor.qase" 1 { { 0 "21mux:inst3\|5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] register LCD_Display:inst10\|DATA_BUS_VALUE\[1\] 21.22 MHz 47.12 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 21.22 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination register \"LCD_Display:inst10\|DATA_BUS_VALUE\[1\]\" (period= 47.12 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.843 ns + Longest register register " "Info: + Longest register to register delay is 8.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X34_Y22_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.275 ns) 1.335 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575 2 COMB LCCOMB_X32_Y19_N0 15 " "Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.335 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 2.548 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577 3 COMB LCCOMB_X33_Y23_N6 1 " "Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.213 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.940 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578 4 COMB LCCOMB_X33_Y23_N0 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.337 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587 5 COMB LCCOMB_X33_Y23_N8 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.863 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589 6 COMB LCCOMB_X33_Y23_N2 3 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.261 ns SingleCycle:inst7\|SCbranch:inst7\|Add0~3 7 COMB LCCOMB_X33_Y23_N22 3 " "Info: 7: + IC(0.248 ns) + CELL(0.150 ns) = 4.261 ns; Loc. = LCCOMB_X33_Y23_N22; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCbranch:inst7\|Add0~3'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.398 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|SCbranch:inst7|Add0~3 } "NODE_NAME" } } { "scbranch.v" "" { Text "/usr/students/jcastro/Desktop/test_1/scbranch.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.150 ns) 5.629 ns LCD_Display:inst10\|Mux3~89 8 COMB LCCOMB_X27_Y24_N0 1 " "Info: 8: + IC(1.218 ns) + CELL(0.150 ns) = 5.629 ns; Loc. = LCCOMB_X27_Y24_N0; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~89'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.368 ns" { SingleCycle:inst7|SCbranch:inst7|Add0~3 LCD_Display:inst10|Mux3~89 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.030 ns LCD_Display:inst10\|Mux3~181 9 COMB LCCOMB_X27_Y24_N18 1 " "Info: 9: + IC(0.251 ns) + CELL(0.150 ns) = 6.030 ns; Loc. = LCCOMB_X27_Y24_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~181'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.401 ns" { LCD_Display:inst10|Mux3~89 LCD_Display:inst10|Mux3~181 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 6.425 ns LCD_Display:inst10\|Mux3 10 COMB LCCOMB_X27_Y24_N4 2 " "Info: 10: + IC(0.245 ns) + CELL(0.150 ns) = 6.425 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 2; COMB Node = 'LCD_Display:inst10\|Mux3'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 7.105 ns LCD_Display:inst10\|LessThan1~0 11 COMB LCCOMB_X27_Y24_N14 4 " "Info: 11: + IC(0.260 ns) + CELL(0.420 ns) = 7.105 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.680 ns" { LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 7.647 ns LCD_Display:inst10\|Selector3~0 12 COMB LCCOMB_X27_Y24_N24 3 " "Info: 12: + IC(0.267 ns) + CELL(0.275 ns) = 7.647 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.542 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 8.365 ns LCD_Display:inst10\|Selector8~0 13 COMB LCCOMB_X27_Y24_N22 1 " "Info: 13: + IC(0.280 ns) + CELL(0.438 ns) = 8.365 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector8~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.718 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 8.759 ns LCD_Display:inst10\|Selector8~1 14 COMB LCCOMB_X27_Y24_N2 1 " "Info: 14: + IC(0.245 ns) + CELL(0.149 ns) = 8.759 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector8~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.843 ns LCD_Display:inst10\|DATA_BUS_VALUE\[1\] 15 REG LCFF_X27_Y24_N3 2 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 8.843 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.091 ns ( 34.95 % ) " "Info: Total cell delay = 3.091 ns ( 34.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.752 ns ( 65.05 % ) " "Info: Total interconnect delay = 5.752 ns ( 65.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.843 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|SCbranch:inst7|Add0~3 LCD_Display:inst10|Mux3~89 LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.843 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|SCbranch:inst7|Add0~3 {} LCD_Display:inst10|Mux3~89 {} LCD_Display:inst10|Mux3~181 {} LCD_Display:inst10|Mux3 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector8~0 {} LCD_Display:inst10|Selector8~1 {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 0.248ns 1.218ns 0.251ns 0.245ns 0.260ns 0.267ns 0.280ns 0.245ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-14.753 ns - Smallest " "Info: - Smallest clock skew is -14.753 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns LCD_Display:inst10\|DATA_BUS_VALUE\[1\] 3 REG LCFF_X27_Y24_N3 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 17.433 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 17.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.787 ns) 3.127 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X18_Y12_N29 2 " "Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.128 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.150 ns) 3.591 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X18_Y12_N2 1 " "Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.464 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.981 ns 21mux:inst3\|5 4 COMB LCCOMB_X18_Y12_N0 6 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 6.511 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y21 17 " "Info: 5: + IC(1.660 ns) + CELL(0.870 ns) = 6.511 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.504 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 6 MEM M4K_X26_Y21 30 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 9.504 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 10.853 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 7 COMB LCCOMB_X33_Y21_N22 16 " "Info: 7: + IC(0.951 ns) + CELL(0.398 ns) = 10.853 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 12.337 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 8 COMB LCCOMB_X23_Y21_N24 2 " "Info: 8: + IC(1.209 ns) + CELL(0.275 ns) = 12.337 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 13.478 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 9 COMB LCCOMB_X25_Y21_N28 1 " "Info: 9: + IC(0.703 ns) + CELL(0.438 ns) = 13.478 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 14.142 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 10 COMB LCCOMB_X25_Y21_N30 1 " "Info: 10: + IC(0.244 ns) + CELL(0.420 ns) = 14.142 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 15.924 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 11 COMB CLKCTRL_G1 4 " "Info: 11: + IC(1.782 ns) + CELL(0.000 ns) = 15.924 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 17.433 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 12 REG LCCOMB_X34_Y22_N28 55 " "Info: 12: + IC(1.359 ns) + CELL(0.150 ns) = 17.433 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.630 ns ( 43.77 % ) " "Info: Total cell delay = 7.630 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.803 ns ( 56.23 % ) " "Info: Total interconnect delay = 9.803 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "8.843 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|SCbranch:inst7|Add0~3 LCD_Display:inst10|Mux3~89 LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "8.843 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|SCbranch:inst7|Add0~3 {} LCD_Display:inst10|Mux3~89 {} LCD_Display:inst10|Mux3~181 {} LCD_Display:inst10|Mux3 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector8~0 {} LCD_Display:inst10|Selector8~1 {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 0.248ns 1.218ns 0.251ns 0.245ns 0.260ns 0.267ns 0.280ns 0.245ns 0.000ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[14\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 22.89 MHz 43.682 ns Internal " "Info: Clock \"SW\[14\]\" has Internal fmax of 22.89 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 43.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.675 ns + Longest register memory " "Info: + Longest register to memory delay is 10.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X34_Y22_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.275 ns) 1.335 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575 2 COMB LCCOMB_X32_Y19_N0 15 " "Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.335 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 2.548 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577 3 COMB LCCOMB_X33_Y23_N6 1 " "Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.213 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.940 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578 4 COMB LCCOMB_X33_Y23_N0 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.337 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587 5 COMB LCCOMB_X33_Y23_N8 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.863 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589 6 COMB LCCOMB_X33_Y23_N2 3 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.398 ns) 7.106 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~19 7 COMB LCCOMB_X34_Y22_N24 1 " "Info: 7: + IC(2.845 ns) + CELL(0.398 ns) = 7.106 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.243 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.275 ns) 8.081 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 8 COMB LCCOMB_X31_Y22_N0 1 " "Info: 8: + IC(0.700 ns) + CELL(0.275 ns) = 8.081 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.975 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.471 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 9 COMB LCCOMB_X31_Y22_N2 16 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.150 ns) 9.388 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[0\]~0 10 COMB LCCOMB_X30_Y24_N14 3 " "Info: 10: + IC(0.767 ns) + CELL(0.150 ns) = 9.388 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[0\]~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.917 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.142 ns) 10.675 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 11 MEM M4K_X26_Y21 17 " "Info: 11: + IC(1.145 ns) + CELL(0.142 ns) = 10.675 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.287 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.240 ns ( 20.98 % ) " "Info: Total cell delay = 2.240 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.435 ns ( 79.02 % ) " "Info: Total interconnect delay = 8.435 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 0.767ns 1.145ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.131 ns - Smallest " "Info: - Smallest clock skew is -11.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 5.318 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[14\]\" to destination memory is 5.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.438 ns) 2.607 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X18_Y12_N2 1 " "Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.765 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.997 ns 21mux:inst3\|5 3 COMB LCCOMB_X18_Y12_N0 6 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.661 ns) 5.318 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y21 17 " "Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 5.318 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.321 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 39.32 % ) " "Info: Total cell delay = 2.091 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.227 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.227 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 16.449 ns - Longest register " "Info: - Longest clock path from clock \"SW\[14\]\" to source register is 16.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.438 ns) 2.607 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X18_Y12_N2 1 " "Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.765 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.997 ns 21mux:inst3\|5 3 COMB LCCOMB_X18_Y12_N0 6 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 5.527 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y21 17 " "Info: 4: + IC(1.660 ns) + CELL(0.870 ns) = 5.527 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.520 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 5 MEM M4K_X26_Y21 30 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.520 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 9.869 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 6 COMB LCCOMB_X33_Y21_N22 16 " "Info: 6: + IC(0.951 ns) + CELL(0.398 ns) = 9.869 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 11.353 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 7 COMB LCCOMB_X23_Y21_N24 2 " "Info: 7: + IC(1.209 ns) + CELL(0.275 ns) = 11.353 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 12.494 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 8 COMB LCCOMB_X25_Y21_N28 1 " "Info: 8: + IC(0.703 ns) + CELL(0.438 ns) = 12.494 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 13.158 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 9 COMB LCCOMB_X25_Y21_N30 1 " "Info: 9: + IC(0.244 ns) + CELL(0.420 ns) = 13.158 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 14.940 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 10 COMB CLKCTRL_G1 4 " "Info: 10: + IC(1.782 ns) + CELL(0.000 ns) = 14.940 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 16.449 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 11 REG LCCOMB_X34_Y22_N28 55 " "Info: 11: + IC(1.359 ns) + CELL(0.150 ns) = 16.449 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.974 ns ( 42.40 % ) " "Info: Total cell delay = 6.974 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.475 ns ( 57.60 % ) " "Info: Total interconnect delay = 9.475 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 0.767ns 1.145ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[17\] register SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] memory SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 22.89 MHz 43.682 ns Internal " "Info: Clock \"SW\[17\]\" has Internal fmax of 22.89 MHz between source register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" and destination memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" (period= 43.682 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.675 ns + Longest register memory " "Info: + Longest register to memory delay is 10.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 1 REG LCCOMB_X34_Y22_N28 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.060 ns) + CELL(0.275 ns) 1.335 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575 2 COMB LCCOMB_X32_Y19_N0 15 " "Info: 2: + IC(1.060 ns) + CELL(0.275 ns) = 1.335 ns; Loc. = LCCOMB_X32_Y19_N0; Fanout = 15; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[15\]~575'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.335 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.275 ns) 2.548 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577 3 COMB LCCOMB_X33_Y23_N6 1 " "Info: 3: + IC(0.938 ns) + CELL(0.275 ns) = 2.548 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.213 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 2.940 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578 4 COMB LCCOMB_X33_Y23_N0 1 " "Info: 4: + IC(0.242 ns) + CELL(0.150 ns) = 2.940 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 3.337 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587 5 COMB LCCOMB_X33_Y23_N8 1 " "Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 3.337 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 3.863 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589 6 COMB LCCOMB_X33_Y23_N2 3 " "Info: 6: + IC(0.251 ns) + CELL(0.275 ns) = 3.863 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.398 ns) 7.106 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~19 7 COMB LCCOMB_X34_Y22_N24 1 " "Info: 7: + IC(2.845 ns) + CELL(0.398 ns) = 7.106 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.243 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.275 ns) 8.081 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 8 COMB LCCOMB_X31_Y22_N0 1 " "Info: 8: + IC(0.700 ns) + CELL(0.275 ns) = 8.081 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.975 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 8.471 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 9 COMB LCCOMB_X31_Y22_N2 16 " "Info: 9: + IC(0.240 ns) + CELL(0.150 ns) = 8.471 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.767 ns) + CELL(0.150 ns) 9.388 ns SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[0\]~0 10 COMB LCCOMB_X30_Y24_N14 3 " "Info: 10: + IC(0.767 ns) + CELL(0.150 ns) = 9.388 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 3; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|iram.raddr_a\[0\]~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.917 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.142 ns) 10.675 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 11 MEM M4K_X26_Y21 17 " "Info: 11: + IC(1.145 ns) + CELL(0.142 ns) = 10.675 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.287 ns" { SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.240 ns ( 20.98 % ) " "Info: Total cell delay = 2.240 ns ( 20.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.435 ns ( 79.02 % ) " "Info: Total interconnect delay = 8.435 ns ( 79.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 0.767ns 1.145ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-11.131 ns - Smallest " "Info: - Smallest clock skew is -11.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 4.940 ns + Shortest memory " "Info: + Shortest clock path from clock \"SW\[17\]\" to destination memory is 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.419 ns) 2.619 ns 21mux:inst3\|5 2 COMB LCCOMB_X18_Y12_N0 6 " "Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.661 ns) 4.940 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y21 17 " "Info: 3: + IC(1.660 ns) + CELL(0.661 ns) = 4.940 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.321 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 39.11 % ) " "Info: Total cell delay = 1.932 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 60.89 % ) " "Info: Total interconnect delay = 3.008 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 16.071 ns - Longest register " "Info: - Longest clock path from clock \"SW\[17\]\" to source register is 16.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.419 ns) 2.619 ns 21mux:inst3\|5 2 COMB LCCOMB_X18_Y12_N0 6 " "Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 5.149 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y21 17 " "Info: 3: + IC(1.660 ns) + CELL(0.870 ns) = 5.149 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.142 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 4 MEM M4K_X26_Y21 30 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.142 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 9.491 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 5 COMB LCCOMB_X33_Y21_N22 16 " "Info: 5: + IC(0.951 ns) + CELL(0.398 ns) = 9.491 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 10.975 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 6 COMB LCCOMB_X23_Y21_N24 2 " "Info: 6: + IC(1.209 ns) + CELL(0.275 ns) = 10.975 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 12.116 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 7 COMB LCCOMB_X25_Y21_N28 1 " "Info: 7: + IC(0.703 ns) + CELL(0.438 ns) = 12.116 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 12.780 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 8 COMB LCCOMB_X25_Y21_N30 1 " "Info: 8: + IC(0.244 ns) + CELL(0.420 ns) = 12.780 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 14.562 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 9 COMB CLKCTRL_G1 4 " "Info: 9: + IC(1.782 ns) + CELL(0.000 ns) = 14.562 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 16.071 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 10 REG LCCOMB_X34_Y22_N28 55 " "Info: 10: + IC(1.359 ns) + CELL(0.150 ns) = 16.071 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.815 ns ( 42.41 % ) " "Info: Total cell delay = 6.815 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.256 ns ( 57.59 % ) " "Info: Total interconnect delay = 9.256 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "10.675 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} SingleCycle:inst7|SCALUJ:inst4|DataOut[15]~575 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|iram.raddr_a[0]~0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 1.060ns 0.938ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 0.767ns 1.145ns } { 0.000ns 0.275ns 0.275ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.150ns 0.142ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] CLOCK_50 5.728 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" for clock \"CLOCK_50\" (Hold time is 5.728 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.400 ns + Largest " "Info: + Largest clock skew is 11.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 17.433 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 17.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.787 ns) 3.127 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X18_Y12_N29 2 " "Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.128 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.150 ns) 3.591 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X18_Y12_N2 1 " "Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.464 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.981 ns 21mux:inst3\|5 4 COMB LCCOMB_X18_Y12_N0 6 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 6.511 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 5 MEM M4K_X26_Y21 17 " "Info: 5: + IC(1.660 ns) + CELL(0.870 ns) = 6.511 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 9.504 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 6 MEM M4K_X26_Y21 30 " "Info: 6: + IC(0.000 ns) + CELL(2.993 ns) = 9.504 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 10.853 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 7 COMB LCCOMB_X33_Y21_N22 16 " "Info: 7: + IC(0.951 ns) + CELL(0.398 ns) = 10.853 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 12.337 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 8 COMB LCCOMB_X23_Y21_N24 2 " "Info: 8: + IC(1.209 ns) + CELL(0.275 ns) = 12.337 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 13.478 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 9 COMB LCCOMB_X25_Y21_N28 1 " "Info: 9: + IC(0.703 ns) + CELL(0.438 ns) = 13.478 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 14.142 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 10 COMB LCCOMB_X25_Y21_N30 1 " "Info: 10: + IC(0.244 ns) + CELL(0.420 ns) = 14.142 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 15.924 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 11 COMB CLKCTRL_G1 4 " "Info: 11: + IC(1.782 ns) + CELL(0.000 ns) = 15.924 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 17.433 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 12 REG LCCOMB_X34_Y22_N28 55 " "Info: 12: + IC(1.359 ns) + CELL(0.150 ns) = 17.433 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.630 ns ( 43.77 % ) " "Info: Total cell delay = 7.630 ns ( 43.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.803 ns ( 56.23 % ) " "Info: Total interconnect delay = 9.803 ns ( 56.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.033 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLOCK_50\" to source memory is 6.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.787 ns) 3.127 ns onepulse:inst2\|PB_single_pulse 2 REG LCFF_X18_Y12_N5 1 " "Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N5; Fanout = 1; REG Node = 'onepulse:inst2\|PB_single_pulse'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.128 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse } "NODE_NAME" } } { "ONEPULSE/ONEPULSE.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/ONEPULSE/ONEPULSE.VHD" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.275 ns) 3.712 ns 21mux:inst3\|5 3 COMB LCCOMB_X18_Y12_N0 6 " "Info: 3: + IC(0.310 ns) + CELL(0.275 ns) = 3.712 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.585 ns" { onepulse:inst2|PB_single_pulse 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.661 ns) 6.033 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y21 17 " "Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 6.033 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.321 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.722 ns ( 45.12 % ) " "Info: Total cell delay = 2.722 ns ( 45.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.311 ns ( 54.88 % ) " "Info: Total interconnect delay = 3.311 ns ( 54.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.033 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.033 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.341ns 0.310ns 1.660ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.033 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.033 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.341ns 0.310ns 1.660ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.463 ns - Shortest memory register " "Info: - Shortest memory to register delay is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 2 MEM M4K_X26_Y21 16 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.271 ns) 3.992 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125 3 COMB LCCOMB_X28_Y21_N26 1 " "Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.999 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.271 ns) 5.463 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 4 REG LCCOMB_X34_Y22_N28 55 " "Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.471 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 64.71 % ) " "Info: Total cell delay = 3.535 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 35.29 % ) " "Info: Total interconnect delay = 1.928 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "17.433 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "17.433 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.033 ns" { CLOCK_50 onepulse:inst2|PB_single_pulse 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "6.033 ns" { CLOCK_50 {} CLOCK_50~combout {} onepulse:inst2|PB_single_pulse {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.341ns 0.310ns 1.660ns } { 0.000ns 0.999ns 0.787ns 0.275ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[14\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[14\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] SW\[14\] 5.459 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" for clock \"SW\[14\]\" (Hold time is 5.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.131 ns + Largest " "Info: + Largest clock skew is 11.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] destination 16.449 ns + Longest register " "Info: + Longest clock path from clock \"SW\[14\]\" to destination register is 16.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.438 ns) 2.607 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X18_Y12_N2 1 " "Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.765 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.997 ns 21mux:inst3\|5 3 COMB LCCOMB_X18_Y12_N0 6 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 5.527 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 4 MEM M4K_X26_Y21 17 " "Info: 4: + IC(1.660 ns) + CELL(0.870 ns) = 5.527 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.520 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 5 MEM M4K_X26_Y21 30 " "Info: 5: + IC(0.000 ns) + CELL(2.993 ns) = 8.520 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 9.869 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 6 COMB LCCOMB_X33_Y21_N22 16 " "Info: 6: + IC(0.951 ns) + CELL(0.398 ns) = 9.869 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 11.353 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 7 COMB LCCOMB_X23_Y21_N24 2 " "Info: 7: + IC(1.209 ns) + CELL(0.275 ns) = 11.353 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 12.494 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 8 COMB LCCOMB_X25_Y21_N28 1 " "Info: 8: + IC(0.703 ns) + CELL(0.438 ns) = 12.494 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 13.158 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 9 COMB LCCOMB_X25_Y21_N30 1 " "Info: 9: + IC(0.244 ns) + CELL(0.420 ns) = 13.158 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 14.940 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 10 COMB CLKCTRL_G1 4 " "Info: 10: + IC(1.782 ns) + CELL(0.000 ns) = 14.940 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 16.449 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 11 REG LCCOMB_X34_Y22_N28 55 " "Info: 11: + IC(1.359 ns) + CELL(0.150 ns) = 16.449 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.974 ns ( 42.40 % ) " "Info: Total cell delay = 6.974 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.475 ns ( 57.60 % ) " "Info: Total interconnect delay = 9.475 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[14\] source 5.318 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[14\]\" to source memory is 5.318 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 CLK PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; CLK Node = 'SW\[14\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -48 -16 152 -32 "SW\[14\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.327 ns) + CELL(0.438 ns) 2.607 ns 21mux:inst5\|5~0 2 COMB LCCOMB_X18_Y12_N2 1 " "Info: 2: + IC(1.327 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.765 ns" { SW[14] 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 2.997 ns 21mux:inst3\|5 3 COMB LCCOMB_X18_Y12_N0 6 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 2.997 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.661 ns) 5.318 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X26_Y21 17 " "Info: 4: + IC(1.660 ns) + CELL(0.661 ns) = 5.318 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.321 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.091 ns ( 39.32 % ) " "Info: Total cell delay = 2.091 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.227 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.227 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.463 ns - Shortest memory register " "Info: - Shortest memory to register delay is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 2 MEM M4K_X26_Y21 16 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.271 ns) 3.992 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125 3 COMB LCCOMB_X28_Y21_N26 1 " "Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.999 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.271 ns) 5.463 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 4 REG LCCOMB_X34_Y22_N28 55 " "Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.471 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 64.71 % ) " "Info: Total cell delay = 3.535 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 35.29 % ) " "Info: Total interconnect delay = 1.928 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.449 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.449 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.318 ns" { SW[14] 21mux:inst5|5~0 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.318 ns" { SW[14] {} SW[14]~combout {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.327ns 0.240ns 1.660ns } { 0.000ns 0.842ns 0.438ns 0.150ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[17\] 30 " "Warning: Circuit may not operate. Detected 30 non-operational path(s) clocked by clock \"SW\[17\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] SW\[17\] 5.459 ns " "Info: Found hold time violation between source  pin or register \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0\" and destination pin or register \"SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]\" for clock \"SW\[17\]\" (Hold time is 5.459 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "11.131 ns + Largest " "Info: + Largest clock skew is 11.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] destination 16.071 ns + Longest register " "Info: + Longest clock path from clock \"SW\[17\]\" to destination register is 16.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.419 ns) 2.619 ns 21mux:inst3\|5 2 COMB LCCOMB_X18_Y12_N0 6 " "Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.870 ns) 5.149 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4 3 MEM M4K_X26_Y21 17 " "Info: 3: + IC(1.660 ns) + CELL(0.870 ns) = 5.149 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.530 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 8.142 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10 4 MEM M4K_X26_Y21 30 " "Info: 4: + IC(0.000 ns) + CELL(2.993 ns) = 8.142 ns; Loc. = M4K_X26_Y21; Fanout = 30; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a10'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 234 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.951 ns) + CELL(0.398 ns) 9.491 ns SingleCycle:inst7\|SCControlJ2:inst2\|always0~6 5 COMB LCCOMB_X33_Y21_N22 16 " "Info: 5: + IC(0.951 ns) + CELL(0.398 ns) = 9.491 ns; Loc. = LCCOMB_X33_Y21_N22; Fanout = 16; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|always0~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.349 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.209 ns) + CELL(0.275 ns) 10.975 ns SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4 6 COMB LCCOMB_X23_Y21_N24 2 " "Info: 6: + IC(1.209 ns) + CELL(0.275 ns) = 10.975 ns; Loc. = LCCOMB_X23_Y21_N24; Fanout = 2; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|process_0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.484 ns" { SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.703 ns) + CELL(0.438 ns) 12.116 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114 7 COMB LCCOMB_X25_Y21_N28 1 " "Info: 7: + IC(0.703 ns) + CELL(0.438 ns) = 12.116 ns; Loc. = LCCOMB_X25_Y21_N28; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~114'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.141 ns" { SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 12.780 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116 8 COMB LCCOMB_X25_Y21_N30 1 " "Info: 8: + IC(0.244 ns) + CELL(0.420 ns) = 12.780 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.664 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.000 ns) 14.562 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl 9 COMB CLKCTRL_G1 4 " "Info: 9: + IC(1.782 ns) + CELL(0.000 ns) = 14.562 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[3\]~116clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.782 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.150 ns) 16.071 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 10 REG LCCOMB_X34_Y22_N28 55 " "Info: 10: + IC(1.359 ns) + CELL(0.150 ns) = 16.071 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.509 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.815 ns ( 42.41 % ) " "Info: Total cell delay = 6.815 ns ( 42.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.256 ns ( 57.59 % ) " "Info: Total interconnect delay = 9.256 ns ( 57.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[17\] source 4.940 ns - Shortest memory " "Info: - Shortest clock path from clock \"SW\[17\]\" to source memory is 4.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 CLK PIN_V2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW\[17\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 16 -16 152 32 "SW\[17\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.348 ns) + CELL(0.419 ns) 2.619 ns 21mux:inst3\|5 2 COMB LCCOMB_X18_Y12_N0 6 " "Info: 2: + IC(1.348 ns) + CELL(0.419 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.767 ns" { SW[17] 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.661 ns) 4.940 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X26_Y21 17 " "Info: 3: + IC(1.660 ns) + CELL(0.661 ns) = 4.940 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.321 ns" { 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.932 ns ( 39.11 % ) " "Info: Total cell delay = 1.932 ns ( 39.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.008 ns ( 60.89 % ) " "Info: Total interconnect delay = 3.008 ns ( 60.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.463 ns - Shortest memory register " "Info: - Shortest memory to register delay is 5.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X26_Y21 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y21; Fanout = 17; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26 2 MEM M4K_X26_Y21 16 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y21; Fanout = 16; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a26'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 554 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.271 ns) 3.992 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125 3 COMB LCCOMB_X28_Y21_N26 1 " "Info: 3: + IC(0.728 ns) + CELL(0.271 ns) = 3.992 ns; Loc. = LCCOMB_X28_Y21_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]~125'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.999 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.271 ns) 5.463 ns SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\] 4 REG LCCOMB_X34_Y22_N28 55 " "Info: 4: + IC(1.200 ns) + CELL(0.271 ns) = 5.463 ns; Loc. = LCCOMB_X34_Y22_N28; Fanout = 55; REG Node = 'SingleCycle:inst7\|SCControlJ2:inst2\|ALUOp\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.471 ns" { SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 64.71 % ) " "Info: Total cell delay = 3.535 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.928 ns ( 35.29 % ) " "Info: Total interconnect delay = 1.928 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 34 2 0 } } { "SCControlJ2.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCControlJ2.v" 78 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "16.071 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 SingleCycle:inst7|SCControlJ2:inst2|always0~6 SingleCycle:inst7|IdecodeJ:inst6|process_0~4 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "16.071 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg4 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a10 {} SingleCycle:inst7|SCControlJ2:inst2|always0~6 {} SingleCycle:inst7|IdecodeJ:inst6|process_0~4 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~114 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[3]~116clkctrl {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 1.348ns 1.660ns 0.000ns 0.951ns 1.209ns 0.703ns 0.244ns 1.782ns 1.359ns } { 0.000ns 0.852ns 0.419ns 0.870ns 2.993ns 0.398ns 0.275ns 0.438ns 0.420ns 0.000ns 0.150ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.940 ns" { SW[17] 21mux:inst3|5 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "4.940 ns" { SW[17] {} SW[17]~combout {} 21mux:inst3|5 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.348ns 1.660ns } { 0.000ns 0.852ns 0.419ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "5.463 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a0~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a26 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1]~125 {} SingleCycle:inst7|SCControlJ2:inst2|ALUOp[1] {} } { 0.000ns 0.000ns 0.728ns 1.200ns } { 0.000ns 2.993ns 0.271ns 0.271ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst10\|DATA_BUS_VALUE\[1\] SW\[16\] CLOCK_50 16.939 ns register " "Info: tsu for register \"LCD_Display:inst10\|DATA_BUS_VALUE\[1\]\" (data pin = \"SW\[16\]\", clock pin = \"CLOCK_50\") is 16.939 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.655 ns + Longest pin register " "Info: + Longest pin to register delay is 19.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 PIN PIN_V1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 2; PIN Node = 'SW\[16\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 32 -16 152 48 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.948 ns) + CELL(0.275 ns) 7.075 ns LCD_Display:inst10\|Mux4~1 2 COMB LCCOMB_X23_Y23_N16 48 " "Info: 2: + IC(5.948 ns) + CELL(0.275 ns) = 7.075 ns; Loc. = LCCOMB_X23_Y23_N16; Fanout = 48; COMB Node = 'LCD_Display:inst10\|Mux4~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.223 ns" { SW[16] LCD_Display:inst10|Mux4~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.943 ns) + CELL(0.275 ns) 10.293 ns LCD_Display:inst10\|Mux3~176 3 COMB LCCOMB_X40_Y14_N12 1 " "Info: 3: + IC(2.943 ns) + CELL(0.275 ns) = 10.293 ns; Loc. = LCCOMB_X40_Y14_N12; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~176'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.218 ns" { LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux3~176 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 10.686 ns LCD_Display:inst10\|Mux3~177 4 COMB LCCOMB_X40_Y14_N14 1 " "Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 10.686 ns; Loc. = LCCOMB_X40_Y14_N14; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~177'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.393 ns" { LCD_Display:inst10|Mux3~176 LCD_Display:inst10|Mux3~177 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.962 ns) + CELL(0.271 ns) 12.919 ns LCD_Display:inst10\|Mux3~178 5 COMB LCCOMB_X23_Y23_N28 1 " "Info: 5: + IC(1.962 ns) + CELL(0.271 ns) = 12.919 ns; Loc. = LCCOMB_X23_Y23_N28; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~178'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.233 ns" { LCD_Display:inst10|Mux3~177 LCD_Display:inst10|Mux3~178 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.150 ns) 14.543 ns LCD_Display:inst10\|Mux3~179 6 COMB LCCOMB_X29_Y19_N30 1 " "Info: 6: + IC(1.474 ns) + CELL(0.150 ns) = 14.543 ns; Loc. = LCCOMB_X29_Y19_N30; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~179'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.624 ns" { LCD_Display:inst10|Mux3~178 LCD_Display:inst10|Mux3~179 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.150 ns) 15.690 ns LCD_Display:inst10\|Mux3~180 7 COMB LCCOMB_X27_Y23_N6 1 " "Info: 7: + IC(0.997 ns) + CELL(0.150 ns) = 15.690 ns; Loc. = LCCOMB_X27_Y23_N6; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~180'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.147 ns" { LCD_Display:inst10|Mux3~179 LCD_Display:inst10|Mux3~180 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.416 ns) 16.842 ns LCD_Display:inst10\|Mux3~181 8 COMB LCCOMB_X27_Y24_N18 1 " "Info: 8: + IC(0.736 ns) + CELL(0.416 ns) = 16.842 ns; Loc. = LCCOMB_X27_Y24_N18; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Mux3~181'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.152 ns" { LCD_Display:inst10|Mux3~180 LCD_Display:inst10|Mux3~181 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 17.237 ns LCD_Display:inst10\|Mux3 9 COMB LCCOMB_X27_Y24_N4 2 " "Info: 9: + IC(0.245 ns) + CELL(0.150 ns) = 17.237 ns; Loc. = LCCOMB_X27_Y24_N4; Fanout = 2; COMB Node = 'LCD_Display:inst10\|Mux3'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.395 ns" { LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 92 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.420 ns) 17.917 ns LCD_Display:inst10\|LessThan1~0 10 COMB LCCOMB_X27_Y24_N14 4 " "Info: 10: + IC(0.260 ns) + CELL(0.420 ns) = 17.917 ns; Loc. = LCCOMB_X27_Y24_N14; Fanout = 4; COMB Node = 'LCD_Display:inst10\|LessThan1~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.680 ns" { LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1657 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.275 ns) 18.459 ns LCD_Display:inst10\|Selector3~0 11 COMB LCCOMB_X27_Y24_N24 3 " "Info: 11: + IC(0.267 ns) + CELL(0.275 ns) = 18.459 ns; Loc. = LCCOMB_X27_Y24_N24; Fanout = 3; COMB Node = 'LCD_Display:inst10\|Selector3~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.542 ns" { LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.438 ns) 19.177 ns LCD_Display:inst10\|Selector8~0 12 COMB LCCOMB_X27_Y24_N22 1 " "Info: 12: + IC(0.280 ns) + CELL(0.438 ns) = 19.177 ns; Loc. = LCCOMB_X27_Y24_N22; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector8~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.718 ns" { LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.149 ns) 19.571 ns LCD_Display:inst10\|Selector8~1 13 COMB LCCOMB_X27_Y24_N2 1 " "Info: 13: + IC(0.245 ns) + CELL(0.149 ns) = 19.571 ns; Loc. = LCCOMB_X27_Y24_N2; Fanout = 1; COMB Node = 'LCD_Display:inst10\|Selector8~1'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 19.655 ns LCD_Display:inst10\|DATA_BUS_VALUE\[1\] 14 REG LCFF_X27_Y24_N3 2 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 19.655 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.055 ns ( 20.63 % ) " "Info: Total cell delay = 4.055 ns ( 20.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.600 ns ( 79.37 % ) " "Info: Total interconnect delay = 15.600 ns ( 79.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "19.655 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux3~176 LCD_Display:inst10|Mux3~177 LCD_Display:inst10|Mux3~178 LCD_Display:inst10|Mux3~179 LCD_Display:inst10|Mux3~180 LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "19.655 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux3~176 {} LCD_Display:inst10|Mux3~177 {} LCD_Display:inst10|Mux3~178 {} LCD_Display:inst10|Mux3~179 {} LCD_Display:inst10|Mux3~180 {} LCD_Display:inst10|Mux3~181 {} LCD_Display:inst10|Mux3 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector8~0 {} LCD_Display:inst10|Selector8~1 {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 5.948ns 2.943ns 0.243ns 1.962ns 1.474ns 0.997ns 0.736ns 0.245ns 0.260ns 0.267ns 0.280ns 0.245ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.416ns 0.150ns 0.420ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 69 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns LCD_Display:inst10\|DATA_BUS_VALUE\[1\] 3 REG LCFF_X27_Y24_N3 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X27_Y24_N3; Fanout = 2; REG Node = 'LCD_Display:inst10\|DATA_BUS_VALUE\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/LCD_Display.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "19.655 ns" { SW[16] LCD_Display:inst10|Mux4~1 LCD_Display:inst10|Mux3~176 LCD_Display:inst10|Mux3~177 LCD_Display:inst10|Mux3~178 LCD_Display:inst10|Mux3~179 LCD_Display:inst10|Mux3~180 LCD_Display:inst10|Mux3~181 LCD_Display:inst10|Mux3 LCD_Display:inst10|LessThan1~0 LCD_Display:inst10|Selector3~0 LCD_Display:inst10|Selector8~0 LCD_Display:inst10|Selector8~1 LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "19.655 ns" { SW[16] {} SW[16]~combout {} LCD_Display:inst10|Mux4~1 {} LCD_Display:inst10|Mux3~176 {} LCD_Display:inst10|Mux3~177 {} LCD_Display:inst10|Mux3~178 {} LCD_Display:inst10|Mux3~179 {} LCD_Display:inst10|Mux3~180 {} LCD_Display:inst10|Mux3~181 {} LCD_Display:inst10|Mux3 {} LCD_Display:inst10|LessThan1~0 {} LCD_Display:inst10|Selector3~0 {} LCD_Display:inst10|Selector8~0 {} LCD_Display:inst10|Selector8~1 {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 5.948ns 2.943ns 0.243ns 1.962ns 1.474ns 0.997ns 0.736ns 0.245ns 0.260ns 0.267ns 0.280ns 0.245ns 0.000ns } { 0.000ns 0.852ns 0.275ns 0.275ns 0.150ns 0.271ns 0.150ns 0.150ns 0.416ns 0.150ns 0.420ns 0.275ns 0.438ns 0.149ns 0.084ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK_50 CLOCK_50~clkctrl LCD_Display:inst10|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "2.680 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} LCD_Display:inst10|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[0\] SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 47.044 ns memory " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[0\]\" through memory \"SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0\" is 47.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.895 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK_50\" to source memory is 7.895 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.787 ns) 3.127 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X18_Y12_N29 2 " "Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.128 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.150 ns) 3.591 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X18_Y12_N2 1 " "Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.464 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.981 ns 21mux:inst3\|5 4 COMB LCCOMB_X18_Y12_N0 6 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.000 ns) 6.259 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G15 1993 " "Info: 5: + IC(2.278 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G15; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.278 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 7.895 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 6 MEM M4K_X26_Y16 15 " "Info: 6: + IC(0.975 ns) + CELL(0.661 ns) = 7.895 ns; Loc. = M4K_X26_Y16; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.636 ns" { 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.747 ns ( 34.79 % ) " "Info: Total cell delay = 2.747 ns ( 34.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.148 ns ( 65.21 % ) " "Info: Total interconnect delay = 5.148 ns ( 65.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.895 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.895 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 2.278ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.940 ns + Longest memory pin " "Info: + Longest memory to pin delay is 38.940 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0 1 MEM M4K_X26_Y16 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 15; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a11~porta_address_reg0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a17 2 MEM M4K_X26_Y16 242 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X26_Y16; Fanout = 242; MEM Node = 'SingleCycle:inst7\|Ifetch:inst\|altsyncram:iram_rtl_0\|altsyncram_bj81:auto_generated\|ram_block1a17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 } "NODE_NAME" } } { "db/altsyncram_bj81.tdf" "" { Text "/usr/students/jcastro/Desktop/test_1/db/altsyncram_bj81.tdf" 374 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.271 ns) 5.090 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~2 3 COMB LCCOMB_X41_Y19_N12 1 " "Info: 3: + IC(1.826 ns) + CELL(0.271 ns) = 5.090 ns; Loc. = LCCOMB_X41_Y19_N12; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~2'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.097 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 5.477 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~3 4 COMB LCCOMB_X41_Y19_N14 1 " "Info: 4: + IC(0.237 ns) + CELL(0.150 ns) = 5.477 ns; Loc. = LCCOMB_X41_Y19_N14; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~3'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.387 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.514 ns) + CELL(0.150 ns) 7.141 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~6 5 COMB LCCOMB_X24_Y22_N26 1 " "Info: 5: + IC(1.514 ns) + CELL(0.150 ns) = 7.141 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~6'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.664 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.535 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~9 6 COMB LCCOMB_X24_Y22_N6 1 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 7.535 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~9'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.394 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 7.934 ns SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~20 7 COMB LCCOMB_X24_Y22_N18 32 " "Info: 7: + IC(0.249 ns) + CELL(0.150 ns) = 7.934 ns; Loc. = LCCOMB_X24_Y22_N18; Fanout = 32; COMB Node = 'SingleCycle:inst7\|IdecodeJ:inst6\|Mux55~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.399 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 } "NODE_NAME" } } { "IdecodeJ.vhd" "" { Text "/usr/students/jcastro/Desktop/test_1/IdecodeJ.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.150 ns) 9.357 ns SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~36 8 COMB LCCOMB_X31_Y21_N8 14 " "Info: 8: + IC(1.273 ns) + CELL(0.150 ns) = 9.357 ns; Loc. = LCCOMB_X31_Y21_N8; Fanout = 14; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataIn2\[8\]~36'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.423 ns" { SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.986 ns) + CELL(0.420 ns) 10.763 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~16 9 COMB LCCOMB_X29_Y22_N4 2 " "Info: 9: + IC(0.986 ns) + CELL(0.420 ns) = 10.763 ns; Loc. = LCCOMB_X29_Y22_N4; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~16'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.406 ns" { SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 11.447 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~17 10 COMB LCCOMB_X29_Y22_N14 2 " "Info: 10: + IC(0.264 ns) + CELL(0.420 ns) = 11.447 ns; Loc. = LCCOMB_X29_Y22_N14; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~17'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.684 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.420 ns) 12.131 ns SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~18 11 COMB LCCOMB_X29_Y22_N0 2 " "Info: 11: + IC(0.264 ns) + CELL(0.420 ns) = 12.131 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 2; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|ShiftLeft0~18'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.684 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.682 ns) + CELL(0.150 ns) 14.963 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577 12 COMB LCCOMB_X33_Y23_N6 1 " "Info: 12: + IC(2.682 ns) + CELL(0.150 ns) = 14.963 ns; Loc. = LCCOMB_X33_Y23_N6; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~577'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.832 ns" { SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 15.355 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578 13 COMB LCCOMB_X33_Y23_N0 1 " "Info: 13: + IC(0.242 ns) + CELL(0.150 ns) = 15.355 ns; Loc. = LCCOMB_X33_Y23_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~578'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.392 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 15.752 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587 14 COMB LCCOMB_X33_Y23_N8 1 " "Info: 14: + IC(0.247 ns) + CELL(0.150 ns) = 15.752 ns; Loc. = LCCOMB_X33_Y23_N8; Fanout = 1; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~587'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.397 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.275 ns) 16.278 ns SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589 15 COMB LCCOMB_X33_Y23_N2 3 " "Info: 15: + IC(0.251 ns) + CELL(0.275 ns) = 16.278 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 3; COMB Node = 'SingleCycle:inst7\|SCALUJ:inst4\|DataOut\[9\]~589'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.526 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 } "NODE_NAME" } } { "SCALUJ.v" "" { Text "/usr/students/jcastro/Desktop/test_1/SCALUJ.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.845 ns) + CELL(0.398 ns) 19.521 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~19 16 COMB LCCOMB_X34_Y22_N24 1 " "Info: 16: + IC(2.845 ns) + CELL(0.398 ns) = 19.521 ns; Loc. = LCCOMB_X34_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~19'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.243 ns" { SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.275 ns) 20.496 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~20 17 COMB LCCOMB_X31_Y22_N0 1 " "Info: 17: + IC(0.700 ns) + CELL(0.275 ns) = 20.496 ns; Loc. = LCCOMB_X31_Y22_N0; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~20'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.975 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 20.886 ns SingleCycle:inst7\|Ifetch:inst\|next_PC~21 18 COMB LCCOMB_X31_Y22_N2 16 " "Info: 18: + IC(0.240 ns) + CELL(0.150 ns) = 20.886 ns; Loc. = LCCOMB_X31_Y22_N2; Fanout = 16; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|next_PC~21'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.587 ns) + CELL(0.437 ns) 24.910 ns SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[2\]~4 19 COMB LCCOMB_X27_Y22_N20 1 " "Info: 19: + IC(3.587 ns) + CELL(0.437 ns) = 24.910 ns; Loc. = LCCOMB_X27_Y22_N20; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Mem_Addr\[2\]~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.024 ns" { SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 } "NODE_NAME" } } { "Ifetch.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/Ifetch.VHD" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.438 ns) 25.611 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~3 20 COMB LCCOMB_X27_Y22_N24 1 " "Info: 20: + IC(0.263 ns) + CELL(0.438 ns) = 25.611 ns; Loc. = LCCOMB_X27_Y22_N24; Fanout = 1; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~3'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.701 ns" { SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 SingleCycle:inst7|Ifetch:inst|Equal0~3 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.852 ns) + CELL(0.150 ns) 31.613 ns SingleCycle:inst7\|Ifetch:inst\|Equal0~4 21 COMB LCCOMB_X27_Y20_N4 18 " "Info: 21: + IC(5.852 ns) + CELL(0.150 ns) = 31.613 ns; Loc. = LCCOMB_X27_Y20_N4; Fanout = 18; COMB Node = 'SingleCycle:inst7\|Ifetch:inst\|Equal0~4'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.002 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~3 SingleCycle:inst7|Ifetch:inst|Equal0~4 } "NODE_NAME" } } { "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "/usr/local/quartus/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.509 ns) + CELL(2.818 ns) 38.940 ns LEDR\[0\] 22 PIN PIN_AE23 0 " "Info: 22: + IC(4.509 ns) + CELL(2.818 ns) = 38.940 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.327 ns" { SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 696 1080 1256 712 "LEDR\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.665 ns ( 27.39 % ) " "Info: Total cell delay = 10.665 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "28.275 ns ( 72.61 % ) " "Info: Total interconnect delay = 28.275 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "38.940 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 SingleCycle:inst7|Ifetch:inst|Equal0~3 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "38.940 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 {} SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 {} SingleCycle:inst7|Ifetch:inst|Equal0~3 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.826ns 0.237ns 1.514ns 0.244ns 0.249ns 1.273ns 0.986ns 0.264ns 0.264ns 2.682ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 3.587ns 0.263ns 5.852ns 4.509ns } { 0.000ns 2.993ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.420ns 0.420ns 0.150ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.437ns 0.438ns 0.150ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.895 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.895 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 2.278ns 0.975ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.661ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "38.940 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 SingleCycle:inst7|Ifetch:inst|next_PC~19 SingleCycle:inst7|Ifetch:inst|next_PC~20 SingleCycle:inst7|Ifetch:inst|next_PC~21 SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 SingleCycle:inst7|Ifetch:inst|Equal0~3 SingleCycle:inst7|Ifetch:inst|Equal0~4 LEDR[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "38.940 ns" { SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a11~porta_address_reg0 {} SingleCycle:inst7|Ifetch:inst|altsyncram:iram_rtl_0|altsyncram_bj81:auto_generated|ram_block1a17 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~2 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~3 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~6 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~9 {} SingleCycle:inst7|IdecodeJ:inst6|Mux55~20 {} SingleCycle:inst7|SCALUJ:inst4|DataIn2[8]~36 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~16 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~17 {} SingleCycle:inst7|SCALUJ:inst4|ShiftLeft0~18 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~577 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~578 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~587 {} SingleCycle:inst7|SCALUJ:inst4|DataOut[9]~589 {} SingleCycle:inst7|Ifetch:inst|next_PC~19 {} SingleCycle:inst7|Ifetch:inst|next_PC~20 {} SingleCycle:inst7|Ifetch:inst|next_PC~21 {} SingleCycle:inst7|Ifetch:inst|Mem_Addr[2]~4 {} SingleCycle:inst7|Ifetch:inst|Equal0~3 {} SingleCycle:inst7|Ifetch:inst|Equal0~4 {} LEDR[0] {} } { 0.000ns 0.000ns 1.826ns 0.237ns 1.514ns 0.244ns 0.249ns 1.273ns 0.986ns 0.264ns 0.264ns 2.682ns 0.242ns 0.247ns 0.251ns 2.845ns 0.700ns 0.240ns 3.587ns 0.263ns 5.852ns 4.509ns } { 0.000ns 2.993ns 0.271ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.420ns 0.420ns 0.420ns 0.150ns 0.150ns 0.150ns 0.275ns 0.398ns 0.275ns 0.150ns 0.437ns 0.438ns 0.150ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[1\] HEX6\[0\] 9.457 ns Longest " "Info: Longest tpd from source pin \"SW\[1\]\" to destination pin \"HEX6\[0\]\" is 9.457 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 PIN PIN_N26 322 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 322; PIN Node = 'SW\[1\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 48 -16 152 64 "SW\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.393 ns) + CELL(0.437 ns) 4.829 ns dec_7seg:inst9\|Mux0~0 2 COMB LCCOMB_X17_Y21_N12 1 " "Info: 2: + IC(3.393 ns) + CELL(0.437 ns) = 4.829 ns; Loc. = LCCOMB_X17_Y21_N12; Fanout = 1; COMB Node = 'dec_7seg:inst9\|Mux0~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "3.830 ns" { SW[1] dec_7seg:inst9|Mux0~0 } "NODE_NAME" } } { "dec_7seg.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/dec_7seg.VHD" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(2.632 ns) 9.457 ns HEX6\[0\] 3 PIN PIN_R2 0 " "Info: 3: + IC(1.996 ns) + CELL(2.632 ns) = 9.457 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'HEX6\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "4.628 ns" { dec_7seg:inst9|Mux0~0 HEX6[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 168 1376 1552 184 "HEX6\[0\]" "" } { 184 1376 1552 200 "HEX6\[1\]" "" } { 200 1376 1552 216 "HEX6\[2\]" "" } { 216 1376 1552 232 "HEX6\[3\]" "" } { 232 1376 1552 248 "HEX6\[4\]" "" } { 248 1376 1552 264 "HEX6\[5\]" "" } { 264 1376 1552 280 "HEX6\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.068 ns ( 43.02 % ) " "Info: Total cell delay = 4.068 ns ( 43.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.389 ns ( 56.98 % ) " "Info: Total interconnect delay = 5.389 ns ( 56.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "9.457 ns" { SW[1] dec_7seg:inst9|Mux0~0 HEX6[0] } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "9.457 ns" { SW[1] {} SW[1]~combout {} dec_7seg:inst9|Mux0~0 {} HEX6[0] {} } { 0.000ns 0.000ns 3.393ns 1.996ns } { 0.000ns 0.999ns 0.437ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "clkhold:inst4\|out KEY\[0\] CLOCK_50 0.951 ns register " "Info: th for register \"clkhold:inst4\|out\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 0.951 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 7.812 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 7.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 10; CLK Node = 'CLOCK_50'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { -16 -16 152 0 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.787 ns) 3.127 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X18_Y12_N29 2 " "Info: 2: + IC(1.341 ns) + CELL(0.787 ns) = 3.127 ns; Loc. = LCFF_X18_Y12_N29; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.128 ns" { CLOCK_50 clk_div:inst|clock_100Hz } "NODE_NAME" } } { "clock_div/CLK_DIV.VHD" "" { Text "/usr/students/jcastro/Desktop/test_1/clock_div/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.150 ns) 3.591 ns 21mux:inst5\|5~0 3 COMB LCCOMB_X18_Y12_N2 1 " "Info: 3: + IC(0.314 ns) + CELL(0.150 ns) = 3.591 ns; Loc. = LCCOMB_X18_Y12_N2; Fanout = 1; COMB Node = '21mux:inst5\|5~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.464 ns" { clk_div:inst|clock_100Hz 21mux:inst5|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 3.981 ns 21mux:inst3\|5 4 COMB LCCOMB_X18_Y12_N0 6 " "Info: 4: + IC(0.240 ns) + CELL(0.150 ns) = 3.981 ns; Loc. = LCCOMB_X18_Y12_N0; Fanout = 6; COMB Node = '21mux:inst3\|5'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.390 ns" { 21mux:inst5|5~0 21mux:inst3|5 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.000 ns) 6.259 ns 21mux:inst3\|5~clkctrl 5 COMB CLKCTRL_G15 1993 " "Info: 5: + IC(2.278 ns) + CELL(0.000 ns) = 6.259 ns; Loc. = CLKCTRL_G15; Fanout = 1993; COMB Node = '21mux:inst3\|5~clkctrl'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "2.278 ns" { 21mux:inst3|5 21mux:inst3|5~clkctrl } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "/usr/local/quartus/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 7.812 ns clkhold:inst4\|out 6 REG LCFF_X61_Y6_N31 78 " "Info: 6: + IC(1.016 ns) + CELL(0.537 ns) = 7.812 ns; Loc. = LCFF_X61_Y6_N31; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "1.553 ns" { 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.623 ns ( 33.58 % ) " "Info: Total cell delay = 2.623 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.189 ns ( 66.42 % ) " "Info: Total interconnect delay = 5.189 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.812 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.812 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 2.278ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.127 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'KEY\[0\]'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "board.bdf" "" { Schematic "/usr/students/jcastro/Desktop/test_1/board.bdf" { { 0 -16 152 16 "KEY\[1\]" "" } { -32 -16 152 -16 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.031 ns) + CELL(0.150 ns) 7.043 ns clkhold:inst4\|out~0 2 COMB LCCOMB_X61_Y6_N30 1 " "Info: 2: + IC(6.031 ns) + CELL(0.150 ns) = 7.043 ns; Loc. = LCCOMB_X61_Y6_N30; Fanout = 1; COMB Node = 'clkhold:inst4\|out~0'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "6.181 ns" { KEY[0] clkhold:inst4|out~0 } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.127 ns clkhold:inst4\|out 3 REG LCFF_X61_Y6_N31 78 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.127 ns; Loc. = LCFF_X61_Y6_N31; Fanout = 78; REG Node = 'clkhold:inst4\|out'" {  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "clkhold.v" "" { Text "/usr/students/jcastro/Desktop/test_1/clkhold.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.096 ns ( 15.38 % ) " "Info: Total cell delay = 1.096 ns ( 15.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.031 ns ( 84.62 % ) " "Info: Total interconnect delay = 6.031 ns ( 84.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.127 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.127 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 6.031ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.812 ns" { CLOCK_50 clk_div:inst|clock_100Hz 21mux:inst5|5~0 21mux:inst3|5 21mux:inst3|5~clkctrl clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.812 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_100Hz {} 21mux:inst5|5~0 {} 21mux:inst3|5 {} 21mux:inst3|5~clkctrl {} clkhold:inst4|out {} } { 0.000ns 0.000ns 1.341ns 0.314ns 0.240ns 2.278ns 1.016ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/quartus/quartus/linux/TimingClosureFloorplan.fld" "" "7.127 ns" { KEY[0] clkhold:inst4|out~0 clkhold:inst4|out } "NODE_NAME" } } { "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/quartus/quartus/linux/Technology_Viewer.qrui" "7.127 ns" { KEY[0] {} KEY[0]~combout {} clkhold:inst4|out~0 {} clkhold:inst4|out {} } { 0.000ns 0.000ns 6.031ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  4 16:46:27 2010 " "Info: Processing ended: Thu Nov  4 16:46:27 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Info: Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
