
---------- Begin Simulation Statistics ----------
final_tick                                16335770000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  46590                       # Simulator instruction rate (inst/s)
host_mem_usage                                8641428                       # Number of bytes of host memory used
host_op_rate                                    92708                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.35                       # Real time elapsed on the host
host_tick_rate                               67967089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11197893                       # Number of instructions simulated
sim_ops                                      22282209                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016336                       # Number of seconds simulated
sim_ticks                                 16335770000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             12127726                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             184135                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1704346                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          12913667                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              49998                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12127726                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         12077728                       # Number of indirect misses.
system.cpu.branchPred.lookups                12913667                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  783012                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1518464                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  17114431                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10283752                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1704515                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2611674                       # Number of branches committed
system.cpu.commit.bw_lim_events                658323                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            2503                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        49714788                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             11197893                       # Number of instructions committed
system.cpu.commit.committedOps               22282209                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     23323940                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.955336                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.896345                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     16379938     70.23%     70.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1928067      8.27%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1322344      5.67%     84.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1339451      5.74%     89.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       764851      3.28%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       437060      1.87%     95.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       277529      1.19%     96.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       216377      0.93%     97.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       658323      2.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     23323940                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     264860                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               183999                       # Number of function calls committed.
system.cpu.commit.int_insts                  22049528                       # Number of committed integer instructions.
system.cpu.commit.loads                       2682452                       # Number of loads committed
system.cpu.commit.membars                        1600                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        64897      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         17610928     79.04%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             573      0.00%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              567      0.00%     79.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5418      0.02%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            8424      0.04%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           62314      0.28%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              60      0.00%     79.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           36512      0.16%     79.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          58399      0.26%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            19      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            7      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1372      0.01%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            2      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            5      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2654653     11.91%     92.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1703241      7.64%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        27799      0.12%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        47019      0.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22282209                       # Class of committed instruction
system.cpu.commit.refs                        4432712                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    11197893                       # Number of Instructions Simulated
system.cpu.committedOps                      22282209                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.917651                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.917651                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      4634203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4634203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18514.148050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18514.148050                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17889.598062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17889.598062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      4583666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4583666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    935649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    935649500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010905                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        50537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50537                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        19985                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        19985                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    546563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    546563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006593                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        30552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        30552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1750369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1750369                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72677.817414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72677.817414                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71878.196154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71878.196154                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1736633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1736633                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    998302500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    998302500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007847                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        13736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          165                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    975459000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    975459000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007753                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13571                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13571                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.338710                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                62                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         3059                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      6384572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6384572                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30089.648842                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30089.648842                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34494.979942                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34494.979942                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      6320299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6320299                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1933952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1933952000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010067                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010067                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        64273                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          64273                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        20150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20150                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1522022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1522022000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        44123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        44123                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      6384572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6384572                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30089.648842                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30089.648842                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34494.979942                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34494.979942                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      6320299                       # number of overall hits
system.cpu.dcache.overall_hits::total         6320299                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1933952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1933952000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010067                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010067                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        64273                       # number of overall misses
system.cpu.dcache.overall_misses::total         64273                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        20150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20150                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1522022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1522022000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006911                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        44123                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        44123                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  42877                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            144.973509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         51120477                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.849039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995946                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             43901                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          51120477                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1019.849039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6364482                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            180500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        34776                       # number of writebacks
system.cpu.dcache.writebacks::total             34776                       # number of writebacks
system.cpu.decode.BlockedCycles               6415285                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               96293144                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9810412                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  11718327                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1705528                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1186367                       # Number of cycles decode is unblocking
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     4855211                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        142777                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     2444624                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                         26363                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    12913667                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5978738                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      16927019                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                628967                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          628                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       53864733                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  362                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           15                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1626                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                 3411056                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.395257                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           12200741                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             833010                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.648674                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           30835919                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.478715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.759746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 15383852     49.89%     49.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   559892      1.82%     51.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   589430      1.91%     53.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   575863      1.87%     55.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   670944      2.18%     57.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   565877      1.84%     59.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   579729      1.88%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   471154      1.53%     62.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 11439178     37.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             30835919                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    536274                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   246077                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5978736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5978736                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13646.402929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13646.402929                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13417.707821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13417.707821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5470085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5470085                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6941256496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6941256496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.085077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.085077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst       508651                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        508651                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        63876                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        63876                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5967860996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5967860996                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074393                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       444775                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       444775                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.820000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs               200                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs         5564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5978736                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5978736                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13646.402929                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13646.402929                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13417.707821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13417.707821                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5470085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5470085                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   6941256496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6941256496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.085077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.085077                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst       508651                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         508651                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        63876                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        63876                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5967860996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5967860996                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074393                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst       444775                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       444775                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5978736                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5978736                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13646.402929                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13646.402929                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13417.707821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13417.707821                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5470085                       # number of overall hits
system.cpu.icache.overall_hits::total         5470085                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   6941256496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6941256496                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.085077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.085077                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst       508651                       # number of overall misses
system.cpu.icache.overall_misses::total        508651                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        63876                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        63876                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5967860996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5967860996                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074393                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst       444775                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       444775                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                 444114                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             13.298572                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         24359718                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.815451                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997686                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs            444774                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          24359718                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           510.815451                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5914859                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks       444114                       # number of writebacks
system.cpu.icache.writebacks::total            444114                       # number of writebacks
system.cpu.idleCycles                         1835622                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              2262105                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  4008367                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.261105                       # Inst execution rate
system.cpu.iew.exec_refs                      7289549                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2443274                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5833551                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               9551726                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             102081                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             84932                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              5210615                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            71985555                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4846275                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1409262                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              41202238                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    628                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                206092                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1705528                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                205107                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            82267                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1720                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         1444                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         3534                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      6869274                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      3460355                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           1444                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      2055085                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         207020                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  42209510                       # num instructions consuming a value
system.cpu.iew.wb_count                      40076440                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.645521                       # average fanout of values written-back
system.cpu.iew.wb_producers                  27247143                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.226647                       # insts written-back per cycle
system.cpu.iew.wb_sent                       40670878                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 51308057                       # number of integer regfile reads
system.cpu.int_regfile_writes                33132264                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.342742                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.342742                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            590722      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              33591451     78.83%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1178      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   567      0.00%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5786      0.01%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 15      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8830      0.02%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               101331      0.24%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   90      0.00%     80.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                37774      0.09%     80.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60608      0.14%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 60      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              17      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            3587      0.01%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             15      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5388357     12.65%     93.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2700296      6.34%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           44048      0.10%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          76762      0.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               42611500                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  356617                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              753441                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       325765                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             752976                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               41664161                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          124053810                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     39750675                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         120937316                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   71692383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  42611500                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              293172                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        49703345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           8748332                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         290669                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     86363628                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      30835919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.381879                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.798080                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18353826     59.52%     59.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1265866      4.11%     63.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1244346      4.04%     67.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1030582      3.34%     71.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             8941299     29.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        30835919                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.304239                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5979024                       # TLB accesses on write requests
system.cpu.itb.wrMisses                         17623                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            242675                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           273024                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              9551726                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             5210615                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18472252                       # number of misc regfile reads
system.cpu.numCycles                         32671541                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     16335770000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                 6035748                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24449736                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  61799                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 10820896                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    428                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4483                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             210163642                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               88421015                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            93459760                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  11796818                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 388939                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1705528                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                473260                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 69010024                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            816333                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        124212700                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3669                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                328                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    521137                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            310                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     94662614                       # The number of ROB reads
system.cpu.rob.rob_writes                   151719441                       # The number of ROB writes
system.cpu.timesIdled                          163495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   103                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst       444474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         444474                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97392.018779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97392.018779                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87404.738190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87404.738190                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         437445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             437445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    684568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    684568500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.015814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015814                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         7029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    614280500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    614280500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.015812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7028                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7028                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         13358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90256.458108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90256.458108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80256.458108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80256.458108                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              3177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3177                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    918901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     918901000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.762165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.762165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           10181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10181                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    817091000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    817091000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.762165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.762165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        10181                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10181                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data        30543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         30543                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 123878.127004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 123878.127004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 113878.127004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113878.127004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         28984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28984                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    193126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    193126000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.051043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.051043                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         1559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    177536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    177536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.051043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051043                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1559                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data          222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              222                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data              222                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  222                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks       443058                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       443058                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       443058                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           443058                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        34776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        34776                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        34776                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            34776                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst           444474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            43901                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               488375                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97392.018779                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94721.209540                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95721.428952                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87404.738190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84721.209540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85726.102941                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst               437445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                32161                       # number of demand (read+write) hits
system.l2.demand_hits::total                   469606                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    684568500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1112027000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1796595500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.015814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.267420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.038432                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               7029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11740                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18769                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    614280500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    994627000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1608907500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.015812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.267420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.038429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          7028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11740                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             18768                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst          444474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           43901                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              488375                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 97392.018779                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94721.209540                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95721.428952                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87404.738190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84721.209540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85726.102941                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst              437445                       # number of overall hits
system.l2.overall_hits::.cpu.data               32161                       # number of overall hits
system.l2.overall_hits::total                  469606                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    684568500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1112027000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1796595500                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.015814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.267420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.038432                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              7029                       # number of overall misses
system.l2.overall_misses::.cpu.data             11740                       # number of overall misses
system.l2.overall_misses::total                 18769                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    614280500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    994627000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1608907500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.015812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.267420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.038429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         7028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11740                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            18768                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                              0                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12462                       # Occupied blocks per task id
system.l2.tags.avg_refs                     51.922737                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 15609743                       # Number of data accesses
system.l2.tags.occ_blocks::.cpu.inst      5375.395134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7779.741838                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.164044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.237419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.401463                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         18767                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.572723                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     18767                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  15609743                       # Number of tag accesses
system.l2.tags.tagsinuse                 13155.136972                       # Cycle average of tags in use
system.l2.tags.total_refs                      974434                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     870446.16                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                44666.25                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.cpu.inst::samples      7027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     25916.25                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        73.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     73.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     27530260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27530260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          27530260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          45994771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              73525031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27530260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         45994771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             73525031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         4585                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    261.388004                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.127456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   266.747359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1720     37.51%     37.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1127     24.58%     62.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          611     13.33%     75.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          392      8.55%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          229      4.99%     88.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          113      2.46%     91.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           77      1.68%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           55      1.20%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          261      5.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4585                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                1201088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 1201088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       449728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        449728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         449728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         751360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1201088                       # Number of bytes read from this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         7027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        11740                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     46289.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43694.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       449728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       751360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 27530260.281578402966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 45994770.984165422618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    325273750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    512977750                       # Per-master read total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               39808                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            7027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           11740                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18767                       # Number of read requests responded to by this memory
system.mem_ctrls.pageHitRate                    75.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              1267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.000001103750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdQLenPdf::0                   16200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     18767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 18767                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       18767                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 75.53                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    14174                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   93835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   16335663000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               838251500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    486370250                       # Total ticks spent queuing
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            237976710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 14836920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      2592261390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            400.497303                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     60929500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     295100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7441488000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2596896250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     256504000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   5684852250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             34675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  7878420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       997193280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                63274680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         697616400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1896516000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             6542431830                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          15723165750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            269927490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 17957100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2911162140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            420.153615                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     58456000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     334100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6271339250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2996013000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     291717750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   6384144000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             35347200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  9521655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1150441920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                70721700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         789812400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1608477780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             6863532825                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          15651288000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        37534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        37534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1201088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            22961500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           99499750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             18767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   18767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               18767                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18767                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               8586                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10181                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10181                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8586                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1333362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       131123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1464485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     56869568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5035328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               61904896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16335770000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          966834500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         667202417                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          66023877                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     19264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           488898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003377                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.058014                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 487247     99.66%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1651      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             488898                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests         1639                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       487078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       975889                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                             301                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            475317                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        34776                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       444114                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8101                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             222                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13358                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13358                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        444775                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        30543                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
