
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.28-s017_1, built Mon Mar 20 11:28:11 PDT 2017
Options:	
Date:		Mon Aug 28 15:54:23 2017
Host:		s2424.it.kth.se (x86_64 w/Linux 2.6.18-417.el5) (8cores*32cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Sourcing startup file ./enc.tcl
<CMD> setCheckMode -tapeOut true
<CMD> setDelayCalMode -siAware false
<CMD> setGenerateViaMode -auto true
<CMD> setExtractRCMode -lefTechFileMap /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl
<CMD> suppressMessage IMPFP-3961
<CMD> suppressMessage TECHLIB-436
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_C18A6  CORELIB  }
<CMD> set init_verilog ../VERILOG/nnspc.v
<CMD> set init_top_cell nnspc
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file ../CONFIG/ac18_nnspc_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD> set init_io_file {}
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded}
---# TCL Script ../SCRIPTS/amsVoltusSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> restoreDesign -cellview {nnspc_OADB nnspc pins}
exclude_path_collection 0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'nnspc_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
Reading OA reference library 'nnspc_OADB' ...

viaInitial starts at Mon Aug 28 15:54:51 2017
viaInitial ends at Mon Aug 28 15:54:51 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.18min, fe_real=0.52min, fe_mem=520.7M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 520.746M, initial mem = 154.129M) ***
Set top cell to nnspc.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell nnspc ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v#1 (Current mem = 559.504M, initial mem = 154.129M) ***
*info: set bottom ioPad orient R0
**WARN: (EMS-42):	Message (IMPFP-3961) has been suppressed from output.
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 34816 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:11.5, real=0:00:32.0, peak res=285.1M, current mem=678.7M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=301.6M, current mem=695.9M)
Current (total cpu=0:00:11.5, real=0:00:32.0, peak res=301.6M, current mem=695.9M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:11.5, real=0:00:32.0, peak res=301.7M, current mem=695.9M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=302.1M, current mem=697.4M)
Current (total cpu=0:00:11.5, real=0:00:32.0, peak res=302.1M, current mem=697.4M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (nnspc_OADB/nnspc/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 82880 70000)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
*** Message Summary: 67 warning(s), 0 error(s)

<CMD> selectPhyPin 41.5800 0.0000 41.8600 0.7200 3 {NSEL[1]}
<CMD> deselectAll
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 33792 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:12.7, real=0:01:36, peak res=312.5M, current mem=694.0M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=309.4M, current mem=705.2M)
Current (total cpu=0:00:12.8, real=0:01:36, peak res=312.5M, current mem=705.2M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:12.8, real=0:01:36, peak res=312.5M, current mem=705.2M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=309.8M, current mem=705.2M)
Current (total cpu=0:00:12.8, real=0:01:36, peak res=312.5M, current mem=705.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prepPlace -expandedViews

Usage: timeDesign [-help] [-batch] [-drvReports] [-expandReg2Reg] [-expandedViews] [-hold] [-idealClock] [-numPaths <integer>]
                  [-outDir <string>] [-pathreports] [-prefix <string>] [-proto] [-reportOnly] [-slackReports]
                  [-timingDebugReport] [-useTransitionFiles] [ -prePlace | -preCTS | -postCTS | -postRoute | -signOff ]

**ERROR: (IMPTCM-48):	"-prepPlace" is not a legal option for command "timeDesign". Either the current option or an option prior to it is not specified correctly.
  
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=893.34 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 893.3M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:14.0 mem=893.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 118.745 | 124.268 | 124.112 | 118.745 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.23 sec
Total Real time: 1.0 sec
Total Memory Usage: 807.398438 Mbytes
<CMD> fit
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32364 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=905.664 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 905.7M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=834.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=867.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=895.5M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=41 #term=151 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
Estimated cell power/ground rail width = 1.102 um
Average module density = 0.742.
Density for the design = 0.742.
       = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
Pin Density = 0.1613.
            = total # of pins 151 / total area 936.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
Iteration  2: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
Iteration  3: Total net bbox = 4.899e+02 (3.94e+01 4.50e+02)
              Est.  stn bbox = 5.814e+02 (4.59e+01 5.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
Iteration  4: Total net bbox = 8.859e+02 (3.32e+02 5.54e+02)
              Est.  stn bbox = 1.048e+03 (3.99e+02 6.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
Iteration  5: Total net bbox = 1.072e+03 (4.58e+02 6.14e+02)
              Est.  stn bbox = 1.257e+03 (5.47e+02 7.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 946.1M
Iteration  6: Total net bbox = 9.754e+02 (4.83e+02 4.92e+02)
              Est.  stn bbox = 1.161e+03 (5.74e+02 5.88e+02)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 946.1M
*** cost = 9.754e+02 (4.83e+02 4.92e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:23.8 mem=902.4M) ***
Total net bbox length = 1.110e+03 (5.443e+02 5.656e+02) (ext = 3.836e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 37 insts, mean move: 1.89 um, max move: 5.57 um
	Max move on inst (g143): (18.33, 41.56) --> (16.80, 37.52)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 902.4MB
Summary Report:
Instances move: 37 (out of 37 movable)
Mean displacement: 1.89 um
Max displacement: 5.57 um (Instance: g143) (18.326, 41.561) -> (16.8, 37.52)
	Length: 6 sites, height: 1 rows, site name: ams018Site, cell type: AO21X3
Total net bbox length = 1.005e+03 (3.896e+02 6.150e+02) (ext = 3.072e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 902.4MB
*** Finished refinePlace (0:00:23.8 mem=902.4M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:10.0, mem=902.4M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=902.4M)
Starting IO pin assignment...
The design is not routed. Using flight-line based method for pin assignment.
Completed IO pin assignment.
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[NR-eagl] There are 2 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 41 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.093680e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[NR-eagl] Layer2(M2)(V) length: 6.812400e+02um, number of vias: 170
[NR-eagl] Layer3(M3)(H) length: 4.174800e+02um, number of vias: 7
[NR-eagl] Layer4(M4)(V) length: 1.055600e+02um, number of vias: 4
[NR-eagl] Layer5(MT)(H) length: 1.680000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.205960e+03um, number of vias: 319
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0:10, mem = 900.1M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 27 warning(s), 0 error(s)

<CMD> selectWire 12.3200 21.9200 70.5600 22.8800 1 vdd!
<CMD> setLayerPreference pinblock -isVisible 1
<CMD> setLayerPreference pinstdCell -isVisible 1
<CMD> setLayerPreference pinio -isVisible 1
<CMD> setLayerPreference piniopin -isVisible 1
<CMD> setLayerPreference pinother -isVisible 1
<CMD> setLayerPreference obsblock -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> setLayerPreference obsio -isVisible 1
<CMD> setLayerPreference obsother -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference pinblock -isSelectable 1
<CMD> setLayerPreference pinstdCell -isSelectable 1
<CMD> setLayerPreference pinio -isSelectable 1
<CMD> setLayerPreference piniopin -isSelectable 1
<CMD> setLayerPreference pinother -isSelectable 1
<CMD> setLayerPreference obsblock -isSelectable 1
<CMD> setLayerPreference obsstdCell -isSelectable 1
<CMD> setLayerPreference obsio -isSelectable 1
<CMD> setLayerPreference obsother -isSelectable 1
<CMD> setLayerPreference layoutObj -isSelectable 1
<CMD> setDrawView place
<CMD> deselectAll
<CMD> restoreDesign -cellview {nnspc_OADB nnspc pins}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design nnspc was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 887.895M, initial mem = 154.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'nnspc_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
**WARN: (IMPOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Innovus. Its contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site3B' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018Site7tr' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018twSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'ams018SiteLL' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsIoSiteC' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSite' has already been defined in Innovus, the contents will be skipped.
**WARN: (IMPOAX-741):	Site 'amsCornerSiteC' has already been defined in Innovus, the contents will be skipped.
Reading OA reference library 'nnspc_OADB' ...

viaInitial starts at Mon Aug 28 15:58:13 2017
viaInitial ends at Mon Aug 28 15:58:13 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.48min, fe_real=3.88min, fe_mem=677.4M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 677.375M, initial mem = 154.129M) ***
Set top cell to nnspc.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell nnspc ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v#1 (Current mem = 701.383M, initial mem = 154.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 34816 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 27648 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:29.8, real=0:03:54, peak res=460.0M, current mem=804.3M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=345.3M, current mem=814.0M)
Current (total cpu=0:00:29.8, real=0:03:54, peak res=460.0M, current mem=814.0M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:29.8, real=0:03:54, peak res=460.0M, current mem=814.0M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=345.7M, current mem=814.0M)
Current (total cpu=0:00:29.8, real=0:03:54, peak res=460.0M, current mem=814.0M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (nnspc_OADB/nnspc/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 82880 70000)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   IMPOAX-741           9  Site '%s' has already been defined in %s...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
*** Message Summary: 67 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign -noPrePlaceOpt -incremental
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32364 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=980.684 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 980.7M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**ERROR: (IMPSP-9502):	placeDesign incremental option requires design to be placed before doing incremental optimization.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
ERROR     IMPSP-9502           1  placeDesign incremental option requires ...
*** Message Summary: 1 warning(s), 1 error(s)

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 36864 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:33.3, real=0:05:15, peak res=460.0M, current mem=852.3M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=348.6M, current mem=862.0M)
Current (total cpu=0:00:33.3, real=0:05:15, peak res=460.0M, current mem=862.0M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:33.4, real=0:05:15, peak res=460.0M, current mem=862.0M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=348.9M, current mem=862.0M)
Current (total cpu=0:00:33.4, real=0:05:15, peak res=460.0M, current mem=862.0M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=981.906 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 981.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:34.5 mem=981.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 118.745 | 124.268 | 124.112 | 118.745 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.2 sec
Total Real time: 1.0 sec
Total Memory Usage: 892.652344 Mbytes
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX2 BUFX3 BUFX4 BUFX6 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32 DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX2 INVX3 INVX4 INVX6 INVX8 INVX12 INVX16 INVX24 INVX32} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp true
<CMD> placeDesign
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=911.0M)" ...
Options: ignoreScan ignoreSpare pinGuide congEffort=low gpeffort=fp 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=41 #term=150 #term/net=3.66, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
Average module density = 0.742.
Density for the design = 0.742.
       = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
Pin Density = 0.1603.
            = total # of pins 150 / total area 936.
=== lastAutoLevel = 4 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 5.410e+02 (3.63e+01 5.05e+02)
              Est.  stn bbox = 6.075e+02 (3.91e+01 5.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
Iteration  2: Total net bbox = 5.410e+02 (3.63e+01 5.05e+02)
              Est.  stn bbox = 6.075e+02 (3.91e+01 5.68e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
Iteration  3: Total net bbox = 4.701e+02 (3.85e+01 4.32e+02)
              Est.  stn bbox = 5.694e+02 (4.51e+01 5.24e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
Iteration  4: Total net bbox = 7.795e+02 (2.85e+02 4.94e+02)
              Est.  stn bbox = 9.277e+02 (3.44e+02 5.84e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
Iteration  5: Total net bbox = 9.716e+02 (4.36e+02 5.35e+02)
              Est.  stn bbox = 1.149e+03 (5.21e+02 6.28e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
Iteration  6: Total net bbox = 1.083e+03 (5.47e+02 5.36e+02)
              Est.  stn bbox = 1.262e+03 (6.32e+02 6.30e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 911.0M
*** cost = 1.083e+03 (5.47e+02 5.36e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
*** End of Placement (cpu=0:00:00.1, real=0:00:00.0, mem=911.0M) ***
default core: bins with density >  0.75 =  100 % ( 2 / 2 )
Density distribution unevenness ratio = 51.775%
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 0, real = 0: 0: 1, mem = 890.7M **
Command spTest is not supported.
INFO: Finished placeDesign in floorplan mode - no legalization done.


*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> fit
<CMD> restoreDesign -cellview {nnspc_OADB nnspc pins}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design nnspc was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 857.324M, initial mem = 154.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'nnspc_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'nnspc_OADB' ...

viaInitial starts at Mon Aug 28 16:01:40 2017
viaInitial ends at Mon Aug 28 16:01:40 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.69min, fe_real=7.32min, fe_mem=665.9M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 665.922M, initial mem = 154.129M) ***
Set top cell to nnspc.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell nnspc ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v#1 (Current mem = 695.930M, initial mem = 154.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 31744 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:42.3, real=0:07:21, peak res=460.0M, current mem=803.4M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=355.7M, current mem=813.1M)
Current (total cpu=0:00:42.4, real=0:07:21, peak res=460.0M, current mem=813.1M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:42.4, real=0:07:21, peak res=460.0M, current mem=813.1M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=356.1M, current mem=813.1M)
Current (total cpu=0:00:42.4, real=0:07:21, peak res=460.0M, current mem=813.1M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (nnspc_OADB/nnspc/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 82880 70000)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
*** Message Summary: 57 warning(s), 0 error(s)

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32364 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=979.793 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 979.8M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=965.6M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.3 mem=965.6M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:07.9 mem=965.8M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=41 #term=151 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
Average module density = 0.742.
Density for the design = 0.742.
       = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
Pin Density = 0.1613.
            = total # of pins 151 / total area 936.
=== lastAutoLevel = 4 
Iteration  1: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 965.8M
Iteration  2: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 965.8M
Iteration  3: Total net bbox = 4.899e+02 (3.94e+01 4.50e+02)
              Est.  stn bbox = 5.814e+02 (4.59e+01 5.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 965.8M
Iteration  4: Total net bbox = 8.859e+02 (3.32e+02 5.54e+02)
              Est.  stn bbox = 1.048e+03 (3.99e+02 6.49e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 969.2M
Iteration  5: Total net bbox = 1.072e+03 (4.58e+02 6.14e+02)
              Est.  stn bbox = 1.257e+03 (5.47e+02 7.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 969.2M
Iteration  6: Total net bbox = 1.186e+03 (5.75e+02 6.11e+02)
              Est.  stn bbox = 1.374e+03 (6.66e+02 7.08e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 969.2M
*** cost = 1.186e+03 (5.75e+02 6.11e+02) (cpu for global=0:00:00.1) real=0:00:00.0***
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:00:53.4 mem=926.2M) ***
Total net bbox length = 1.186e+03 (5.749e+02 6.110e+02) (ext = 4.631e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 37 insts, mean move: 4.38 um, max move: 28.69 um
	Max move on inst (DAC_reg[3]): (56.23, 13.54) --> (41.44, 27.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 926.2MB
Summary Report:
Instances move: 37 (out of 37 movable)
Mean displacement: 4.38 um
Max displacement: 28.69 um (Instance: DAC_reg[3]) (56.234, 13.545) -> (41.44, 27.44)
	Length: 25 sites, height: 1 rows, site name: ams018Site, cell type: DFCX3
Total net bbox length = 1.110e+03 (4.526e+02 6.571e+02) (ext = 4.098e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 926.2MB
*** Finished refinePlace (0:00:53.4 mem=926.2M) ***
*** End of Placement (cpu=0:00:08.3, real=0:00:08.0, mem=926.2M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=926.2M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[NR-eagl] There are 2 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 41 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.239840e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[NR-eagl] Layer2(M2)(V) length: 7.726000e+02um, number of vias: 188
[NR-eagl] Layer3(M3)(H) length: 5.199600e+02um, number of vias: 16
[NR-eagl] Layer4(M4)(V) length: 7.168000e+01um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.364240e+03um, number of vias: 342
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 9, mem = 926.2M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 27 warning(s), 0 error(s)

<CMD> setDrawView place
<CMD> fit
<CMD> restoreDesign -cellview {nnspc_OADB nnspc pins}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design nnspc was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 913.941M, initial mem = 154.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'nnspc_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'nnspc_OADB' ...

viaInitial starts at Mon Aug 28 16:02:59 2017
viaInitial ends at Mon Aug 28 16:02:59 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.98min, fe_real=8.63min, fe_mem=714.1M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 714.109M, initial mem = 154.129M) ***
Set top cell to nnspc.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell nnspc ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 37 stdCell insts.

*** Memory Usage v#1 (Current mem = 748.117M, initial mem = 154.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 34816 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 31744 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:00:59.5, real=0:08:40, peak res=460.0M, current mem=850.1M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=369.0M, current mem=861.3M)
Current (total cpu=0:00:59.5, real=0:08:40, peak res=460.0M, current mem=861.3M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:00:59.5, real=0:08:40, peak res=460.0M, current mem=861.3M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=369.4M, current mem=861.3M)
Current (total cpu=0:00:59.5, real=0:08:40, peak res=460.0M, current mem=861.3M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (nnspc_OADB/nnspc/pins).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/pins'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 82880 70000)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 49 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
*** Message Summary: 57 warning(s), 0 error(s)

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 27648 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
Reading timing constraints file '../CONSTRAINTS/nnspc_func.sdc' ...
Current (total cpu=0:01:00, real=0:09:10, peak res=460.0M, current mem=850.5M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_func.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=370.6M, current mem=860.2M)
Current (total cpu=0:01:01, real=0:09:10, peak res=460.0M, current mem=860.2M)
Reading timing constraints file '../CONSTRAINTS/nnspc_test.sdc' ...
Current (total cpu=0:01:01, real=0:09:10, peak res=460.0M, current mem=860.2M)
nnspc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../CONSTRAINTS/nnspc_test.sdc, Line 28).

**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Reading of timing constraints file ../CONSTRAINTS/nnspc_test.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 9, 10 of File ../CONSTRAINTS/nnspc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=370.9M, current mem=860.2M)
Current (total cpu=0:01:01, real=0:09:10, peak res=460.0M, current mem=860.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1027.88 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1027.9M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:01:02 mem=1027.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 118.745 | 124.268 | 124.112 | 118.745 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 118.745 | 124.268 | 124.112 | 118.745 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 1.28 sec
Total Real time: 1.0 sec
Total Memory Usage: 937.113281 Mbytes
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc pins2}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: pins2
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 37 insts; 74 instTerms; 68 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/pins2/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc pins2
}
---#   Saved As OA: nnspc_OADB nnspc pins2

**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 6
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX32 BUFX24 BUFX16 BUFX12 BUFX8 BUFX6 BUFX4 BUFX3 BUFX2 INVX32 INVX24 INVX16 INVX12 INVX8 INVX6 INVX4 INVX3 INVX2 INVX1 INVXL CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1} -maxAllowedDelay 1
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 0 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.32364 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1030.64 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1030.6M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#1 (mem=1016.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:07.4 mem=1016.5M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:08.0 mem=1016.5M) ***
Options: timingDriven clkGateAware ignoreScan ignoreSpare pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=37 (0 fixed + 37 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=41 #term=151 #term/net=3.68, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=13
stdCell: 37 single + 0 double + 0 multi
Total standard cell length = 0.3651 (mm), area = 0.0018 (mm^2)
Average module density = 0.742.
Density for the design = 0.742.
       = stdcell_area 652 sites (1840 um^2) / alloc_area 878 sites (2479 um^2).
Pin Density = 0.1613.
            = total # of pins 151 / total area 936.
=== lastAutoLevel = 4 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
Iteration  2: Total net bbox = 5.462e+02 (3.65e+01 5.10e+02)
              Est.  stn bbox = 6.122e+02 (3.93e+01 5.73e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
Iteration  3: Total net bbox = 4.899e+02 (3.94e+01 4.50e+02)
              Est.  stn bbox = 5.814e+02 (4.59e+01 5.35e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
Iteration  4: Total net bbox = 8.859e+02 (3.32e+02 5.54e+02)
              Est.  stn bbox = 1.048e+03 (3.99e+02 6.49e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
Iteration  5: Total net bbox = 1.072e+03 (4.58e+02 6.14e+02)
              Est.  stn bbox = 1.257e+03 (5.47e+02 7.10e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
Iteration  6: Total net bbox = 1.186e+03 (5.75e+02 6.11e+02)
              Est.  stn bbox = 1.374e+03 (6.66e+02 7.08e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.6M
*** cost = 1.186e+03 (5.75e+02 6.11e+02) (cpu for global=0:00:00.0) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:13 mem=938.1M) ***
Total net bbox length = 1.186e+03 (5.749e+02 6.110e+02) (ext = 4.631e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 37 insts, mean move: 4.38 um, max move: 28.69 um
	Max move on inst (DAC_reg[3]): (56.23, 13.54) --> (41.44, 27.44)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 938.1MB
Summary Report:
Instances move: 37 (out of 37 movable)
Mean displacement: 4.38 um
Max displacement: 28.69 um (Instance: DAC_reg[3]) (56.234, 13.545) -> (41.44, 27.44)
	Length: 25 sites, height: 1 rows, site name: ams018Site, cell type: DFCX3
Total net bbox length = 1.110e+03 (4.526e+02 6.571e+02) (ext = 4.098e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 938.1MB
*** Finished refinePlace (0:01:13 mem=938.1M) ***
*** End of Placement (cpu=0:00:08.4, real=0:00:08.0, mem=938.1M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 2 )
Density distribution unevenness ratio = 0.000%
*** Free Virtual Timing Model ...(mem=938.1M)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[NR-eagl] There are 2 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 41 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.239840e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[NR-eagl] Layer2(M2)(V) length: 7.726000e+02um, number of vias: 188
[NR-eagl] Layer3(M3)(H) length: 5.199600e+02um, number of vias: 16
[NR-eagl] Layer4(M4)(V) length: 7.168000e+01um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.364240e+03um, number of vias: 342
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0: 9, real = 0: 0: 8, mem = 938.1M **
Command spTest is not supported.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 27 warning(s), 0 error(s)

<CMD> setDrawView place
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc placed}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: placed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 37 insts; 74 instTerms; 68 nets; 179 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/placed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc placed
}
---#   Saved As OA: nnspc_OADB nnspc placed

<CMD> set_ccopt_mode -cts_target_slew 1.0
<CMD> set_ccopt_mode -cts_target_nonleaf_slew 2.0
<CMD> set_ccopt_property buffer_cells CLKBU*
<CMD> set_ccopt_property inverter_cells CLKIN*
<CMD> create_ccopt_clock_tree_spec -immediate
Creating clock tree spec for modes (timing configs): func test
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph... 
Reset timing graph done.
Analyzing clock structure... **WARN: (IMPCCOPT-4209):	Differing set_driving_cell statements have been applied to the clock tree source clock_tree:Clk across SDC files. The driving cell that has been kept is NAND2X1/Q.

Analyzing clock structure done.
Reset timing graph... 
Reset timing graph done.
Extracting original clock gating for Clk... 
  clock_tree Clk contains 25 sinks and 0 clock gates.
  Extraction for Clk complete.
Extracting original clock gating for Clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
<CMD> setCTSMode -routeBottomPreferredLayer M1 -routeLeafBottomPreferredLayer M1 -routeLeafTopPreferredLayer MT -routeTopPreferredLayer MT
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=961.2M, init mem=961.2M)
*info: Placed = 37            
*info: Unplaced = 0           
Placement Density:69.66%(1840/2642)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=961.2M)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock Clk in view func_max
   - SDC clock Clk in view test_max
   - SDC clock Clk in view func_min
   - SDC clock Clk in view test_min

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
**WARN: (IMPCCOPT-1127):	The skew group default.Clk/test has been identified as a duplicate of: Clk/func
The skew group Clk/test has been identified as a duplicate of: Clk/func, so it will not be cloned.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 941.1 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=41  numIgnoredNets=0
[NR-eagl] There are 2 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 41 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 41 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.239840e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 138
[NR-eagl] Layer2(M2)(V) length: 7.726000e+02um, number of vias: 188
[NR-eagl] Layer3(M3)(H) length: 5.199600e+02um, number of vias: 16
[NR-eagl] Layer4(M4)(V) length: 7.168000e+01um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.364240e+03um, number of vias: 342
[NR-eagl] End Peak syMemory usage = 941.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.00 seconds
setPlaceMode -checkRoute false -clkGateAware true -congEffort auto -fp false -ignoreScan true -ignoreSpare true -moduleAwareSpare false -modulePlan true -placeIoPins false -powerDriven false -preserveRouting false -reorderScan true -rmAffectedRouting false -swapEEQ false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  buffer_cells is set for at least one key
  inverter_cells is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  source_driver is set for at least one key
  target_max_trans is set for at least one key
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Route type trimming info:
    The following route types were modified by the autotrimmer:
      default_route_type_leaf (M1-M5) was replaced by default_route_type_leaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
      default_route_type_nonleaf (M1-M5) was replaced by default_route_type_nonleaf_ccopt_autotrimmed (M2-M4);
        Layer M5 is trimmed off because its RC characteristic is very different from its adjacent layers.
        Layer M1 is trimmed off because its RC characteristic is not good
    To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
  Clock tree balancer configuration for clock_tree Clk:
  Non-default CCOpt properties for clock tree Clk:
    route_type (leaf): default_route_type_leaf_ccopt_autotrimmed (default: default)
    route_type (trunk): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf_ccopt_autotrimmed (default: default)
    source_driver: NAND2X1/A NAND2X1/Q (default: )
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CLKBUFX32 CLKBUFX24 CLKBUFX16 CLKBUFX12 CLKBUFX10 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
    Inverters:   CLKINVX32 CLKINVX24 CLKINVX16 CLKINVX12 CLKINVX10 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX3 CLKINVX2 CLKINVX1 
    Clock gates: LGSPX1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 5801.600um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf_ccopt_autotrimmed; Top/bottom preferred layer name: M4/M2; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner corner_max:setup, late:
    Slew time target (leaf):    1.000ns
    Slew time target (trunk):   2.000ns
    Slew time target (top):     2.000ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.462ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 4688.380um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CLKBUFX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=2150.662um, maxSlew=0.439ns, speed=3811.879um per ns, cellArea=36.746um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX32, fastest_considered_half_corner=corner_max:setup.late, maxDistance=1155.262um, maxSlew=0.238ns, speed=4946.530um per ns, cellArea=53.748um^2 per 1000um}
    Clock gate: {lib_cell:LGSPX1, fastest_considered_half_corner=corner_max:setup.late, maxDistance=480.000um, maxSlew=1.705ns, speed=314.857um per ns, cellArea=129.360um^2 per 1000um}
**WARN: (IMPCCOPT-1076):	Leaf slew time target of 1.000ns is too low. It needs to be increased to at least 1.223ns.
  Info: CCOpt is analyzing the delay of a net driven by CLKBUFX32/Q using a timing arc from cell CLKBUFX32
  Info: CCOpt is analyzing the delay of a net driven by CLKINVX32/Q using a timing arc from cell CLKINVX32
  Info: CCOpt is analyzing the delay of a net driven by LGSPX1/GCK using a timing arc from cell LGSPX1
  Clock tree balancer configuration for skew_group Clk/func:
    Sources:                     pin Clk
    Total number of sinks:       25
    Delay constrained sinks:     25
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner corner_max:setup.late:
    Skew target:                 0.462ns
  
  Via Selection for Estimated Routes (rule default):
  
  -------------------------------------------------------------------
  Layer    Via Cell          Res.      Cap.     RC       Top of Stack
  Range                      (Ohm)     (fF)     (fs)     Only
  -------------------------------------------------------------------
  M1-M2    M1_M2_HV          11.305    0.042    0.472    false
  M2-M3    M2_M3_VH          11.305    0.045    0.507    false
  M2-M3    M2_M3_1x2_M_SH     5.653    0.157    0.887    true
  M3-M4    M3_M4_HV          11.305    0.045    0.507    false
  M3-M4    M3_M4_1x2_M_SV     5.653    0.157    0.887    true
  M4-M5    M4_MT_VH          11.305    0.043    0.481    false
  M4-M5    M4_MT_1x2_M_SH     5.653    0.150    0.849    true
  M5-M6    MT_AM_HV_S         4.845    0.331    1.603    false
  -------------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
      Reset timing graph... 
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=1, total=1
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=33.869um^2
    Clustering clock_tree Clk... 
      Creating channel graph for ccopt_2_6... 
      Creating channel graph for ccopt_2_6 done.
      Creating channel graph for ccopt_2_4_available_2_6... 
      Creating channel graph for ccopt_2_4_available_2_6 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree Clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
        Reset timing graph... 
        Reset timing graph done.
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:01:18 mem=1030.7M) ***
Total net bbox length = 1.158e+03 (4.775e+02 6.802e+02) (ext = 4.112e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 2 insts, mean move: 17.36 um, max move: 24.64 um
	Max move on inst (out_reg[9]): (43.12, 52.64) --> (28.56, 42.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.7MB
Summary Report:
Instances move: 2 (out of 38 movable)
Mean displacement: 17.36 um
Max displacement: 24.64 um (Instance: out_reg[9]) (43.12, 52.64) -> (28.56, 42.56)
	Length: 23 sites, height: 1 rows, site name: ams018Site, cell type: DFCX1
Total net bbox length = 1.176e+03 (4.912e+02 6.844e+02) (ext = 4.276e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.7MB
*** Finished refinePlace (0:01:18 mem=1030.7M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      ------------------------------------
      Movement (um)        Number of cells
      ------------------------------------
      [10.08,10.1808)             1
      [10.1808,10.2816)           0
      [10.2816,10.3824)           0
      [10.3824,10.4832)           0
      [10.4832,10.584)            0
      [10.584,10.6848)            0
      [10.6848,10.7856)           0
      [10.7856,10.8864)           0
      [10.8864,10.9872)           0
      [10.9872,11.088)            0
      ------------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired            Achieved           Node
                       location           location           
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
          10.08        (44.450,55.660)    (44.450,45.580)    cell g81 (a lib_cell NOR2X12) at (41.440,42.560), in power domain auto-default
           0           (47.810,55.570)    (47.810,55.570)    ccl clock buffer, uid:A2c1e (a lib_cell CLKBUFX32) at (41.440,52.640), in power domain auto-default
           0           (44.450,45.580)    (44.450,45.580)    cell g81 (a lib_cell NOR2X12) at (41.440,42.560), in power domain auto-default
      ----------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.043pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.840),top(nil), margined worst slew is leaf(0.225),trunk(0.840),top(nil)
      skew_group Clk/func: insertion delay [min=0.292, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.292, 0.340, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.292ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Clustering done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... *info: There are 19 candidate Buffer cells
*info: There are 22 candidate Inverter cells

    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 997.012M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=1, i=0, cg=0, l=1, total=2
  Rebuilding timing graph   cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
  Rebuilding timing graph   sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
    skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
  Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=79.027um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=112.896um^2
      gate capacitance : top=0.000pF, trunk=0.031pF, leaf=0.050pF, total=0.081pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.038pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=38.350um, leaf=227.555um, total=265.905um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree Clk: worst slew is leaf(0.225),trunk(0.841),top(nil), margined worst slew is leaf(0.225),trunk(0.841),top(nil)
      skew_group Clk/func: insertion delay [min=0.293, max=0.341, avg=0.322, sd=0.024], skew [0.049 vs 0.462, 100% {0.293, 0.341, 0.341}] (wid=0.005 ws=0.002) (gid=0.336 gs=0.046)
    Clock network insertion delays are now [0.293ns, 0.341ns] average 0.322ns std.dev 0.024ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 110 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=62.093um^2, i=0.000um^2, cg=0.000um^2, l=33.869um^2, total=95.962um^2
      gate capacitance : top=0.000pF, trunk=0.027pF, leaf=0.050pF, total=0.077pF
      wire capacitance : top=0.000pF, trunk=0.004pF, leaf=0.039pF, total=0.043pF
      wire lengths   : top=0.000um, trunk=29.190um, leaf=237.500um, total=266.690um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree Clk: worst slew is leaf(0.215),trunk(0.721),top(nil), margined worst slew is leaf(0.215),trunk(0.721),top(nil)
      skew_group Clk/func: insertion delay [min=0.274, max=0.332, avg=0.309, sd=0.028], skew [0.058 vs 0.462, 100% {0.274, 0.331, 0.332}] (wid=0.004 ws=0.002) (gid=0.328 gs=0.056)
    Clock network insertion delays are now [0.274ns, 0.332ns] average 0.309ns std.dev 0.028ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: ... 20% 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=1, i=0, cg=0, l=1, total=2
          cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
          gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
          wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
          sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=1, i=0, cg=0, l=1, total=2
    cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
    gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
    wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
    wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
    sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
    skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
  Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=1, i=0, cg=0, l=1, total=2
          cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
          gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
          wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
          sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.045pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.367),top(nil), margined worst slew is leaf(0.274),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.295, max=0.334, avg=0.318, sd=0.019], skew [0.038 vs 0.462, 100% {0.295, 0.333, 0.334}] (wid=0.004 ws=0.002) (gid=0.330 gs=0.036)
    Clock network insertion delays are now [0.295ns, 0.334ns] average 0.318ns std.dev 0.019ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
    Reset timing graph... 
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 954.961M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=1, i=0, cg=0, l=1, total=2
  Rebuilding timing graph   cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.044pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
  Rebuilding timing graph   sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree Clk: worst slew is leaf(0.274),trunk(0.363),top(nil), margined worst slew is leaf(0.274),trunk(0.363),top(nil)
    skew_group Clk/func: insertion delay [min=0.294, max=0.333, avg=0.317, sd=0.019], skew [0.039 vs 0.462, 100% {0.294, 0.332, 0.333}] (wid=0.004 ws=0.002) (gid=0.329 gs=0.037)
  Clock network insertion delays are now [0.294ns, 0.333ns] average 0.317ns std.dev 0.019ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.363),top(nil), margined worst slew is leaf(0.274),trunk(0.363),top(nil)
      skew_group Clk/func: insertion delay [min=0.294, max=0.333, avg=0.317, sd=0.019], skew [0.039 vs 0.462, 100% {0.294, 0.332, 0.333}] (wid=0.004 ws=0.002) (gid=0.329 gs=0.037)
    Clock network insertion delays are now [0.294ns, 0.333ns] average 0.317ns std.dev 0.019ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=0.061pF fall=0.055pF).
    Resizing gates: 
    Resizing gates: ... 20% 
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.363),top(nil), margined worst slew is leaf(0.274),trunk(0.363),top(nil)
      skew_group Clk/func: insertion delay [min=0.294, max=0.333, avg=0.317, sd=0.019], skew [0.039 vs 0.462, 100% {0.294, 0.332, 0.333}] (wid=0.004 ws=0.002) (gid=0.329 gs=0.037)
    Clock network insertion delays are now [0.294ns, 0.333ns] average 0.317ns std.dev 0.019ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.363),top(nil), margined worst slew is leaf(0.274),trunk(0.363),top(nil)
      skew_group Clk/func: insertion delay [min=0.294, max=0.333, avg=0.317, sd=0.019], skew [0.039 vs 0.462, 100% {0.294, 0.332, 0.333}] (wid=0.004 ws=0.002) (gid=0.329 gs=0.037)
    Clock network insertion delays are now [0.294ns, 0.333ns] average 0.317ns std.dev 0.019ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.040pF, total=0.044pF
      wire lengths   : top=0.000um, trunk=33.715um, leaf=242.615um, total=276.330um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree Clk: worst slew is leaf(0.274),trunk(0.363),top(nil), margined worst slew is leaf(0.274),trunk(0.363),top(nil)
      skew_group Clk/func: insertion delay [min=0.294, max=0.333, avg=0.317, sd=0.019], skew [0.039 vs 0.462, 100% {0.294, 0.332, 0.333}] (wid=0.004 ws=0.002) (gid=0.329 gs=0.037)
    Clock network insertion delays are now [0.294ns, 0.333ns] average 0.317ns std.dev 0.019ns
  Improving insertion delay done.
  Total capacitance is (rise=0.105pF fall=0.100pF), of which (rise=0.044pF fall=0.044pF) is wire, and (rise=0.061pF fall=0.055pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
    Reset timing graph... 
    Reset timing graph done.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:01:19 mem=1030.0M) ***
Total net bbox length = 1.171e+03 (4.856e+02 6.849e+02) (ext = 4.266e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 3 insts, mean move: 2.05 um, max move: 2.24 um
	Max move on inst (g140): (32.48, 52.64) --> (30.24, 52.64)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.0MB
Summary Report:
Instances move: 3 (out of 11 movable)
Mean displacement: 2.05 um
Max displacement: 2.24 um (Instance: g140) (32.48, 52.64) -> (30.24, 52.64)
	Length: 3 sites, height: 1 rows, site name: ams018Site, cell type: NOR2XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.171e+03 (4.859e+02 6.849e+02) (ext = 4.266e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.0MB
*** Finished refinePlace (0:01:19 mem=1030.0M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:01:19 mem=1030.0M) ***
Total net bbox length = 1.171e+03 (4.859e+02 6.849e+02) (ext = 4.266e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.0MB
Summary Report:
Instances move: 0 (out of 38 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.171e+03 (4.859e+02 6.849e+02) (ext = 4.266e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1030.0MB
*** Finished refinePlace (0:01:19 mem=1030.0M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:         3 (unrouted=2, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:    39 (unrouted=0, trialRouted=38, noStatus=1, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1034.508M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 3 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 3 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -droutePostRouteWidenWireRule VSRDefaultSetup -drouteUseMinSpacingForBlockage auto -extractThirdPartyCompatible false -routeStrictlyHonorNonDefaultRule false -routeTopRoutingLayer 6

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  droutePostRouteWidenWireRule = "VSRDefaultSetup" (current non-default setting)
  drouteUseMinSpacingForBlockage = "auto" (current non-default setting)
  envHonorGlobalRoute = "false"
  extractThirdPartyCompatible = "false" (current non-default setting)
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "6" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 6
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Mon Aug 28 16:08:39 2017
#
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.500.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 66 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 779.55 (MB), peak = 941.38 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Mon Aug 28 16:08:39 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Aug 28 16:08:39 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          91          34          80    22.50%
#  Metal 2        V         116          32          80     0.00%
#  Metal 3        H         125           0          80     0.00%
#  Metal 4        V         148           0          80     0.00%
#  Metal 5        H         125           0          80     0.00%
#  Metal 6        V          16           0          80     0.00%
#  --------------------------------------------------------------
#  Total                    621       8.14%  480     3.75%
#
#  3 nets (4.35%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.32 (MB), peak = 941.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.86 (MB), peak = 941.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.89 (MB), peak = 941.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of selected nets for routing = 3.
#Total number of unselected nets (but routable) for routing = 39 (skipped).
#Total number of nets in the design = 69.
#
#39 skipped nets do not have any wires.
#3 routable nets have only global wires.
#3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3               0  
#------------------------------------------------
#        Total                  3               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              39  
#------------------------------------------------
#        Total                  3              39  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 245 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 153 um.
#Total wire length on LAYER M3 = 92 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 43
#Up-Via Summary (total 43):
#           
#-----------------------
#  Metal 1           29
#  Metal 2           14
#-----------------------
#                    43 
#
#Total number of involved priority nets 3
#Maximum src to sink distance for priority net 80.0
#Average of max src_to_sink distance for priority net 64.3
#Average of ave src_to_sink distance for priority net 41.0
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.96 (MB), peak = 941.38 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 780.96 (MB), peak = 941.38 (MB)
#Start Track Assignment.
#Done with 8 horizontal wires in 1 hboxes and 18 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 248 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 133 um.
#Total wire length on LAYER M3 = 92 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 43
#Up-Via Summary (total 43):
#           
#-----------------------
#  Metal 1           29
#  Metal 2           14
#-----------------------
#                    43 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 781.09 (MB), peak = 941.38 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.01 (MB)
#Total memory = 781.09 (MB)
#Peak memory = 941.38 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 50.0% of the total area was rechecked for DRC, and 50.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.17 (MB), peak = 941.38 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 786.61 (MB), peak = 941.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 278 um.
#Total half perimeter of net bounding box = 185 um.
#Total wire length on LAYER M1 = 6 um.
#Total wire length on LAYER M2 = 165 um.
#Total wire length on LAYER M3 = 97 um.
#Total wire length on LAYER M4 = 10 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 51
#Up-Via Summary (total 51):
#           
#-----------------------
#  Metal 1           28
#  Metal 2           21
#  Metal 3            2
#-----------------------
#                    51 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.18 (MB)
#Total memory = 785.27 (MB)
#Peak memory = 941.38 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 4.19 (MB)
#Total memory = 785.28 (MB)
#Peak memory = 941.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.09 (MB)
#Total memory = 781.41 (MB)
#Peak memory = 941.38 (MB)
#Number of warnings = 40
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Aug 28 16:08:39 2017
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 3 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       20.000      30.000            1
       30.000      40.000            0
       40.000      50.000            0
       50.000      60.000            0
       60.000      70.000            1
       70.000      80.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000      5.000           1
        5.000     10.000           0
       10.000     15.000           0
       15.000     20.000           0
       20.000     25.000           1
      -------------------------------------
      
Set FIXED routing status on 3 net(s)
Set FIXED placed status on 2 instance(s)
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3)
  Non-clock:    39 (unrouted=39, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 3  numPreroutedWires = 41
[NR-eagl] Read numTotalNets=42  numIgnoredNets=3
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] Rule id 1. Nets 39 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 39 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.033200e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 6.160000e+00um, number of vias: 139
[NR-eagl] Layer2(M2)(V) length: 7.594700e+02um, number of vias: 180
[NR-eagl] Layer3(M3)(H) length: 5.364800e+02um, number of vias: 18
[NR-eagl] Layer4(M4)(V) length: 1.181600e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.420270e+03um, number of vias: 337
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 991.102M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
      wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after routing clock trees:none
    Clock tree state after routing clock trees:
      clock_tree Clk: worst slew is leaf(0.177),trunk(0.261),top(nil), margined worst slew is leaf(0.177),trunk(0.261),top(nil)
      skew_group Clk/func: insertion delay [min=0.196, max=0.268, avg=0.240, sd=0.036], skew [0.072 vs 0.462, 100% {0.196, 0.268, 0.268}] (wid=0.000 ws=0.000) (gid=0.268 gs=0.072)
    Clock network insertion delays are now [0.196ns, 0.268ns] average 0.240ns std.dev 0.036ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1126.26 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1126.3M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts    : b=1, i=0, cg=0, l=1, total=2
        cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
        gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
        wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
        wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
        sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Clock DAG net violations PostConditioning before bufferablility reset:none
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=1, i=0, cg=0, l=1, total=2
        cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
        gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
        wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
        wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
        sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Clock DAG net violations PostConditioning initial state:none
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 3, tested: 3, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 2147483.647um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=1, i=0, cg=0, l=1, total=2
          cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
          gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
          wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
          wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
          sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree Clk: worst slew is leaf(0.266),trunk(0.367),top(nil), margined worst slew is leaf(0.266),trunk(0.367),top(nil)
          skew_group Clk/func: insertion delay [min=0.286, max=0.331, avg=0.313, sd=0.022], skew [0.045 vs 0.462, 100% {0.286, 0.330, 0.331}] (wid=0.003 ws=0.002) (gid=0.328 gs=0.044)
        Clock network insertion delays are now [0.286ns, 0.331ns] average 0.313ns std.dev 0.022ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1004.254M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=1, i=0, cg=0, l=1, total=2
      Rebuilding timing graph   cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
      Rebuilding timing graph   sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:         3 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=3)
  Non-clock:    39 (unrouted=0, trialRouted=39, noStatus=0, routed=0, fixed=0)
(Not counting 27 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=1, i=0, cg=0, l=1, total=2
      cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
      gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
      wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
      wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
      sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree Clk: worst slew is leaf(0.266),trunk(0.367),top(nil), margined worst slew is leaf(0.266),trunk(0.367),top(nil)
      skew_group Clk/func: insertion delay [min=0.286, max=0.331, avg=0.313, sd=0.022], skew [0.045 vs 0.462, 100% {0.286, 0.330, 0.331}] (wid=0.003 ws=0.002) (gid=0.328 gs=0.044)
    Clock network insertion delays are now [0.286ns, 0.331ns] average 0.313ns std.dev 0.022ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  ------------------------------
  Cell type      Count    Area
  ------------------------------
  Buffers          1      19.757
  Inverters        0       0.000
  Clock Gates      0       0.000
  Clock Logic      1      19.757
  All              2      39.514
  ------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk       33.600
  Leaf       244.160
  Total      277.760
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.010    0.005    0.015
  Leaf     0.050    0.035    0.086
  Total    0.061    0.040    0.101
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   25      0.050     0.002       0.000      0.002    0.002
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree Clk         0.367               0.266
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner              Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  corner_max:setup.late    Clk/func      0.286     0.331     0.045       0.462         0.002           0.002           0.313        0.022     100% {0.286, 0.330, 0.331}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.286ns, 0.331ns] average 0.313ns std.dev 0.022ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock Clk in view func_max
   - SDC clock Clk in view test_max
   - SDC clock Clk in view func_min
   - SDC clock Clk in view test_min

Setting all clocks to propagated mode.
func test
Resetting all latency settings from fanout cone of clock 'Clk'
Resetting all latency settings from fanout cone of clock 'Clk'
Resetting all latency settings from fanout cone of clock 'Clk'
Resetting all latency settings from fanout cone of clock 'Clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=1, i=0, cg=0, l=1, total=2
  cell areas     : b=19.757um^2, i=0.000um^2, cg=0.000um^2, l=19.757um^2, total=39.514um^2
  gate capacitance : top=0.000pF, trunk=0.010pF, leaf=0.050pF, total=0.061pF
  wire capacitance : top=0.000pF, trunk=0.005pF, leaf=0.035pF, total=0.040pF
  wire lengths   : top=0.000um, trunk=33.600um, leaf=244.160um, total=277.760um
  sink capacitance : count=25, total=0.050pF, avg=0.002pF, sd=0.000pF, min=0.002pF, max=0.002pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree Clk: worst slew is leaf(0.266),trunk(0.367),top(nil), margined worst slew is leaf(0.266),trunk(0.367),top(nil)
  skew_group Clk/func: insertion delay [min=0.286, max=0.331, avg=0.313, sd=0.022], skew [0.045 vs 0.462, 100% {0.286, 0.330, 0.331}] (wid=0.003 ws=0.002) (gid=0.328 gs=0.044)
Clock network insertion delays are now [0.286ns, 0.331ns] average 0.313ns std.dev 0.022ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Copying last skew targets (including wire skew targets) from Clk/func to Clk/test (the duplicate skew group).
Copying last insertion target (including wire insertion delay target) from Clk/func to Clk/test (the duplicate skew group).
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1076        1  %s slew time target of %s is too low. It...
WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 4 warning(s), 0 error(s)

**ccopt_design ... cpu = 0:00:06, real = 0:00:06, mem = 988.1M, totSessionCpu=0:01:20 **
<CMD> report_ccopt_clock_trees -file ../REPORTS/ccopt_postCTS.report
Updating timing graph... 
  
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1062.48 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1062.5M) ***
Updating timing graph done.
Updating latch analysis... 
Updating latch analysis done.
<CMD> report_ccopt_skew_groups -file ../REPORTS/ccopt_postCTS_skew.report
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> ctd_win -id ctdMain
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc cts}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: cts
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 38 insts; 76 instTerms; 69 nets; 184 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/cts/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc cts
}
---#   Saved As OA: nnspc_OADB nnspc cts

<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1009.2M)
Extraction called for design 'nnspc' of instances=38 and nets=69 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1009.230M)
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
End delay calculation. (MEM=1065.46 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1065.5M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:24 mem=1065.5M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 118.628 | 124.105 | 123.438 | 118.628 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 118.628 | 124.105 | 123.438 | 118.628 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 118.628 | 124.105 | 123.438 | 118.628 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.044   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.833%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 0.0 sec
Total Memory Usage: 1008.222656 Mbytes
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1030.2M, totSessionCpu=0:01:30 **
setTrialRouteMode -maxRouteLayer 6
Added -handlePreroute to trialRouteMode
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1030.2M)
Compute RC Scale Done ...

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 118.628 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   61    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      1 (1)       |   -0.044   |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.833%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1072.4M, totSessionCpu=0:01:30 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1073.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1073.4M) ***
*** Starting optimizing excluded clock nets MEM= 1073.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1073.4M) ***
Begin: GigaOpt DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    26   |    11   |     22  |     0   |     0   |     0   |     0   | 118.63 |          0|          0|          0|  70.83  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 119.20 |          1|          0|         10|  73.50  |   0:00:00.0|    1218.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 119.20 |          0|          0|          0|  73.50  |   0:00:00.0|    1218.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1218.7M) ***

*** Starting refinePlace (0:01:39 mem=1234.7M) ***
Total net bbox length = 1.258e+03 (5.723e+02 6.858e+02) (ext = 4.612e+02)
Density distribution unevenness ratio = 2.061%
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 12 insts, mean move: 1.87 um, max move: 6.72 um
	Max move on inst (DAC_reg[0]): (14.00, 12.32) --> (12.32, 17.36)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1234.7MB
Summary Report:
Instances move: 12 (out of 37 movable)
Mean displacement: 1.87 um
Max displacement: 6.72 um (Instance: DAC_reg[0]) (14, 12.32) -> (12.32, 17.36)
	Length: 27 sites, height: 1 rows, site name: ams018Site, cell type: DFCX6
Total net bbox length = 1.268e+03 (5.751e+02 6.932e+02) (ext = 4.634e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1234.7MB
*** Finished refinePlace (0:01:39 mem=1234.7M) ***
*** maximum move = 6.72 um ***
*** Finished re-routing un-routed nets (1234.7M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1234.7M) ***
End: GigaOpt DRV Optimization

------------------------------------------------------------
     Summary (cpu=0.16min real=0.15min mem=1099.4M)                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 119.197 |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   61    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.504%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1099.4M, totSessionCpu=0:01:39 **

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 

Active setup views:
 test_max
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 73.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    73.50%|        -|   0.100|   0.000|   0:00:00.0| 1233.0M|
|    73.50%|        0|   0.100|   0.000|   0:00:00.0| 1233.0M|
|    73.50%|        0|   0.100|   0.000|   0:00:00.0| 1233.0M|
|    73.40%|        1|   0.100|   0.000|   0:00:00.0| 1233.0M|
|    73.40%|        0|   0.100|   0.000|   0:00:00.0| 1233.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 73.40
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** Finished Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
*** Starting refinePlace (0:01:43 mem=1233.0M) ***
Total net bbox length = 1.268e+03 (5.751e+02 6.925e+02) (ext = 4.634e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
Summary Report:
Instances move: 0 (out of 37 movable)
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.268e+03 (5.751e+02 6.925e+02) (ext = 4.634e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.0MB
*** Finished refinePlace (0:01:43 mem=1233.0M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (1233.0M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1233.0M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=1099.44M, totSessionCpu=0:01:44).
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 6
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=32 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 3  numPreroutedWires = 41
[NR-eagl] Read numTotalNets=43  numIgnoredNets=3
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 40 
[NR-eagl] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=440  L2=560  L3=560  L4=560  L5=560  L6=5040
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  ndrTrackId=0  ndrViaId=-1  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=880  L2=1120  L3=1120  L4=1120  L5=1120  L6=9000
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 40 net(s) in layer range [2, 6]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.139040e+03um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 6.160000e+00um, number of vias: 141
[NR-eagl] Layer2(M2)(V) length: 6.796500e+02um, number of vias: 170
[NR-eagl] Layer3(M3)(H) length: 6.238400e+02um, number of vias: 24
[NR-eagl] Layer4(M4)(V) length: 1.892800e+02um, number of vias: 0
[NR-eagl] Layer5(MT)(H) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Layer6(AM)(V) length: 0.000000e+00um, number of vias: 0
[NR-eagl] Total length: 1.498930e+03um, number of vias: 335
[NR-eagl] End Peak syMemory usage = 1071.5 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'nnspc' of instances=39 and nets=70 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1071.465M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1129.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1129.9M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 3 nets with fixed/cover wires excluded.
Info: 3 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 119.20 |          0|          0|          0|  73.40  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 119.20 |          0|          0|          0|  73.40  |   0:00:00.0|    1221.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1221.5M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave

Optimization is working on the following views:
  Setup views: test_max 
  Hold  views: func_min test_min 
Extraction called for design 'nnspc' of instances=39 and nets=70 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1049.695M)
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1120.39 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1120.4M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1064.2M, totSessionCpu=0:01:44 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.196 | 124.113 | 123.443 | 119.196 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1062.2M, totSessionCpu=0:01:44 **
*** Finished optDesign ***
<CMD> timeDesign -postCTS -hold -expandedViews
*** Enable all active views. ***
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=996.5M)
Extraction called for design 'nnspc' of instances=39 and nets=70 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 996.535M)
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=1075.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1075.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:44 mem=1075.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.333  |  2.627  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.046  |  0.046  |  0.333  |  2.627  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.046  |  0.046  |  0.333  |  2.627  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.33 sec
Total Real time: 0.0 sec
Total Memory Usage: 994.535156 Mbytes
<CMD> timeDesign -postCTS -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=994.5M)
Extraction called for design 'nnspc' of instances=39 and nets=70 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 994.535M)
#################################################################################
# Design Stage: PreRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=1075.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1075.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:45 mem=1075.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.046  |  0.046  |  0.333  |  2.627  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.24 sec
Total Real time: 0.0 sec
Total Memory Usage: 992.777344 Mbytes
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc opt}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: opt
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 39 insts; 78 instTerms; 70 nets; 185 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/opt/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving rc congestion map /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/opt/nnspc.congmap.gz ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc opt
}
---#   Saved As OA: nnspc_OADB nnspc opt

can't read "fillerList": no such variable
<CMD> setMaxRouteLayer 5
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode true -routeAntennaCellName ANTENNA
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.26 (MB), peak = 941.38 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#**INFO: setDesignMode -flowEffort standard
#**INFO: mulit-cut via swapping is disabled by user.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=998.6M, init mem=998.6M)
*info: Placed = 39             (Fixed = 2)
*info: Unplaced = 0           
Placement Density:73.40%(1939/2642)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=998.6M)
#**INFO: auto set of routeWithTimingDriven to true
#**INFO: auto set of routeWithSiDriven to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (3) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=998.6M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeAntennaCellName "ANTENNA"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeInsertAntennaDiode true
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Mon Aug 28 16:16:50 2017
#
#Generating timing data, please wait...
#67 total nets, 3 already routed, 3 will ignore in trialRoute
#Dump tif for version 2.1
End delay calculation. (MEM=1082.58 CPU=0:00:00.0 REAL=0:00:00.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 810.57 (MB), peak = 941.38 (MB)
#Done generating timing data.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST count_reg[4] connects to NET CTS_4 at location ( 42.840 50.120 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST out_reg[0] connects to NET CTS_4 at location ( 12.600 19.880 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST out_reg[3] connects to NET CTS_4 at location ( 55.720 29.960 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST out_reg[2] connects to NET CTS_4 at location ( 55.720 19.880 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET CTS_4 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST NSEL_reg[1] connects to NET n_9 at location ( 56.840 14.280 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST NSEL_reg[0] connects to NET n_9 at location ( 56.840 20.440 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST NSEL_reg[3] connects to NET n_9 at location ( 57.400 50.680 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST NSEL_reg[4] connects to NET n_9 at location ( 56.840 40.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST NSEL_reg[2] connects to NET n_9 at location ( 56.840 34.440 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST DAC_reg[3] connects to NET n_9 at location ( 55.160 30.520 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST DAC_reg[1] connects to NET n_9 at location ( 41.720 20.440 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST RE_reg connects to NET n_9 at location ( 28.840 14.280 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST DAC_reg[0] connects to NET n_9 at location ( 27.720 14.280 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST DAC_reg[2] connects to NET n_9 at location ( 56.280 14.280 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET n_9 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#Start reading timing information from file .timing_file_32364.tif.gz ...
#Read in timing information for 13 ports, 39 instances from timing file .timing_file_32364.tif.gz.
#NanoRoute Version 15.28-s017_1 NR170225-1338/15_28-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.620 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 67 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 5.040    Line-2-Via Pitch = 4.500
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.48 (MB), peak = 941.38 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 56.430 29.970 ) on M1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 55.000 19.890 ) on M1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 12.750 14.830 ) on M1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.120 50.130 ) on M1 for NET CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.630 14.350 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.990 40.520 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.990 50.600 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 42.990 34.510 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 55.870 14.350 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 55.870 20.360 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 41.310 30.440 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 40.750 14.350 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 27.870 20.360 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 12.750 20.360 ) on M1 for NET n_9. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#2 routed nets are extracted.
#    2 (2.86%) extracted nets are partially routed.
#1 routed net are imported.
#40 (57.14%) nets are without wires.
#27 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 70.
#
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Mon Aug 28 16:16:50 2017
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Aug 28 16:16:50 2017
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H          91          34          80    22.50%
#  Metal 2        V         116          32          80     0.00%
#  Metal 3        H         125           0          80     0.00%
#  Metal 4        V         148           0          80     0.00%
#  Metal 5        H         125           0          80     0.00%
#  --------------------------------------------------------------
#  Total                    605       9.76%  400     4.50%
#
#  3 nets (4.29%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.00 (MB), peak = 941.38 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.23 (MB), peak = 941.38 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.23 (MB), peak = 941.38 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
#Total number of routable nets = 43.
#Total number of nets in the design = 70.
#
#42 routable nets have only global wires.
#1 routable net has only detail routed wires.
#2 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#1 detail routed (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  2              40  
#------------------------------------------------
#        Total                  2              40  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  3              40  
#------------------------------------------------
#        Total                  3              40  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1599 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 4 um.
#Total wire length on LAYER M2 = 883 um.
#Total wire length on LAYER M3 = 702 um.
#Total wire length on LAYER M4 = 10 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 249
#Up-Via Summary (total 249):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          109
#  Metal 3            2
#-----------------------
#                   249 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.23 (MB), peak = 941.38 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.23 (MB), peak = 941.38 (MB)
#Start Track Assignment.
#Done with 60 horizontal wires in 1 hboxes and 64 vertical wires in 1 hboxes.
#Done with 15 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1678 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 83 um.
#Total wire length on LAYER M2 = 887 um.
#Total wire length on LAYER M3 = 699 um.
#Total wire length on LAYER M4 = 10 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 249
#Up-Via Summary (total 249):
#           
#-----------------------
#  Metal 1          138
#  Metal 2          109
#  Metal 3            2
#-----------------------
#                   249 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.49 (MB), peak = 941.38 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.17 (MB)
#Total memory = 790.49 (MB)
#Peak memory = 941.38 (MB)
#routeSiEffort set to high
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#15 out of 39 instances need to be verified(marked ipoed).
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 830.57 (MB), peak = 941.38 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.50 (MB), peak = 941.38 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1570 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 739 um.
#Total wire length on LAYER M3 = 592 um.
#Total wire length on LAYER M4 = 171 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
#  Metal 1          139
#  Metal 2           92
#  Metal 3           12
#-----------------------
#                   243 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.86 (MB)
#Total memory = 794.35 (MB)
#Peak memory = 941.38 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.58 (MB), peak = 941.38 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1570 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 739 um.
#Total wire length on LAYER M3 = 592 um.
#Total wire length on LAYER M4 = 171 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
#  Metal 1          139
#  Metal 2           92
#  Metal 3           12
#-----------------------
#                   243 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Mon Aug 28 16:16:51 2017
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 795.62 (MB), peak = 941.38 (MB)
#
#Start Post Route Wire Spread.
#Done with 6 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1583 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 743 um.
#Total wire length on LAYER M3 = 598 um.
#Total wire length on LAYER M4 = 174 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
#  Metal 1          139
#  Metal 2           92
#  Metal 3           12
#-----------------------
#                   243 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.29 (MB), peak = 941.38 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1583 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 743 um.
#Total wire length on LAYER M3 = 598 um.
#Total wire length on LAYER M4 = 174 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 243
#Up-Via Summary (total 243):
#           
#-----------------------
#  Metal 1          139
#  Metal 2           92
#  Metal 3           12
#-----------------------
#                   243 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 809.01 (MB), peak = 941.38 (MB)
#CELL_VIEW nnspc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start Post Route via swapping..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 796.47 (MB), peak = 941.38 (MB)
#CELL_VIEW nnspc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 3
#Total wire length = 1583 um.
#Total half perimeter of net bounding box = 1343 um.
#Total wire length on LAYER M1 = 68 um.
#Total wire length on LAYER M2 = 743 um.
#Total wire length on LAYER M3 = 598 um.
#Total wire length on LAYER M4 = 174 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 243
#Total number of multi-cut vias = 217 ( 89.3%)
#Total number of single cut vias = 26 ( 10.7%)
#Up-Via Summary (total 243):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1          24 ( 17.3%)       115 ( 82.7%)        139
#  Metal 2           2 (  2.2%)        90 ( 97.8%)         92
#  Metal 3           0 (  0.0%)        12 (100.0%)         12
#-----------------------------------------------------------
#                   26 ( 10.7%)       217 ( 89.3%)        243 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.82 (MB)
#Total memory = 795.31 (MB)
#Peak memory = 941.38 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.02 (MB)
#Total memory = 791.34 (MB)
#Peak memory = 941.38 (MB)
#Number of warnings = 30
#Total number of warnings = 71
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Aug 28 16:16:51 2017
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 791.34 (MB), peak = 941.38 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc routed}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 39 insts; 78 instTerms; 70 nets; 202 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/routed/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc routed
}
---#   Saved As OA: nnspc_OADB nnspc routed

<CMD> addFiller -cell FILLCAPX32 FILLCAPX16 FILLCAPX8 FILLCAPX4 -prefix FILLERCAP
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCAPX32 / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX16 / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX8 / prefix FILLERCAP).
*INFO:   Added 4 filler insts (cell FILLCAPX4 / prefix FILLERCAP).
*INFO: Total 11 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 11 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELLX32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILLCELLX16 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLCELLX8 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILLCELLX4 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILLCELLX2 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILLCELLX1 / prefix FILLER).
*INFO: Total 36 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 36 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc final}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 86 insts; 172 instTerms; 70 nets; 202 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc final
}
---#   Saved As OA: nnspc_OADB nnspc final

<CMD> timeDesign -postRoute -expandedViews
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/nnspc_32364_HPiqYq.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1010.9M)
Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 1044.9M)
Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 1044.9M)
Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1077.9M)
Number of Extracted Resistors     : 601
Number of Extracted Ground Cap.   : 610
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1051.883M)
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1075.27 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1075.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:48 mem=1075.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.159 | 124.118 | 123.414 | 119.159 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            | 119.159 | 124.118 | 123.414 | 119.159 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            | 119.159 | 124.118 | 123.414 | 119.159 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.35 sec
Total Real time: 0.0 sec
Total Memory Usage: 1018.027344 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design nnspc.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_maxCaR
 Corner: ams_rc_corner_minCaR
extractDetailRC Option : -outfile /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/nnspc_32364_HPiqYq.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1016.0M)
Extracted 10.4938% (CPU Time= 0:00:00.0  MEM= 1060.0M)
Extracted 20.3704% (CPU Time= 0:00:00.0  MEM= 1060.0M)
Extracted 30.5556% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 40.4321% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 50.6173% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 60.4938% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 70.3704% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 80.5556% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 90.4321% (CPU Time= 0:00:00.0  MEM= 1093.1M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1093.1M)
Number of Extracted Resistors     : 601
Number of Extracted Ground Cap.   : 610
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1067.047M)
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1076.27 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1076.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:01.0 totSessionCpu=0:01:48 mem=1076.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.049  |  0.339  |  2.618  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.049  |  0.049  |  0.339  |  2.618  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.049  |  0.049  |  0.339  |  2.618  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 998.855469 Mbytes
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz', current time is Mon Aug 28 16:22:08 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz' is written, current time is Mon Aug 28 16:22:08 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:22:08.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:22:08 (2017-Aug-28 14:22:08 GMT) on host
s2424.it.kth.se with pid 645.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:22:08.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:22:08 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:22:14 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:22:14 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:22:20 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:22:20 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:22:21 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:22:21 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:22:22 2017.

Ending at 2017-Aug-28 16:22:22 (2017-Aug-28 14:22:22 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_aKld87/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:14 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 17K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:22:22 (2017-Aug-28 14:22:22 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=998.855).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1026.87 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1026.87).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1026.87 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_max libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1077.28 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1077.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:05 mem=1077.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.181 | 124.114 | 123.439 | 119.181 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.52 sec
Total Real time: 16.0 sec
Total Memory Usage: 1020.042969 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz', current time is Mon Aug 28 16:22:31 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz' is written, current time is Mon Aug 28 16:22:31 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:22:31.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:22:32 (2017-Aug-28 14:22:32 GMT) on host
s2424.it.kth.se with pid 2091.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:22:31.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:22:32 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:22:37 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:22:37 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:22:43 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:22:43 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:22:44 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:22:44 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:22:45 2017.

Ending at 2017-Aug-28 16:22:45 (2017-Aug-28 14:22:45 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_b5ifHc/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:13 clock time
 Max (Total) memory used: 360 MB
 Max (CPU) memory used:   328 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 18K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:22:45 (2017-Aug-28 14:22:45 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1005.89).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1027.88 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1027.88).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1027.88 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1077.28 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1077.3M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:02:21 mem=1077.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.332  |  2.620  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 16.54 sec
Total Real time: 17.0 sec
Total Memory Usage: 999.863281 Mbytes
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report nnspc.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 999.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 89.3M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Aug 28 16:24:12 2017

Design Name: nnspc
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (82.8800, 70.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Aug 28 16:24:12 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> verifyProcessAntenna -reportfile nnspc.antenna.rpt -error 1000

******* START VERIFY ANTENNA ********
Report File: nnspc.antenna.rpt
LEF Macro File: nnspc.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD_INTERNAL> print {#### Available Functions}
#### Available Functions
<CMD_INTERNAL> print {---#     - amsDbSetup....................... Setup Database - read Config}
---#     - amsDbSetup....................... Setup Database - read Config
<CMD_INTERNAL> print {---#     - amsUserGrid...................... Sets the grid for the IO-Cells}
---#     - amsUserGrid...................... Sets the grid for the IO-Cells
<CMD_INTERNAL> print {---#     - amsGlobalConnect type............ connects global nets: }
---#     - amsGlobalConnect type............ connects global nets: 
<CMD_INTERNAL> print {---#                                               type = core | both}
---#                                               type = core | both
<CMD_INTERNAL> print {---#     - amsAddEndCaps.................... place Caps}
---#     - amsAddEndCaps.................... place Caps
<CMD_INTERNAL> print {---#     - amsSetAnalysisView cond conslist.. set Analysis Views}
---#     - amsSetAnalysisView cond conslist.. set Analysis Views
<CMD_INTERNAL> print {---#     - amsFillcore ...................... places core filler cells}
---#     - amsFillcore ...................... places core filler cells
<CMD_INTERNAL> print {---#     - amsFillperi ...................... places periphery filler cells}
---#     - amsFillperi ...................... places periphery filler cells
<CMD_INTERNAL> print {---#     - amsRoute router................... run routing with: }
---#     - amsRoute router................... run routing with: 
<CMD_INTERNAL> print {---#                                               router = nano|nanodcv|wroute|wroute2(using 2CPUs)}
---#                                               router = nano|nanodcv|wroute|wroute2(using 2CPUs)
<CMD_INTERNAL> print {---#     - amsWrite postfix dir ............. writes GDS, Verilog NL, SPEF, DB}
---#     - amsWrite postfix dir ............. writes GDS, Verilog NL, SPEF, DB
<CMD_INTERNAL> print {---#     - amsWriteSDF4View viewList dir .... write SDF for all analysis views in list}
---#     - amsWriteSDF4View viewList dir .... write SDF for all analysis views in list
<CMD_INTERNAL> print {---#     - amsWriteFinalTiming dir .......... writes final timing data (signoff-SDF,-SPEF,-timingReports)}
---#     - amsWriteFinalTiming dir .......... writes final timing data (signoff-SDF,-SPEF,-timingReports)
<CMD_INTERNAL> print {---#     - amsZoomTo x y .................... zooms to coordinates x y}
---#     - amsZoomTo x y .................... zooms to coordinates x y
<CMD_INTERNAL> print {#### }
#### 
<CMD> add_text -label Cfg_in -alignment centerLeft -orient R90 -height 5 -layer M3 -pt 40.6 69.44
<CMD> add_text -label Clk -alignment centerLeft -orient R90 -height 5 -layer M3 -pt 41.16 69.44
<CMD> add_text -label Resetn -alignment centerLeft -orient R90 -height 5 -layer M3 -pt 41.72 69.44
<CMD> add_text -label {NSEL[4]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 45.08 0.36
<CMD> add_text -label {NSEL[3]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 43.96 0.36
<CMD> add_text -label {NSEL[2]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 42.84 0.36
<CMD> add_text -label {NSEL[1]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 41.72 0.36
<CMD> add_text -label {NSEL[0]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 40.6 0.36
<CMD> add_text -label {DAC[3]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 39.48 0.36
<CMD> add_text -label {DAC[2]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 38.36 0.36
<CMD> add_text -label {DAC[1]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 37.24 0.36
<CMD> add_text -label {DAC[0]} -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 36.12 0.36
<CMD> add_text -label RE -alignment centerLeft -orient R180 -height 5 -layer M3 -pt 46.2 0.36
<CMD_INTERNAL> print {---# 13 Port labels added to OA Database}
---# 13 Port labels added to OA Database
<CMD_INTERNAL> print {---# Run following command to save port labels on purpose label in OA}
---# Run following command to save port labels on purpose label in OA
<CMD_INTERNAL> print {---#    setOaxMode -textPurpose label}
---#    setOaxMode -textPurpose label
<CMD> setOaxMode -textPurpose label
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc final}
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 86 insts; 172 instTerms; 70 nets; 202 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc final
}
---#   Saved As OA: nnspc_OADB nnspc final

<CMD> defOut -floorplan -netlist -routing ../FINALDATA/last/nnspc_final.def
Writing DEF file '../FINALDATA/last/nnspc_final.def', current time is Mon Aug 28 16:28:59 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../FINALDATA/last/nnspc_final.def' is written, current time is Mon Aug 28 16:28:59 2017 ...
<CMD> streamOut ../FINALDATA/last/nnspc_final_fe.gds -mapFile ../SNW/gds2.map -libName DesignLib -structureName nnspc -attachInstanceName 13 -attachNetName 13 -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    7                                 PC
    14                                CA
    15                                M1
    16                                V1
    17                                M2
    18                                V2
    19                                M3
    20                                V3
    21                                M4
    22                                V4
    25                                MT
    127                               FT
    53                                AM
    7                                 PC
    15                                M1
    17                                M2
    19                                M3
    21                                M4
    25                                MT
    53                                AM


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             86

Ports/Pins                            12
    metal layer M3                    12

Nets                                 354
    metal layer M1                    24
    metal layer M2                   215
    metal layer M3                   101
    metal layer M4                    14

    Via Instances                    243

Special Nets                          36
    metal layer M1                    33
    metal layer M2                     3

    Via Instances                     28

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  12
    metal layer M3                    12


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD_INTERNAL> print {---# 13 Ports found}
---# 13 Ports found
<CMD_INTERNAL> print {---# Port File written: ../FINALDATA/last/nnspc.ports}
---# Port File written: ../FINALDATA/last/nnspc.ports
<CMD> saveNetlist ../FINALDATA/last/nnspc_final.v
Writing Netlist "../FINALDATA/last/nnspc_final.v" ...
<CMD> saveNetlist ../FINALDATA/last/nnspc_final_fillcap.v -excludeLeafCell -includePhysicalInst -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/nnspc_final_fillcap.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist ../FINALDATA/last/nnspc_final_fillcap_pg.v -excludeLeafCell -includePhysicalInst -includePowerGround -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/nnspc_final_fillcap_pg.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (nnspc).
<CMD> setExtractRCMode -engine postRoute -effortLevel high
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'nnspc'. Number of corners is 2.
No IQRC parasitic data in Innovus. Going for full-chip extraction.
IQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQRC Extraction engine initialization using 2 tech files:
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile at temperature 150C & 
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile at temperature -50C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 15.1.4-s213
---------------------------------------------------------------------
             Copyright 2016 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2017-Aug-28 16:28:59 (2017-Aug-28 14:28:59 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/iqrc_tmp_32364_q6izqA/.qrctemp/CceRCGEN0tch32364

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/iqrc_tmp_32364_q6izqA/.qrctemp/CceRCGEN0tch32364

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
Reading layer map file '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQRC Extraction engine initialized successfully.

Dumping IQRC extraction options in file 'extLogDir/IQRC_28-Aug-2017_16:28:59_32364_0G9vZw/extr.nnspc.extraction_options.log'.
Initialization for IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.0  Real Time: 0:00:01.0  MEM: 1126.961M)

Geometry processing of Gray and Metal fill STARTED.... DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.965M)
Geometry processing of nets STARTED.................... DONE (NETS: 43  Geometries: 742  CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1126.969M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 43  CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1150.465M)

Parasitic Network Creation STARTED
...................
Number of Extracted Resistors     : 565
Number of Extracted Ground Caps   : 609
Number of Extracted Coupling Caps : Not applicable in decoupled mode.
Parasitic Network Creation DONE (Nets: 43  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1180.477M)

IQRC Extraction engine is being closed... 
IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 1180.473M)
<CMD> rcOut -spef ../FINALDATA/last/nnspc_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1180.5M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz', current time is Mon Aug 28 16:29:01 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz' is written, current time is Mon Aug 28 16:29:01 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:29:01.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:29:01 (2017-Aug-28 14:29:01 GMT) on host
s2424.it.kth.se with pid 3714.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:29:01.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:29:01 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:29:06 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:29:06 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:29:12 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:29:12 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:29:13 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:29:13 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:29:14 2017.

Ending at 2017-Aug-28 16:29:14 (2017-Aug-28 14:29:14 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_AYmsk0/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:13 clock time
 Max (Total) memory used: 431 MB
 Max (CPU) memory used:   392 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 18K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:29:14 (2017-Aug-28 14:29:14 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1180.47).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1076.96 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1076.96).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1076.96 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/nnspc_final_qrc.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1077.0M)
<CMD_INTERNAL> print {####    Saved data
}
####    Saved data

<CMD_INTERNAL> print {---# Save directory: ../FINALDATA/last}
---# Save directory: ../FINALDATA/last
<CMD_INTERNAL> print {---# DEF           : ../FINALDATA/last/nnspc_final.def}
---# DEF           : ../FINALDATA/last/nnspc_final.def
<CMD_INTERNAL> print {---# GDSII         : ../FINALDATA/last/nnspc_final_fe.gds}
---# GDSII         : ../FINALDATA/last/nnspc_final_fe.gds
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final.v}
---# VerilogNL     : ../FINALDATA/last/nnspc_final.v
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap.v (includes FILLCAPs)}
---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap.v (includes FILLCAPs)
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)}
---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)
<CMD_INTERNAL> print {---# Encounter SPEF: ../FINALDATA/last/nnspc_final.spef}
---# Encounter SPEF: ../FINALDATA/last/nnspc_final.spef
<CMD_INTERNAL> print {---# QRC SPEF      : ../FINALDATA/last/nnspc_final_qrc.spef}
---# QRC SPEF      : ../FINALDATA/last/nnspc_final_qrc.spef
<CMD_INTERNAL> print {---# Port List     : ../FINALDATA/last/nnspc.ports}
---# Port List     : ../FINALDATA/last/nnspc.ports
<CMD_INTERNAL> print {#### 
}
#### 

<CMD> panPage 0 -1
<CMD> zoomBox 47.112 -5.702 41.266 2.829
<CMD> restoreDesign -cellview {nnspc_OADB nnspc routed}
exclude_path_collection 0
Resetting process node dependent CCOpt properties.
'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
Free PSO.
Reset cap table.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Design nnspc was changed but not saved - it will be overwritten.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1056.723M, initial mem = 154.129M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
ams_rc_corner_minCaR2 ams_rc_corner_maxCaR2 ams_rc_corner_typ ams_rc_corner_minCaR ams_rc_corner_maxCaR
Reading tech data from OA library 'nnspc_OADB' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
**WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'PC'. This constraint will be ignored by tool.
Set DBUPerIGU to M2 pitch 560.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'RX_M1_min' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DRX_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'PC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
**WARN: (IMPOAX-1637):	Enclosure and width are supported on routing layers only for a stdViaDef (VIARULE GENERATE).'DPC_M1' contains poly layer, enclosure and width values will be ignored by the tool.
LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec' and library 'TECH_C18A6'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
Reading OA reference library 'TECH_C18A6' ...
Reading OA reference library 'CORELIB' ...
Reading OA reference library 'nnspc_OADB' ...

viaInitial starts at Mon Aug 28 16:29:52 2017
viaInitial ends at Mon Aug 28 16:29:52 2017
Loading view definition file from /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/routed/viewDefinition.tcl
Reading libs_max timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_WC.lib' ...
Read 483 cells in library 'ac18_CORELIB_WC' 
Reading libs_min timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_BC.lib' ...
Read 483 cells in library 'ac18_CORELIB_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.78min, fe_real=35.53min, fe_mem=844.6M) ***
Reading EMH from OA ...
Created 483 new cells from 2 timing libraries.

*** Memory Usage v#1 (Current mem = 844.598M, initial mem = 154.129M) ***
Set top cell to nnspc.
Hooked 966 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell nnspc ...
*** Netlist is unique.
** info: there are 967 modules.
** info: there are 39 stdCell insts.

*** Memory Usage v#1 (Current mem = 856.598M, initial mem = 154.129M) ***
*info: set bottom ioPad orient R0
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/routed/inn_data/gui.pref.tcl ...
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
-parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 2 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 35840 characters.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 34816 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 1
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/routed/mmmc/modes/test/test.sdc' ...
Current (total cpu=0:02:47, real=0:35:33, peak res=533.7M, current mem=945.3M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=455.3M, current mem=955.0M)
Current (total cpu=0:02:48, real=0:35:33, peak res=533.7M, current mem=955.0M)
Reading timing constraints file '/home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/routed/mmmc/modes/func/func.sdc' ...
Current (total cpu=0:02:48, real=0:35:33, peak res=533.7M, current mem=955.0M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=455.6M, current mem=955.0M)
Current (total cpu=0:02:48, real=0:35:33, peak res=533.7M, current mem=955.0M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
---------- oaIn ----------
Reading physical information from OA database (nnspc_OADB/nnspc/routed).
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
**WARN: (IMPOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Innovus. It is from Design 'nnspc_OADB/nnspc/routed'. This property is not translated and it will be lost in round trip unless updateMode is enabled.
Type 'man IMPOAX-571' for more detail.
No new Ext DEF rule to be processed.
Set FPlanBox to (0 0 82880 70000)
Generated pitch 0.56 in AM is different from 5.04 defined in technology file in unpreferred direction.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaIn total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPSYC-6163):	Command 'setDoAssign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
**WARN: (IMPUDM-33):	Global variable "ptnAssignPinsOnLayerM1" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
**WARN: (GLOBAL-100):	Global 'timing_enable_default_delay_arc' has become obsolete. It will be removed in the next release.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
'set_default_switching_activity' finished successfully.
Start generating vias ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Generating vias for default rule ...
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 33 vias inserted to default rule.
Via generation for default rule completed.
Generating vias for nondefault rule VSRDefaultSetup ...
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V1" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V2" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V3" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "V4" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
**WARN: (IMPRM-143):	ENCLOSURE for NONDEFAULTRULE VSRDefaultSetup is not defined on cut layer "FT" in the technology DB. VIARULE GENERATE values will be used instead. The generated vias, using the VIARULE GENERATE values, are probably not optimal for signal routing and pin access.
Type 'man IMPRM-143' for more detail.
Total 42 vias added to nondefault rule VSRDefaultSetup
Via generation for nondefault rule VSRDefaultSetup completed.
Via generation completed.
Extracting original clock gating for Clk... 
  clock_tree Clk contains 25 sinks and 0 clock gates.
  Extraction for Clk complete.
Extracting original clock gating for Clk done.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   IMPSYC-6163          2  Command '%s' is obsolete and will be mad...
WARNING   IMPRM-143           20  %s is not defined on cut layer "%s" in t...
WARNING   IMPOAX-571           1  Property '%s' from OA is a hierarchical ...
WARNING   IMPOAX-1637          5  Enclosure and width are supported on rou...
WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
WARNING   IMPUDM-33            2  Global variable "%s" is obsolete and wil...
*** Message Summary: 57 warning(s), 0 error(s)

<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> selectInst g81
<CMD> deselectAll
<CMD> selectInst CTS_ccl_BUF_Clk_G0_L1_1
<CMD> deselectAll
<CMD> setDrawView place
<CMD> fit
<CMD> fit
<CMD> addFiller -cell FILLCAPX32 FILLCAPX16 FILLCAPX8 FILLCAPX4 -prefix FILLERCAP
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FILLCAPX32 / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX16 / prefix FILLERCAP).
*INFO:   Added 3 filler insts (cell FILLCAPX8 / prefix FILLERCAP).
*INFO:   Added 4 filler insts (cell FILLCAPX4 / prefix FILLERCAP).
*INFO: Total 11 filler insts added - prefix FILLERCAP (CPU: 0:00:00.1).
For 11 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-5213):	Option -fitGap is set to true when one site filler cell is specified. It will be ignored.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELLX32 / prefix FILLER).
*INFO:   Added 2 filler insts (cell FILLCELLX16 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLCELLX8 / prefix FILLER).
*INFO:   Added 8 filler insts (cell FILLCELLX4 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILLCELLX2 / prefix FILLER).
*INFO:   Added 11 filler insts (cell FILLCELLX1 / prefix FILLER).
*INFO: Total 36 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 36 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc final}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 86 insts; 172 instTerms; 70 nets; 202 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc final
}
---#   Saved As OA: nnspc_OADB nnspc final

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_implant -quiet
<CMD> get_verify_drc_mode -check_implant_across_rows -quiet
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report nnspc.drc.rpt -limit 1000
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 963.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 81.6M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Mon Aug 28 16:31:29 2017

Design Name: nnspc
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (82.8800, 70.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Mon Aug 28 16:31:29 2017
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> add_text -label Cfg_in -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 40.6 69.44
<CMD> add_text -label Clk -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 41.16 69.44
<CMD> add_text -label Resetn -alignment centerLeft -orient R90 -height 0.5 -layer M3 -pt 41.72 69.44
<CMD> add_text -label {NSEL[4]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 45.08 0.36
<CMD> add_text -label {NSEL[3]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 43.96 0.36
<CMD> add_text -label {NSEL[2]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 42.84 0.36
<CMD> add_text -label {NSEL[1]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 41.72 0.36
<CMD> add_text -label {NSEL[0]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 40.6 0.36
<CMD> add_text -label {DAC[3]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 39.48 0.36
<CMD> add_text -label {DAC[2]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 38.36 0.36
<CMD> add_text -label {DAC[1]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 37.24 0.36
<CMD> add_text -label {DAC[0]} -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 36.12 0.36
<CMD> add_text -label RE -alignment centerLeft -orient R180 -height 0.5 -layer M3 -pt 46.2 0.36
<CMD_INTERNAL> print {---# 13 Port labels added to OA Database}
---# 13 Port labels added to OA Database
<CMD_INTERNAL> print {---# Run following command to save port labels on purpose label in OA}
---# Run following command to save port labels on purpose label in OA
<CMD_INTERNAL> print {---#    setOaxMode -textPurpose label}
---#    setOaxMode -textPurpose label
<CMD> setOaxMode -textPurpose label
child process exited abnormally
child process exited abnormally
<CMD_INTERNAL> print {---# Libray nnspc_OADB already exists
}
---# Libray nnspc_OADB already exists

<CMD> saveDesign -cellview {nnspc_OADB nnspc final}
----- oaOut ---------------------------
Saving OA database: Lib: nnspc_OADB, Cell: nnspc, View: final
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 38 strips and 28 vias are crated in OA database.
Created 86 insts; 172 instTerms; 70 nets; 202 routes.
TIMER: Write OA to disk: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving preference file /home/saul/projects/DIGIMP/NNSENSE_SPC/PLACE_ROUTE/OADB/nnspc_OADB/nnspc/final/inn_data/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving thumbnail file...

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           6  The constraint mode of this inactive vie...
*** Message Summary: 6 warning(s), 0 error(s)

<CMD_INTERNAL> print {---#   Saved As OA: nnspc_OADB nnspc final
}
---#   Saved As OA: nnspc_OADB nnspc final

<CMD> defOut -floorplan -netlist -routing ../FINALDATA/last/nnspc_final.def
Writing DEF file '../FINALDATA/last/nnspc_final.def', current time is Mon Aug 28 16:33:38 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '../FINALDATA/last/nnspc_final.def' is written, current time is Mon Aug 28 16:33:38 2017 ...
<CMD> streamOut ../FINALDATA/last/nnspc_final_fe.gds -mapFile ../SNW/gds2.map -libName DesignLib -structureName nnspc -attachInstanceName 13 -attachNetName 13 -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    7                                 PC
    14                                CA
    15                                M1
    16                                V1
    17                                M2
    18                                V2
    19                                M3
    20                                V3
    21                                M4
    22                                V4
    25                                MT
    127                               FT
    53                                AM
    7                                 PC
    15                                M1
    17                                M2
    19                                M3
    21                                M4
    25                                MT
    53                                AM


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                             86

Ports/Pins                            12
    metal layer M3                    12

Nets                                 354
    metal layer M1                    24
    metal layer M2                   215
    metal layer M3                   101
    metal layer M4                    14

    Via Instances                    243

Special Nets                          36
    metal layer M1                    33
    metal layer M2                     3

    Via Instances                     28

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  12
    metal layer M3                    12


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD_INTERNAL> print {---# 13 Ports found}
---# 13 Ports found
<CMD_INTERNAL> print {---# Port File written: ../FINALDATA/last/nnspc.ports}
---# Port File written: ../FINALDATA/last/nnspc.ports
<CMD> saveNetlist ../FINALDATA/last/nnspc_final.v
Writing Netlist "../FINALDATA/last/nnspc_final.v" ...
<CMD> saveNetlist ../FINALDATA/last/nnspc_final_fillcap.v -excludeLeafCell -includePhysicalInst -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/nnspc_final_fillcap.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
<CMD> saveNetlist ../FINALDATA/last/nnspc_final_fillcap_pg.v -excludeLeafCell -includePhysicalInst -includePowerGround -excludeCellInst { FILLCELLX32 FILLCELLX16 FILLCELLX8 FILLCELLX4 FILLCELLX2 FILLCELLX1  }
Writing Netlist "../FINALDATA/last/nnspc_final_fillcap_pg.v" ...
Pwr name (\vdd! ).
Gnd name (\gnd! ).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (nnspc).
<CMD> setExtractRCMode -engine postRoute -effortLevel high
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'high' .
Integrated QRC (IQRC) Extraction in Multi-Corner mode called for design 'nnspc'. Number of corners is 2.
No IQRC parasitic data in Innovus. Going for full-chip extraction.
IQRC Extraction invoked in single CPU mode. Commands setDistributeHost/setMultiCpuUsage can be used to activate multiCPU extraction.

IQRC Extraction engine initialization using 2 tech files:
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile at temperature 150C & 
	/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile at temperature -50C . 

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-101) : 
  Integrated QRC - 64-bit Parasitic Extractor - Version 15.1.4-s213
---------------------------------------------------------------------
             Copyright 2016 Cadence Design Systems, Inc.


INFO (EXTIQRC-103) : Starting at 2017-Aug-28 16:33:39 (2017-Aug-28 14:33:39 GMT).

INFO (EXTIQRC-104) : Starting extraction session...

INFO (EXTIQRC-159) : Loading technology data from file:
 
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/iqrc_tmp_32364_DZwt5w/.qrctemp/CceRCGEN0tch32364

INFO (EXTIQRC-289) : Loading RCgen extraction models from file:
 
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/iqrc_tmp_32364_DZwt5w/.qrctemp/CceRCGEN0tch32364

INFO (EXTIQRC-345) : Checking Command/Tech/License Files. 

INFO (EXTIQRC-105) : Starting design extraction....
Reading layer map file '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/qrclaymap.ccl'.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
IQRC Extraction engine initialized successfully.

Dumping IQRC extraction options in file 'extLogDir/IQRC_28-Aug-2017_16:33:38_32364_zaGQx7/extr.nnspc.extraction_options.log'.
Initialization for IQRC Fullchip Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:01.0  MEM: 1045.566M)

Geometry processing of Gray and Metal fill STARTED.... DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1045.570M)
Geometry processing of nets STARTED.................... DONE (NETS: 43  Geometries: 742  CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1045.574M)

Extraction of Geometries STARTED.
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

INFO (EXTIQRC-282) : Checking Command/Tech Files. 

INFO (EXTIQRC-277) : Manufacturing Data Information :- 
  DEF/GDS file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 

INFO (EXTIQRC-287) : Capacitance Models Information :- 
 ICECAPS models are not available. 
 RCgen   models are     available. 
 This IQRC session uses RCgen models. 
Your final RCs may vary depending on which models you use. 
Please check Quantus QRC Manual for more information.

INFO (EXTIQRC-286) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f( density ) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects     : n/a 
Some effects indicate n/a because of non-availability of relevantinput data
(or) requested to be off (and/or) usage of older Icecaps models.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Extraction of Geometries DONE (NETS: 43  CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1045.570M)

Parasitic Network Creation STARTED
...................
Number of Extracted Resistors     : 565
Number of Extracted Ground Caps   : 609
Number of Extracted Coupling Caps : 56
Parasitic Network Creation DONE (Nets: 43  CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1055.574M)

IQRC Extraction engine is being closed... 
IQRC Fullchip Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:02.0  MEM: 1055.570M)
<CMD> rcOut -spef ../FINALDATA/last/nnspc_final.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1055.6M)
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
**WARN: (IMPEXT-1285):	The data for incremental TQRC/IQRC extraction is deleted because when the extractRC command is invoked, the parasitic data is reset. This forces the next TQRC/IQRC extraction run to be full chip.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz', current time is Mon Aug 28 16:33:40 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz' is written, current time is Mon Aug 28 16:33:40 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_coupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:33:40.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150 \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:33:41 (2017-Aug-28 14:33:41 GMT) on host
s2424.it.kth.se with pid 5887.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:33:40.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:33:41 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process ams_rc_corner_maxCaR!

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process ams_rc_corner_minCaR!

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:33:46 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:33:46 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:33:52 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:33:52 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:33:53 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:33:54 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:33:55 2017.

Ending at 2017-Aug-28 16:33:55 (2017-Aug-28 14:33:55 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:                
    ams_rc_corner_maxCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess
    ams_rc_corner_minCaR
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_LXSMHJ/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL, 1 of
QRC_Advanced_Analysis 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:14 clock time
 Max (Total) memory used: 446 MB
 Max (CPU) memory used:   406 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 17K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        21
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:33:55 (2017-Aug-28 14:33:55 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1055.57).
Number of Resistors     : 430
Number of Ground Caps   : 354
Number of Coupling Caps : 56

End spef parsing (MEM=1000.92 CPU=0:00:00.0 REAL=0:00:00.0).

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1000.92).
Number of Resistors     : 430
Number of Ground Caps   : 352
Number of Coupling Caps : 56

End spef parsing (MEM=1000.92 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/nnspc_final_qrc.spef
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1000.9M)
<CMD_INTERNAL> print {####    Saved data
}
####    Saved data

<CMD_INTERNAL> print {---# Save directory: ../FINALDATA/last}
---# Save directory: ../FINALDATA/last
<CMD_INTERNAL> print {---# DEF           : ../FINALDATA/last/nnspc_final.def}
---# DEF           : ../FINALDATA/last/nnspc_final.def
<CMD_INTERNAL> print {---# GDSII         : ../FINALDATA/last/nnspc_final_fe.gds}
---# GDSII         : ../FINALDATA/last/nnspc_final_fe.gds
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final.v}
---# VerilogNL     : ../FINALDATA/last/nnspc_final.v
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap.v (includes FILLCAPs)}
---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap.v (includes FILLCAPs)
<CMD_INTERNAL> print {---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)}
---# VerilogNL     : ../FINALDATA/last/nnspc_final_fillcap_pg.v (includes FILLCAPs and Power/Ground Connections)
<CMD_INTERNAL> print {---# Encounter SPEF: ../FINALDATA/last/nnspc_final.spef}
---# Encounter SPEF: ../FINALDATA/last/nnspc_final.spef
<CMD_INTERNAL> print {---# QRC SPEF      : ../FINALDATA/last/nnspc_final_qrc.spef}
---# QRC SPEF      : ../FINALDATA/last/nnspc_final_qrc.spef
<CMD_INTERNAL> print {---# Port List     : ../FINALDATA/last/nnspc.ports}
---# Port List     : ../FINALDATA/last/nnspc.ports
<CMD_INTERNAL> print {#### 
}
#### 

<CMD> selectInst {DAC_reg[3]}
<CMD> fit
<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR [6].
Decrypted 35840 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_minCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/.mmmcbB9yFD/modes/test/test.sdc' ...
Current (total cpu=0:03:14, real=0:40:59, peak res=575.6M, current mem=988.2M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=515.3M, current mem=997.9M)
Current (total cpu=0:03:14, real=0:40:59, peak res=575.6M, current mem=997.9M)
Reading timing constraints file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/.mmmcbB9yFD/modes/func/func.sdc' ...
Current (total cpu=0:03:14, real=0:40:59, peak res=575.6M, current mem=997.9M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=515.6M, current mem=997.9M)
Current (total cpu=0:03:14, real=0:40:59, peak res=575.6M, current mem=997.9M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz', current time is Mon Aug 28 16:35:22 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz' is written, current time is Mon Aug 28 16:35:22 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:35:22.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:35:23 (2017-Aug-28 14:35:23 GMT) on host
s2424.it.kth.se with pid 7968.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:35:22.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:35:23 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:35:27 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:35:27 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:35:33 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:35:33 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:35:33 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:35:33 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:35:34 2017.

Ending at 2017-Aug-28 16:35:34 (2017-Aug-28 14:35:34 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Kq283V/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 350 MB
 Max (CPU) memory used:   319 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 21K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:35:34 (2017-Aug-28 14:35:34 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=1001.91).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=997.914 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef -rc_corner ams_rc_corner_minCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 997.9M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz', current time is Mon Aug 28 16:35:35 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz' is written, current time is Mon Aug 28 16:35:35 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:35:35.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:35:36 (2017-Aug-28 14:35:36 GMT) on host
s2424.it.kth.se with pid 9324.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:35:35.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:35:36 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:35:40 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:35:40 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:35:45 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:35:45 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:35:46 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:35:46 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:35:47 2017.

Ending at 2017-Aug-28 16:35:47 (2017-Aug-28 14:35:47 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_fya5Xx/_qrc_techdir/ams_rc_corner_minCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 350 MB
 Max (CPU) memory used:   319 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 21K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:35:47 (2017-Aug-28 14:35:47 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR:
Start spef parsing (MEM=997.914).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=997.914 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1159.27 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1159.3M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:42 mem=1159.3M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 120.117 | 124.605 | 124.341 | 120.117 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 14.35 sec
Total Real time: 14.0 sec
Total Memory Usage: 1104.027344 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:29 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min test_min 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.047  |  0.047  |  0.333  |  2.620  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.047  |  0.047  |  0.333  |  2.620  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.047  |  0.047  |  0.333  |  2.620  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min
Total CPU time: 0.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 1091.871094 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min
}
---# Analysis View: func_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1155.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1155.2M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_min.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min
}
---# Analysis View: test_min

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1155.22 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1155.2M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_min.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_min.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
**WARN: analysis view func_max not found, use default_view_setup
**WARN: analysis view test_max not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR [6].
Decrypted 36864 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_maxCaR
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/.mmmc2Ch9wV/modes/test/test.sdc' ...
Current (total cpu=0:03:43, real=0:41:28, peak res=575.6M, current mem=1039.5M)
nnspc
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=516.7M, current mem=1049.2M)
Current (total cpu=0:03:43, real=0:41:28, peak res=575.6M, current mem=1049.2M)
Reading timing constraints file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/.mmmc2Ch9wV/modes/func/func.sdc' ...
Current (total cpu=0:03:43, real=0:41:28, peak res=575.6M, current mem=1049.2M)
nnspc
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=517.0M, current mem=1049.2M)
Current (total cpu=0:03:43, real=0:41:28, peak res=575.6M, current mem=1049.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz', current time is Mon Aug 28 16:35:51 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz' is written, current time is Mon Aug 28 16:35:51 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:35:51.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:35:51 (2017-Aug-28 14:35:51 GMT) on host
s2424.it.kth.se with pid 10614.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:35:51.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:35:51 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:35:55 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:35:55 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:36:01 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:36:01 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:36:02 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:36:02 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:36:03 2017.

Ending at 2017-Aug-28 16:36:03 (2017-Aug-28 14:36:03 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_H8kuZN/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 414 MB
 Max (CPU) memory used:   377 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:36:03 (2017-Aug-28 14:36:03 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1053.17).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1065.18 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef -rc_corner ams_rc_corner_maxCaR
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1065.2M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz', current time is Mon Aug 28 16:36:04 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz' is written, current time is Mon Aug 28 16:36:04 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:36:04.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:36:04 (2017-Aug-28 14:36:04 GMT) on host
s2424.it.kth.se with pid 11863.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:36:04.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:36:04 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:36:08 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:36:08 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:36:14 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:36:14 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:36:15 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:36:15 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:36:16 2017.

Ending at 2017-Aug-28 16:36:16 (2017-Aug-28 14:36:16 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_HPFO81/_qrc_techdir/ams_rc_corner_maxCaR/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 350 MB
 Max (CPU) memory used:   319 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:36:16 (2017-Aug-28 14:36:16 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR:
Start spef parsing (MEM=1065.18).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1065.18 CPU=0:00:00.0 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1159.76 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 1159.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:10 mem=1159.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.182 | 124.113 | 123.439 | 119.182 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 13.39 sec
Total Real time: 14.0 sec
Total Memory Usage: 1104.519531 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:54 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max test_max 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.288  |  0.288  |  1.033  |  2.289  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max            |  0.288  |  0.288  |  1.033  |  2.289  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max            |  0.288  |  0.288  |  1.033  |  2.289  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max
Total CPU time: 0.09 sec
Total Real time: 0.0 sec
Total Memory Usage: 1092.363281 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max
}
---# Analysis View: func_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1155.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1155.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_max.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max
}
---# Analysis View: test_max

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1155.71 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1155.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_max.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_max.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
**WARN: analysis view func_typ not found, use default_view_setup
**WARN: analysis view test_typ not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-typical.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_typ [6].
Decrypted 22528 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
 
 Analysis View: test_typ
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-typical.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-typical/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_typ' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Reading libs_typ timing library '/pkg/AMS414/liberty/ac18_1.8V/ac18_CORELIB_TYP.lib' ...
Read 483 cells in library 'ac18_CORELIB_TYP' 
Message <TA-968> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Current (total cpu=0:04:12, real=0:41:58, peak res=575.6M, current mem=1043.4M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_typ.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=532.8M, current mem=1053.2M)
Current (total cpu=0:04:12, real=0:41:58, peak res=575.6M, current mem=1053.2M)
Current (total cpu=0:04:12, real=0:41:58, peak res=575.6M, current mem=1053.2M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_typ.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.2M, current mem=1053.2M)
Current (total cpu=0:04:12, real=0:41:58, peak res=575.6M, current mem=1053.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz', current time is Mon Aug 28 16:36:22 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz' is written, current time is Mon Aug 28 16:36:22 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:36:21.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:36:22 (2017-Aug-28 14:36:22 GMT) on host
s2424.it.kth.se with pid 13158.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:36:21.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:36:22 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:36:26 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:36:26 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:36:32 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:36:32 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:36:32 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:36:33 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:36:33 2017.

Ending at 2017-Aug-28 16:36:33 (2017-Aug-28 14:36:33 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_Fu5xZF/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:11 clock time
 Max (Total) memory used: 378 MB
 Max (CPU) memory used:   344 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 21K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:36:33 (2017-Aug-28 14:36:33 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=1061.16).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1073.17 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef -rc_corner ams_rc_corner_typ
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_typ, Operating temperature 25 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1074.2M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_typ.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/typ
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz', current time is Mon Aug 28 16:36:35 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz' is written, current time is Mon Aug 28 16:36:35 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:36:34.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:36:35 (2017-Aug-28 14:36:35 GMT) on host
s2424.it.kth.se with pid 14407.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:36:34.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:36:35 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:36:39 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:36:39 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:36:45 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:36:45 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:36:46 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:36:46 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:36:47 2017.

Ending at 2017-Aug-28 16:36:47 (2017-Aug-28 14:36:47 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_wp8MfM/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 350 MB
 Max (CPU) memory used:   319 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:36:47 (2017-Aug-28 14:36:47 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_typ:
Start spef parsing (MEM=1074.18).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1074.18 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1169.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:02.0  mem= 1169.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:04:38 mem=1169.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_typ test_typ 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.825 | 124.460 | 124.073 | 119.825 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 13.8 sec
Total Real time: 15.0 sec
Total Memory Usage: 1114.527344 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/typ
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:18 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_typ test_typ 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.128  |  0.128  |  0.545  |  2.515  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_typ            |  0.128  |  0.128  |  0.545  |  2.515  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_typ            |  0.128  |  0.128  |  0.545  |  2.515  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/typ
Total CPU time: 0.08 sec
Total Real time: 0.0 sec
Total Memory Usage: 1102.371094 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_typ
}
---# Analysis View: func_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1165.72 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1165.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_typ.sdf

<CMD_INTERNAL> print {---# Analysis View: test_typ
}
---# Analysis View: test_typ

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1165.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1165.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_typ.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_typ.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
**WARN: analysis view func_min2 not found, use default_view_setup
**WARN: analysis view test_min2 not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-worst.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_maxCaR2 [6].
Decrypted 19456 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
 
 Analysis View: test_min2
    RC-Corner Name        : ams_rc_corner_maxCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : -50 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-worst.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-worst/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_maxCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Current (total cpu=0:04:40, real=0:42:28, peak res=575.6M, current mem=1046.5M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view test_min2.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=535.0M, current mem=1056.2M)
Current (total cpu=0:04:40, real=0:42:28, peak res=575.6M, current mem=1056.2M)
Current (total cpu=0:04:40, real=0:42:28, peak res=575.6M, current mem=1056.2M)
nnspc
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (IMPCTE-290):	Could not locate cell NAND2X1 in any library for view func_min2.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=535.3M, current mem=1056.2M)
Current (total cpu=0:04:40, real=0:42:28, peak res=575.6M, current mem=1056.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz', current time is Mon Aug 28 16:36:51 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz' is written, current time is Mon Aug 28 16:36:51 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:36:51.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:36:51 (2017-Aug-28 14:36:51 GMT) on host
s2424.it.kth.se with pid 15696.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:36:51.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:36:51 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:36:55 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:36:55 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:37:01 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:37:01 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:37:02 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:37:02 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:37:03 2017.

Ending at 2017-Aug-28 16:37:03 (2017-Aug-28 14:37:03 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_8KJKeo/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 378 MB
 Max (CPU) memory used:   344 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:37:03 (2017-Aug-28 14:37:03 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=1058.17).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1074.18 CPU=0:00:00.1 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef -rc_corner ams_rc_corner_maxCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_maxCaR2, Operating temperature -50 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1074.2M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_maxCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/min2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz', current time is Mon Aug 28 16:37:04 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz' is written, current time is Mon Aug 28 16:37:04 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:37:04.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc"
process_technology \
	 -technology_corner \
		"ams_rc_corner_maxCaR2" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		-50


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:37:04 (2017-Aug-28 14:37:04 GMT) on host
s2424.it.kth.se with pid 16952.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:37:04.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "-50"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:37:04 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is -50, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:37:08 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:37:08 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:37:14 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:37:14 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:37:15 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:37:15 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:37:16 2017.

Ending at 2017-Aug-28 16:37:16 (2017-Aug-28 14:37:16 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_pM5nbc/_qrc_techdir/ams_rc_corner_maxCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 350 MB
 Max (CPU) memory used:   319 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:37:16 (2017-Aug-28 14:37:16 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_maxCaR2:
Start spef parsing (MEM=1074.18).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1074.18 CPU=0:00:00.1 REAL=0:00:01.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1169.77 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1169.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:05:06 mem=1169.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_min2 test_min2 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 120.112 | 124.603 | 124.339 | 120.112 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 13.84 sec
Total Real time: 14.0 sec
Total Memory Usage: 1114.527344 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/min2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:42 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_min2 test_min2 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.335  |  2.621  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_min2           |  0.048  |  0.048  |  0.335  |  2.621  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_min2           |  0.048  |  0.048  |  0.335  |  2.621  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/min2
Total CPU time: 0.1 sec
Total Real time: 1.0 sec
Total Memory Usage: 1102.371094 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_min2
}
---# Analysis View: func_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1108.49 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1108.5M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_min2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_min2
}
---# Analysis View: test_min2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1165.72 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1165.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_min2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_min2.sdf

<CMD> get_delay_corner corner_$corner -rc_corner
<CMD> set_analysis_view -setup $viewList -hold $viewList
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'test_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_max2' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_typ' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'func_min' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
**WARN: analysis view func_max2 not found, use default_view_setup
**WARN: analysis view test_max2 not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Encrypted Capacitance Table File /pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable ...
Cap table was created using Encounter 13.22-s020_1.
Process name: ac18a6-best.
Set Shrink Factor to 1.00000
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Allocated an empty WireEdgeEnlargement table in ams_rc_corner_minCaR2 [6].
Decrypted 35840 characters.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
 
 Analysis View: test_max2
    RC-Corner Name        : ams_rc_corner_minCaR2
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/pkg/AMS414/cds/HK_AC18/LEF/ac18a6/ac18a6-best.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: '/pkg/AMS414/assura/ac18a6/ac18a6/QRC-best/qrcTechFile'
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'ams_rc_corner_minCaR2' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
*Info: initialize multi-corner CTS.
Current (total cpu=0:05:07, real=0:42:57, peak res=575.6M, current mem=1047.4M)
nnspc
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=537.0M, current mem=1057.2M)
Current (total cpu=0:05:07, real=0:42:57, peak res=575.6M, current mem=1057.2M)
Current (total cpu=0:05:07, real=0:42:57, peak res=575.6M, current mem=1057.2M)
nnspc
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=537.4M, current mem=1057.2M)
Current (total cpu=0:05:07, real=0:42:57, peak res=575.6M, current mem=1057.2M)
Total number of combinational cells: 384
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3 BUFX2 BUFX6 BUFX4 BUFX8 BUFX12 BUFX16 BUFX24 BUFX32 CLKBUFX2 CLKBUFX4 CLKBUFX3 CLKBUFX6 CLKBUFX8 CLKBUFX10 CLKBUFX12 CLKBUFX16 CLKBUFX24 CLKBUFX32
Total number of usable buffers: 19
List of unusable buffers: BUF2_ESDIF
Total number of unusable buffers: 1
List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX24 CLKINVX32 INVXL INVX1 INVX3 INVX2 INVX6 INVX4 INVX8 INVX12 INVX16 INVX24 INVX32
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY2X1 DLY3X1 DLY4X1
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> setExtractRCMode -engine postRoute -effortLevel signoff -coupled false
<CMD> extractRC
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz', current time is Mon Aug 28 16:37:20 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz' is written, current time is Mon Aug 28 16:37:20 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:37:20.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:37:20 (2017-Aug-28 14:37:20 GMT) on host
s2424.it.kth.se with pid 18237.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:37:20.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "100.0"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:37:21 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:37:25 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:37:25 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:37:30 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:37:30 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:37:31 2017

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:37:31 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:37:32 2017.

Ending at 2017-Aug-28 16:37:32 (2017-Aug-28 14:37:32 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_SrjO2g/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 414 MB
 Max (CPU) memory used:   377 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:37:32 (2017-Aug-28 14:37:32 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=1063.16).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1075.17 CPU=0:00:00.0 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
<CMD> rcOut -spef ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef -rc_corner ams_rc_corner_minCaR2
Dumping Spef file.....
RC Out has the following PVT Info:
   RC:ams_rc_corner_minCaR2, Operating temperature 150 C
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 1075.2M)
<CMD_INTERNAL> print {---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef}
---# SPEF file written: ../FINALDATA/last/SPEF/ams_rc_corner_minCaR2.spef
<CMD> timeDesign -signoff -expandedViews -outDir ../FINALDATA/last/timingReports/max2
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
Restoring the original setting for timing_socv_statistical_min_max_mode. Setting it to 'statistical'.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 'nnspc' of instances=86 and nets=70 using extraction engine 'postRoute' at effort level 'signoff' .
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Innovus to file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/tmp.lef'.
Writing DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz', current time is Mon Aug 28 16:37:33 2017 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz' is written, current time is Mon Aug 28 16:37:33 2017 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2017 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL" \
	 -technology_layer_map \
		"CA  via_M1_PC  " \
		"PC  PC  " \
		"M1  M1  " \
		"V1  via_M2_M1  " \
		"M2  M2  " \
		"V2  via_M3_M2  " \
		"M3  M3  " \
		"V3  via_M4_M3  " \
		"M4  M4  " \
		"V4  via_MT_M4  " \
		"MT  MT  " \
		"FT  via_AM_MT  " \
		"AM  AM  "
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_32364_20170828_16:37:33.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M" \
	 -file_name "nnspc" \
	 -temporary_directory_name "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M"
process_technology \
	 -technology_corner \
		"ams_rc_corner_minCaR2" \
	 -technology_library_file "/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		150


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2017-Aug-28 16:37:33 (2017-Aug-28 14:37:33 GMT) on host
s2424.it.kth.se with pid 19489.
Running binary as: 
 /pkg/Cadence/installs/EXT152/tools/extraction/bin/64bit/qrc -cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.cmd
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz
 

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.cmd"
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_32364_20170828_16:37:33.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option use_macro_density = "false"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_density_tiles = "false"

INFO (EXTGRMP-143) : Option output_file_name = "nnspc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "150"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option unscaled_res_params_printing = "false"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option use_lef_for_hierarchical_def = "false"

INFO (EXTGRMP-143) : Option LEF files =
"/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option DENSITY cells = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-156) : Layer mappings from the command file.
CA --> via_M1_PC
PC --> PC
M1 --> M1
V1 --> via_M2_M1
M2 --> M2
V2 --> via_M3_M2
M3 --> M3
V3 --> via_M4_M3
M4 --> M4
V4 --> via_MT_M4
MT --> MT
FT --> via_AM_MT
AM --> AM

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-623) : Background density layer mappings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Mon Aug 28 16:37:33 2017.

INFO (EXTGRMP-573) : Using layout scale factor specified in the tech file(s): 1 

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 

WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 

WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-330) : LEF layer "METTSV" is not mapped with any tech file layer. Ignoring its
definition. 
An error will be issued if its definition is required. Make sure its layer
mapping information is provided in -technology_layer_map option.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 59 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA ANTENNAN ANTENNAP CLKINVX1 CLKINVX10 CLKINVX12 CLKINVX16 CLKINVX2
CLKINVX24 CLKINVX3
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 65: reading VIAS section. Expecting 18.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 233: reading COMPONENTS section. Expecting 86.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 408: reading PINS section. Expecting 13.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 450: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-195) : Line 528: reading NETS section. Expecting 67.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does NOT contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does NOT contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does NOT contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : n/a 
 R(w) Effects     : n/a 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.


WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


WARNING (EXTGRMP-605) : Layer "NW" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "RX" will not be extracted and will be ignored. 



WARNING (EXTGRMP-605) : Layer "PC" will not be extracted and will be ignored. 



WARNING (EXTGRMP-330) : LEF layer "VIATSV" is not mapped with any tech file layer. Ignoring its definition. 
An error will be issued if its definition is required. Make sure its layer mapping information is provided in -technology_layer_map option.


INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 150, the reference temperature is 27 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/qrc.def.gz

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 32%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 62%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 82%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 97%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTSNZ-133) : 2%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 7%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 12%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 37%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 42%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 47%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 67%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 72%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 77%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 98%

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Mon Aug 28 16:37:38 2017.

INFO (EXTHPY-173) : Capacitance extraction started at Mon Aug 28 16:37:38 2017.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Mon Aug 28 16:37:43 2017.

INFO (EXTHPY-175) : Output generation started at Mon Aug 28 16:37:43 2017.

INFO (EXTGRMP-103) : Output Driver started at: Mon Aug 28 16:37:44 2017

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    50%

INFO (EXTGRMP-103) : Output Driver ended at: Mon Aug 28 16:37:44 2017

WARNING (EXTGRMP-574) : There are 24 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Mon Aug 28 16:37:45 2017.

Ending at 2017-Aug-28 16:37:45 (2017-Aug-28 14:37:45 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 15.2.7-s638 Wed Jan  4 18:11:53 PST 2017
 IR Build No:             638 
 Techfile:               
/tmp/innovus_temp_32364_s2424.it.kth.se_saul_17ccXE/tmp_qrc_vTEX5M/_qrc_techdir/ams_rc_corner_minCaR2/qrcTechFile
; version: s15.1.1174hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-417.el5
 Host OS Version:         #1 SMP Tue Dec 20 13:11:30 UTC 2016
 Run duration:            00:00:00 CPU time, 00:00:12 clock time
 Max (Total) memory used: 396 MB
 Max (CPU) memory used:   360 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               241K nets/CPU-hr, 20K nets/clock-hr
 Design data:
    Components:           86
    Phy components:       47
    Nets:                 67
    Unconnected pins:     24
 Warning messages:        19
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2017-Aug-28
16:37:45 (2017-Aug-28 14:37:45 GMT).
*** qrc completed. ***

SPEF files for RC Corner ams_rc_corner_minCaR2:
Start spef parsing (MEM=1075.17).
Number of Resistors     : 430
Number of Ground Caps   : 361
Number of Coupling Caps : 0

End spef parsing (MEM=1075.17 CPU=0:00:00.1 REAL=0:00:00.0).
This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
AAE_INFO: 1 threads acquired from CTE.
End delay calculation. (MEM=1170.76 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:01.4  real=0:00:01.0  mem= 1170.8M) ***
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:05:35 mem=1170.8M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func_max2 test_max2 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.192 | 124.119 | 123.444 | 119.192 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 14.86 sec
Total Real time: 15.0 sec
Total Memory Usage: 1115.519531 Mbytes
<CMD> timeDesign -reportOnly -hold -expandedViews -outDir ../FINALDATA/last/timingReports/max2
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
All-RC-Corners-Per-Net-In-Memory is turned ON...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
*** Calculating scaling factor for libs_min libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:03:08 mem=0.0M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func_max2 test_max2 

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.287  |  0.287  |  1.028  |  2.291  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|func_max2           |  0.287  |  0.287  |  1.028  |  2.291  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+
|test_max2           |  0.287  |  0.287  |  1.028  |  2.291  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   61    |   24    |    1    |   36    |
+--------------------+---------+---------+---------+---------+

Density: 73.397%
       (100.000% with Fillers)
------------------------------------------------------------

_______________________________________________________________________
Reported timing to dir ../FINALDATA/last/timingReports/max2
Total CPU time: 0.09 sec
Total Real time: 0.0 sec
Total Memory Usage: 1103.363281 Mbytes
<CMD_INTERNAL> print {---# Analysis View: func_max2
}
---# Analysis View: func_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1166.71 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1166.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_func_max2.sdf

<CMD_INTERNAL> print {---# Analysis View: test_max2
}
---# Analysis View: test_max2

<CMD> write_sdf -version 3.0 -prec 3 -edges check_edge  -force_calculation -average_typ_delays  -recompute_parallel_arcs  -view $view $filename
#################################################################################
# Design Stage: PostRoute
# Design Name: nnspc
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
End delay calculation. (MEM=1166.71 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 1166.7M) ***
<CMD_INTERNAL> print {---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_max2.sdf
}
---# Created SDF: ../FINALDATA/last/SDF/nnspc_test_max2.sdf

<CMD_INTERNAL> print ---#------------------------------------------------------
---#------------------------------------------------------
<CMD_INTERNAL> print {---# Final Timing Files written into: ../FINALDATA/last}
---# Final Timing Files written into: ../FINALDATA/last
<CMD_INTERNAL> print {---#    SDF}
---#    SDF
<CMD_INTERNAL> print {---#    SPEF}
---#    SPEF
<CMD_INTERNAL> print {---#    timingReports}
---#    timingReports

*** Memory Usage v#1 (Current mem = 1158.598M, initial mem = 154.129M) ***
*** Message Summary: 739 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:05:39, real=0:44:55, mem=1158.6M) ---
