-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity montgomery_reduce is
port (
    ap_ready : OUT STD_LOGIC;
    a : IN STD_LOGIC_VECTOR (63 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of montgomery_reduce is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3802001 : STD_LOGIC_VECTOR (31 downto 0) := "00000011100000000010000000000001";
    constant ap_const_lv55_7FFFFFFF801FFF : STD_LOGIC_VECTOR (54 downto 0) := "1111111111111111111111111111111100000000001111111111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal trunc_ln18_fu_20_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal t_fu_24_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln19_fu_34_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln19_fu_34_p2 : STD_LOGIC_VECTOR (54 downto 0);
    signal sext_ln19_6_fu_40_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln19_fu_44_p2 : STD_LOGIC_VECTOR (63 downto 0);


begin



    add_ln19_fu_44_p2 <= std_logic_vector(unsigned(a) + unsigned(sext_ln19_6_fu_40_p1));
    ap_ready <= ap_const_logic_1;
    ap_return <= add_ln19_fu_44_p2(63 downto 32);
    mul_ln19_fu_34_p1 <= t_fu_24_p2;
    mul_ln19_fu_34_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(ap_const_lv55_7FFFFFFF801FFF) * signed(mul_ln19_fu_34_p1))), 55));
        sext_ln19_6_fu_40_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln19_fu_34_p2),64));

    t_fu_24_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &ap_const_lv32_3802001) * signed(trunc_ln18_fu_20_p1))), 32));
    trunc_ln18_fu_20_p1 <= a(32 - 1 downto 0);
end behav;
