// Seed: 2604092355
module module_0;
  logic [7:0][1] id_1 (
      .id_0 (id_2),
      .id_1 (id_3),
      .id_2 (1),
      .id_3 (1),
      .id_4 (id_2),
      .id_5 (1),
      .id_6 ((1)),
      .id_7 ((1)),
      .id_8 (id_2),
      .id_9 (id_3 == 1'h0),
      .id_10(id_3)
  );
  assign id_2 = 1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input uwire id_6,
    input wor id_7,
    input supply1 id_8,
    input wand id_9
);
  wire id_11;
  assign id_5 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
