Classic Timing Analyzer report for somadorSubtrador
Mon Apr 29 16:31:26 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                  ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.695 ns   ; B[1] ; D2[4] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;       ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+-------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To       ;
+-------+-------------------+-----------------+------+----------+
; N/A   ; None              ; 11.695 ns       ; B[1] ; D2[4]    ;
; N/A   ; None              ; 11.686 ns       ; B[1] ; D2[5]    ;
; N/A   ; None              ; 11.683 ns       ; B[1] ; D2[3]    ;
; N/A   ; None              ; 11.578 ns       ; A[0] ; D2[4]    ;
; N/A   ; None              ; 11.575 ns       ; S[1] ; D2[4]    ;
; N/A   ; None              ; 11.569 ns       ; A[0] ; D2[5]    ;
; N/A   ; None              ; 11.566 ns       ; A[0] ; D2[3]    ;
; N/A   ; None              ; 11.566 ns       ; S[1] ; D2[5]    ;
; N/A   ; None              ; 11.563 ns       ; S[1] ; D2[3]    ;
; N/A   ; None              ; 11.404 ns       ; A[1] ; D2[4]    ;
; N/A   ; None              ; 11.395 ns       ; A[1] ; D2[5]    ;
; N/A   ; None              ; 11.392 ns       ; A[1] ; D2[3]    ;
; N/A   ; None              ; 11.388 ns       ; B[0] ; D2[4]    ;
; N/A   ; None              ; 11.379 ns       ; B[0] ; D2[5]    ;
; N/A   ; None              ; 11.376 ns       ; B[0] ; D2[3]    ;
; N/A   ; None              ; 11.323 ns       ; S[2] ; D2[4]    ;
; N/A   ; None              ; 11.314 ns       ; S[2] ; D2[5]    ;
; N/A   ; None              ; 11.311 ns       ; S[2] ; D2[3]    ;
; N/A   ; None              ; 11.292 ns       ; B[2] ; D2[4]    ;
; N/A   ; None              ; 11.279 ns       ; B[2] ; D2[3]    ;
; N/A   ; None              ; 11.262 ns       ; B[3] ; D2[4]    ;
; N/A   ; None              ; 11.249 ns       ; B[3] ; D2[3]    ;
; N/A   ; None              ; 11.123 ns       ; B[2] ; D2[5]    ;
; N/A   ; None              ; 11.119 ns       ; S[0] ; D2[4]    ;
; N/A   ; None              ; 11.106 ns       ; S[0] ; D2[3]    ;
; N/A   ; None              ; 11.093 ns       ; B[3] ; D2[5]    ;
; N/A   ; None              ; 11.019 ns       ; B[1] ; OverFlow ;
; N/A   ; None              ; 10.950 ns       ; S[0] ; D2[5]    ;
; N/A   ; None              ; 10.835 ns       ; A[2] ; D2[4]    ;
; N/A   ; None              ; 10.822 ns       ; A[2] ; D2[3]    ;
; N/A   ; None              ; 10.788 ns       ; A[3] ; D2[4]    ;
; N/A   ; None              ; 10.775 ns       ; A[3] ; D2[3]    ;
; N/A   ; None              ; 10.728 ns       ; A[1] ; OverFlow ;
; N/A   ; None              ; 10.666 ns       ; A[2] ; D2[5]    ;
; N/A   ; None              ; 10.628 ns       ; A[0] ; OverFlow ;
; N/A   ; None              ; 10.619 ns       ; A[3] ; D2[5]    ;
; N/A   ; None              ; 10.513 ns       ; B[1] ; D2[1]    ;
; N/A   ; None              ; 10.471 ns       ; B[1] ; D2[0]    ;
; N/A   ; None              ; 10.396 ns       ; A[0] ; D2[1]    ;
; N/A   ; None              ; 10.393 ns       ; S[1] ; D2[1]    ;
; N/A   ; None              ; 10.354 ns       ; A[0] ; D2[0]    ;
; N/A   ; None              ; 10.353 ns       ; B[2] ; OverFlow ;
; N/A   ; None              ; 10.351 ns       ; S[1] ; D2[0]    ;
; N/A   ; None              ; 10.293 ns       ; B[0] ; OverFlow ;
; N/A   ; None              ; 10.292 ns       ; B[3] ; OverFlow ;
; N/A   ; None              ; 10.222 ns       ; A[1] ; D2[1]    ;
; N/A   ; None              ; 10.206 ns       ; B[0] ; D2[1]    ;
; N/A   ; None              ; 10.180 ns       ; A[1] ; D2[0]    ;
; N/A   ; None              ; 10.164 ns       ; B[0] ; D2[0]    ;
; N/A   ; None              ; 10.153 ns       ; S[0] ; OverFlow ;
; N/A   ; None              ; 10.141 ns       ; S[2] ; D2[1]    ;
; N/A   ; None              ; 10.112 ns       ; B[2] ; D2[1]    ;
; N/A   ; None              ; 10.101 ns       ; B[1] ; D2[6]    ;
; N/A   ; None              ; 10.099 ns       ; S[2] ; D2[0]    ;
; N/A   ; None              ; 10.096 ns       ; S[1] ; OverFlow ;
; N/A   ; None              ; 10.082 ns       ; B[3] ; D2[1]    ;
; N/A   ; None              ; 10.071 ns       ; B[2] ; D2[0]    ;
; N/A   ; None              ; 10.041 ns       ; B[3] ; D2[0]    ;
; N/A   ; None              ; 9.984 ns        ; A[0] ; D2[6]    ;
; N/A   ; None              ; 9.981 ns        ; S[1] ; D2[6]    ;
; N/A   ; None              ; 9.940 ns        ; B[1] ; D2[2]    ;
; N/A   ; None              ; 9.939 ns        ; S[0] ; D2[1]    ;
; N/A   ; None              ; 9.898 ns        ; S[0] ; D2[0]    ;
; N/A   ; None              ; 9.844 ns        ; S[2] ; OverFlow ;
; N/A   ; None              ; 9.823 ns        ; A[0] ; D2[2]    ;
; N/A   ; None              ; 9.820 ns        ; S[1] ; D2[2]    ;
; N/A   ; None              ; 9.820 ns        ; A[3] ; OverFlow ;
; N/A   ; None              ; 9.813 ns        ; A[2] ; OverFlow ;
; N/A   ; None              ; 9.810 ns        ; A[1] ; D2[6]    ;
; N/A   ; None              ; 9.794 ns        ; B[0] ; D2[6]    ;
; N/A   ; None              ; 9.729 ns        ; S[2] ; D2[6]    ;
; N/A   ; None              ; 9.664 ns        ; B[2] ; D2[6]    ;
; N/A   ; None              ; 9.655 ns        ; A[2] ; D2[1]    ;
; N/A   ; None              ; 9.649 ns        ; A[1] ; D2[2]    ;
; N/A   ; None              ; 9.634 ns        ; B[3] ; D2[6]    ;
; N/A   ; None              ; 9.633 ns        ; B[0] ; D2[2]    ;
; N/A   ; None              ; 9.614 ns        ; A[2] ; D2[0]    ;
; N/A   ; None              ; 9.608 ns        ; A[3] ; D2[1]    ;
; N/A   ; None              ; 9.568 ns        ; S[2] ; D2[2]    ;
; N/A   ; None              ; 9.567 ns        ; A[3] ; D2[0]    ;
; N/A   ; None              ; 9.491 ns        ; S[0] ; D2[6]    ;
; N/A   ; None              ; 9.473 ns        ; B[2] ; STATUS   ;
; N/A   ; None              ; 9.271 ns        ; B[2] ; D2[2]    ;
; N/A   ; None              ; 9.207 ns        ; A[2] ; D2[6]    ;
; N/A   ; None              ; 9.203 ns        ; B[1] ; STATUS   ;
; N/A   ; None              ; 9.160 ns        ; A[3] ; D2[6]    ;
; N/A   ; None              ; 9.135 ns        ; B[1] ; D1[6]    ;
; N/A   ; None              ; 9.108 ns        ; A[1] ; STATUS   ;
; N/A   ; None              ; 9.057 ns        ; S[0] ; D2[2]    ;
; N/A   ; None              ; 8.940 ns        ; A[0] ; STATUS   ;
; N/A   ; None              ; 8.876 ns        ; B[2] ; D1[6]    ;
; N/A   ; None              ; 8.855 ns        ; B[3] ; STATUS   ;
; N/A   ; None              ; 8.846 ns        ; B[3] ; D1[6]    ;
; N/A   ; None              ; 8.829 ns        ; A[0] ; D1[6]    ;
; N/A   ; None              ; 8.789 ns        ; A[3] ; STATUS   ;
; N/A   ; None              ; 8.718 ns        ; A[2] ; D2[2]    ;
; N/A   ; None              ; 8.708 ns        ; S[1] ; D1[6]    ;
; N/A   ; None              ; 8.703 ns        ; S[0] ; D1[6]    ;
; N/A   ; None              ; 8.639 ns        ; A[1] ; D1[6]    ;
; N/A   ; None              ; 8.639 ns        ; B[0] ; D1[6]    ;
; N/A   ; None              ; 8.633 ns        ; A[2] ; STATUS   ;
; N/A   ; None              ; 8.456 ns        ; S[2] ; D1[6]    ;
; N/A   ; None              ; 8.419 ns        ; A[2] ; D1[6]    ;
; N/A   ; None              ; 8.408 ns        ; B[0] ; STATUS   ;
; N/A   ; None              ; 8.386 ns        ; S[1] ; STATUS   ;
; N/A   ; None              ; 8.372 ns        ; A[3] ; D1[6]    ;
; N/A   ; None              ; 7.951 ns        ; S[2] ; STATUS   ;
; N/A   ; None              ; 7.917 ns        ; S[0] ; STATUS   ;
+-------+-------------------+-----------------+------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Mon Apr 29 16:31:26 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoSD -c somadorSubtrador --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "B[1]" to destination pin "D2[4]" is 11.695 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y7; Fanout = 8; PIN Node = 'B[1]'
    Info: 2: + IC(4.336 ns) + CELL(0.366 ns) = 5.549 ns; Loc. = LCCOMB_X31_Y5_N18; Fanout = 3; COMB Node = 'Mux:inst|AddSub:inst6|fullAdder:inst1|inst7~0'
    Info: 3: + IC(0.362 ns) + CELL(0.272 ns) = 6.183 ns; Loc. = LCCOMB_X30_Y5_N6; Fanout = 1; COMB Node = 'Mux:inst|inst22[2]~6'
    Info: 4: + IC(0.302 ns) + CELL(0.225 ns) = 6.710 ns; Loc. = LCCOMB_X31_Y5_N26; Fanout = 7; COMB Node = 'Mux:inst|inst22[2]~7'
    Info: 5: + IC(0.595 ns) + CELL(0.225 ns) = 7.530 ns; Loc. = LCCOMB_X31_Y3_N20; Fanout = 1; COMB Node = 'DisplayULA:inst1|DisplayE:inst4|inst9~0'
    Info: 6: + IC(2.021 ns) + CELL(2.144 ns) = 11.695 ns; Loc. = PIN_V18; Fanout = 0; PIN Node = 'D2[4]'
    Info: Total cell delay = 4.079 ns ( 34.88 % )
    Info: Total interconnect delay = 7.616 ns ( 65.12 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 289 megabytes
    Info: Processing ended: Mon Apr 29 16:31:26 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


