#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 19 10:50:02 2022
# Process ID: 7724
# Current directory: D:/Projet_range/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15904 D:\Projet_range\project\project.xpr
# Log file: D:/Projet_range/project/vivado.log
# Journal file: D:/Projet_range/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projet_range/project/project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1126.758 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
Reading block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>...
Adding component instance block -- xilinx.com:module_ref:time_pulse:1.0 - time_pulse_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- elsys-design.com:user:Balise:1.0 - Balise_0
Adding component instance block -- elsys-design.com:user:Dijkstra_reg:1.0 - Dijkstra_reg_0
Adding component instance block -- elsys-design.com:user:IP_IMU:1.0 - IP_IMU_0
Adding component instance block -- elsys-design.com:user:Timer_ronde:1.0 - Timer_ronde_0
Successfully read diagram <design_fpga> from block design file <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.812 ; gain = 69.055
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.691 ; gain = 15.824
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml' ignored by IP packager.
set_property core_revision 10 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projet_range/sources/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:IP_IMU:1.0 [get_ips  design_fpga_IP_IMU_0_0] -log ip_upgrade.log
Upgrading 'D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd'
INFO: [IP_Flow 19-3422] Upgraded design_fpga_IP_IMU_0_0 (IP_IMU_v1.0 1.0) from revision 9 to revision 10
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
Wrote  : <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/ui/bd_d473c2e5.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projet_range/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_fpga_IP_IMU_0_0] -no_script -sync -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 10
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/sim/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hdl/design_fpga_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block time_pulse_0 .
WARNING: [IP_Flow 19-5160] IP 'design_fpga_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-5160] IP 'design_fpga_xbar_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_xbar_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Balise_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Dijkstra_reg_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP_IMU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Timer_ronde_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga.hwh
Generated Block Design Tcl file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga_bd.tcl
Generated Hardware Definition File d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_Balise_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_Dijkstra_reg_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_IP_IMU_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_Timer_ronde_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_axi_uartlite_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_processing_system7_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_rst_ps7_0_50M_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_xbar_0
[Tue Jul 19 10:56:01 2022] Launched design_fpga_time_pulse_0_0_synth_1, design_fpga_processing_system7_0_0_synth_1, design_fpga_xbar_0_synth_1, design_fpga_rst_ps7_0_50M_0_synth_1, design_fpga_axi_uartlite_0_0_synth_1, design_fpga_Dijkstra_reg_0_0_synth_1, design_fpga_Balise_0_0_synth_1, design_fpga_Timer_ronde_0_0_synth_1, design_fpga_IP_IMU_0_0_synth_1, design_fpga_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_fpga_time_pulse_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_time_pulse_0_0_synth_1/runme.log
design_fpga_processing_system7_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_processing_system7_0_0_synth_1/runme.log
design_fpga_xbar_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_xbar_0_synth_1/runme.log
design_fpga_rst_ps7_0_50M_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_rst_ps7_0_50M_0_synth_1/runme.log
design_fpga_axi_uartlite_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_axi_uartlite_0_0_synth_1/runme.log
design_fpga_Dijkstra_reg_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_Dijkstra_reg_0_0_synth_1/runme.log
design_fpga_Balise_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_Balise_0_0_synth_1/runme.log
design_fpga_Timer_ronde_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_Timer_ronde_0_0_synth_1/runme.log
design_fpga_IP_IMU_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_IP_IMU_0_0_synth_1/runme.log
design_fpga_auto_pc_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_auto_pc_0_synth_1/runme.log
synth_1: D:/Projet_range/project/project.runs/synth_1/runme.log
[Tue Jul 19 10:56:01 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1594.426 ; gain = 247.879
report_ip_status -name ip_status 
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jul 19 11:10:58 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jul 19 11:16:51 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.746 ; gain = 34.430
update_compile_order -fileset sources_1
current_project project
current_project IP_IMU_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml' ignored by IP packager.
set_property core_revision 11 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Projet_range/sources/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projet_range/sources/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv elsys-design.com:user:IP_IMU:1.0 [get_ips  design_fpga_IP_IMU_0_0] -log ip_upgrade.log
Upgrading 'D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd'
INFO: [IP_Flow 19-3422] Upgraded design_fpga_IP_IMU_0_0 (IP_IMU_v1.0 1.0) from revision 10 to revision 11
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
Wrote  : <D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/ui/bd_d473c2e5.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Projet_range/project/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_fpga_IP_IMU_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
Wrote  : <D:\Projet_range\project\project.srcs\sources_1\bd\design_fpga\design_fpga.bd> 
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/sim/design_fpga.vhd
VHDL Output written to : d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hdl/design_fpga_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP_IMU_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0_ooc.xdc'
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Verilog' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'design_fpga_auto_pc_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga.hwh
Generated Block Design Tcl file d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/hw_handoff/design_fpga_bd.tcl
Generated Hardware Definition File d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/synth/design_fpga.hwdef
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_IP_IMU_0_0
INFO: [IP_Flow 19-7066] Running IP cache check for IP design_fpga_auto_pc_0
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_fpga_auto_pc_0, cache-ID = 661c56cfa8991866; cache size = 4.415 MB.
[Tue Jul 19 11:26:05 2022] Launched design_fpga_IP_IMU_0_0_synth_1, synth_1...
Run output will be captured here:
design_fpga_IP_IMU_0_0_synth_1: D:/Projet_range/project/project.runs/design_fpga_IP_IMU_0_0_synth_1/runme.log
synth_1: D:/Projet_range/project/project.runs/synth_1/runme.log
[Tue Jul 19 11:26:05 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1718.398 ; gain = 5.793
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jul 19 11:33:19 2022] Launched synth_1...
Run output will be captured here: D:/Projet_range/project/project.runs/synth_1/runme.log
[Tue Jul 19 11:33:19 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1728.195 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351B48339A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 3293.395 ; gain = 1565.199
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ipx::edit_ip_in_project -upgrade true -name IP_IMU_v1_0_project -directory D:/Projet_range/project/project.tmp/IP_IMU_v1_0_project d:/Projet_range/sources/ip_repo/IP_IMU_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmes/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projet_range/sources/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project project
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Balise_0_0/design_fpga_Balise_0_0.dcp' for cell 'design_fpga_i/Balise_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Dijkstra_reg_0_0/design_fpga_Dijkstra_reg_0_0.dcp' for cell 'design_fpga_i/Dijkstra_reg_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_IP_IMU_0_0/design_fpga_IP_IMU_0_0.dcp' for cell 'design_fpga_i/IP_IMU_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_Timer_ronde_0_0/design_fpga_Timer_ronde_0_0.dcp' for cell 'design_fpga_i/Timer_ronde_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.dcp' for cell 'design_fpga_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.dcp' for cell 'design_fpga_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.dcp' for cell 'design_fpga_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_time_pulse_0_0/design_fpga_time_pulse_0_0.dcp' for cell 'design_fpga_i/time_pulse_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_xbar_0/design_fpga_xbar_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 3540.539 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_rst_ps7_0_50M_0/design_fpga_rst_ps7_0_50M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_50M/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0_board.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Projet_range/project/project.gen/sources_1/bd/design_fpga/ip/design_fpga_axi_uartlite_0_0/design_fpga_axi_uartlite_0_0.xdc] for cell 'design_fpga_i/axi_uartlite_0/U0'
Parsing XDC File [D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc]
Finished Parsing XDC File [D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3679.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3800.738 ; gain = 443.383
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 131072 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
connect_debug_port u_ila_0/clk [get_nets [list design_fpga_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 3 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[0]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[1]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/current_state[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[0]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[1]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[2]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[3]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[4]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[5]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[6]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[7]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[8]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[9]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[10]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[11]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[12]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[13]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[14]} {design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/data_wr[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list design_fpga_i/IP_IMU_0/U0/IP_IMU_v1_0_S00_AXI_inst/IMU/wr_en ]]
set_property target_constrs_file D:/Projet_range/project/project.srcs/constrs_1/imports/Projet_range/zybo-z7-20.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projet_range/project/project.runs/synth_1

launch_runs synth_1 -jobs 10
[Tue Jul 19 11:56:03 2022] Launched synth_1...
Run output will be captured here: D:/Projet_range/project/project.runs/synth_1/runme.log
open_bd_design {D:/Projet_range/project/project.srcs/sources_1/bd/design_fpga/design_fpga.bd}
INFO: [Coretcl 2-12] '/IP_IMU_0/S00_AXI' selected.
INFO: [Coretcl 2-12] '/IP_IMU_0/S00_AXI' selected.
launch_runs impl_1 -jobs 10
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Jul 19 11:56:55 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jul 19 12:02:07 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {D:/Projet_range/project/project.runs/impl_1/design_fpga_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/Projet_range/project/project.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Projet_range/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 10
[Tue Jul 19 12:51:54 2022] Launched synth_1...
Run output will be captured here: D:/Projet_range/project/project.runs/synth_1/runme.log
[Tue Jul 19 12:51:54 2022] Launched impl_1...
Run output will be captured here: D:/Projet_range/project/project.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Projet_range/project/design_fpga_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Projet_range/project/design_fpga_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (D:/Programmes/Vivado/2020.2/data\embeddedsw) loading 3 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Projet_range/project/design_fpga_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3921.414 ; gain = 0.000
close_project
****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Projet_range/project/project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 19 12:56:36 2022...
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 19 12:56:48 2022...
