INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sources_1/new/addsub_param.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_param
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sources_1/new/digit_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sources_1/new/top32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado/files/homework_2/homework_2.srcs/sim_1/new/tp_addsub32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tp_addsub32
