// Seed: 2742243036
module module_0 (
    output wor id_0,
    input wand id_1,
    output uwire id_2,
    output tri0 id_3,
    output wand id_4,
    input wire id_5,
    input uwire id_6
    , id_10,
    input uwire id_7
    , id_11,
    output supply1 id_8
);
  wire  id_12 = (module_0);
  logic id_13;
  ;
  assign id_0 = -1;
  logic id_14;
  ;
endmodule
module module_1 #(
    parameter id_20 = 32'd94,
    parameter id_26 = 32'd60
) (
    output tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wor id_4
    , _id_26,
    output wand id_5,
    input wire id_6,
    input wor id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    output tri1 id_13,
    input wand id_14,
    input supply1 id_15,
    output uwire id_16,
    input wire id_17,
    input tri id_18,
    input wor id_19,
    input tri1 _id_20,
    input supply0 id_21,
    input tri0 id_22,
    input tri0 id_23,
    output wand id_24
);
  wire id_27[-1 'b0 : id_26];
  ;
  wire [-1 'b0 : id_20] id_28;
  tri1 id_29 = 1;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_11,
      id_16,
      id_19,
      id_8,
      id_14,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire id_30, id_31, id_32, id_33, id_34, id_35, id_36, id_37, id_38, id_39;
endmodule
