{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "riscvTop_ramTop_0_0",
    "cell_name": "ramTop_0",
    "component_reference": "user.org:user:ramTop:1.0",
    "ip_revision": "2",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "riscvTop_ramTop_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "zynq" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7z007s" } ],
        "PACKAGE": [ { "value": "clg400" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "2" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2023.1" } ],
        "SYNTHESISFLOW": [ { "value": "OUT_OF_CONTEXT" } ]
      }
    },
    "boundary": {
      "ports": {
        "addrAOut": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "addrBOut": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "alu": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "busErr": [ { "direction": "out" } ],
        "clk": [ { "direction": "in" } ],
        "din": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "doutA": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "doutB": [ { "direction": "out", "size_left": "31", "size_right": "0" } ],
        "enA": [ { "direction": "in" } ],
        "instrAddr": [ { "direction": "in", "size_left": "31", "size_right": "0" } ],
        "memOp": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "memSize": [ { "direction": "in", "size_left": "1", "size_right": "0" } ],
        "readValidA": [ { "direction": "out" } ],
        "readValidB": [ { "direction": "out" } ],
        "ready": [ { "direction": "out" } ]
      }
    }
  }
}