<stg><name>encoder<bool></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln12"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="1">
<![CDATA[
entry:4 %ret_ln13 = ret i1 1

]]></Node>
<StgValue><ssdm name="ret_ln13"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="7" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="9" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="8" toId="2">
</dataflow>
<dataflow id="11" from="StgValue_10" to="specbitsmap_ln0" fromId="10" toId="2">
</dataflow>
<dataflow id="13" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln12" fromId="12" toId="3">
</dataflow>
<dataflow id="15" from="empty_1" to="spectopmodule_ln12" fromId="14" toId="3">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="8" toId="4">
</dataflow>
<dataflow id="17" from="data" to="specbitsmap_ln0" fromId="7" toId="4">
</dataflow>
<dataflow id="19" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="18" toId="5">
</dataflow>
<dataflow id="20" from="data" to="specinterface_ln0" fromId="7" toId="5">
</dataflow>
<dataflow id="22" from="empty" to="specinterface_ln0" fromId="21" toId="5">
</dataflow>
<dataflow id="24" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="25" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="27" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="28" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="29" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="30" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="31" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="32" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="33" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="35" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="36" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="37" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="38" from="empty_0" to="specinterface_ln0" fromId="26" toId="5">
</dataflow>
<dataflow id="40" from="StgValue_39" to="specinterface_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_23" to="specinterface_ln0" fromId="23" toId="5">
</dataflow>
<dataflow id="43" from="StgValue_42" to="ret_ln13" fromId="42" toId="6">
</dataflow>
</dataflows>


</stg>
