#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2090610 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20907a0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2089010 .functor NOT 1, L_0x20c1410, C4<0>, C4<0>, C4<0>;
L_0x20c1170 .functor XOR 1, L_0x20c1010, L_0x20c10d0, C4<0>, C4<0>;
L_0x20c1300 .functor XOR 1, L_0x20c1170, L_0x20c1230, C4<0>, C4<0>;
v0x20be380_0 .net *"_ivl_10", 0 0, L_0x20c1230;  1 drivers
v0x20be480_0 .net *"_ivl_12", 0 0, L_0x20c1300;  1 drivers
v0x20be560_0 .net *"_ivl_2", 0 0, L_0x20c0f70;  1 drivers
v0x20be620_0 .net *"_ivl_4", 0 0, L_0x20c1010;  1 drivers
v0x20be700_0 .net *"_ivl_6", 0 0, L_0x20c10d0;  1 drivers
v0x20be830_0 .net *"_ivl_8", 0 0, L_0x20c1170;  1 drivers
v0x20be910_0 .var "clk", 0 0;
v0x20be9b0_0 .net "f_dut", 0 0, L_0x20c0d80;  1 drivers
v0x20bea50_0 .net "f_ref", 0 0, L_0x20bfb30;  1 drivers
v0x20beaf0_0 .var/2u "stats1", 159 0;
v0x20beb90_0 .var/2u "strobe", 0 0;
v0x20bec30_0 .net "tb_match", 0 0, L_0x20c1410;  1 drivers
v0x20becf0_0 .net "tb_mismatch", 0 0, L_0x2089010;  1 drivers
v0x20bedb0_0 .net "wavedrom_enable", 0 0, v0x20bc860_0;  1 drivers
v0x20bee50_0 .net "wavedrom_title", 511 0, v0x20bc920_0;  1 drivers
v0x20bef20_0 .net "x1", 0 0, v0x20bc9e0_0;  1 drivers
v0x20befc0_0 .net "x2", 0 0, v0x20bca80_0;  1 drivers
v0x20bf170_0 .net "x3", 0 0, v0x20bcb70_0;  1 drivers
L_0x20c0f70 .concat [ 1 0 0 0], L_0x20bfb30;
L_0x20c1010 .concat [ 1 0 0 0], L_0x20bfb30;
L_0x20c10d0 .concat [ 1 0 0 0], L_0x20c0d80;
L_0x20c1230 .concat [ 1 0 0 0], L_0x20bfb30;
L_0x20c1410 .cmp/eeq 1, L_0x20c0f70, L_0x20c1300;
S_0x2090930 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x20907a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x207ce70 .functor NOT 1, v0x20bcb70_0, C4<0>, C4<0>, C4<0>;
L_0x2091050 .functor AND 1, L_0x207ce70, v0x20bca80_0, C4<1>, C4<1>;
L_0x2089080 .functor NOT 1, v0x20bc9e0_0, C4<0>, C4<0>, C4<0>;
L_0x20bf410 .functor AND 1, L_0x2091050, L_0x2089080, C4<1>, C4<1>;
L_0x20bf4e0 .functor NOT 1, v0x20bcb70_0, C4<0>, C4<0>, C4<0>;
L_0x20bf550 .functor AND 1, L_0x20bf4e0, v0x20bca80_0, C4<1>, C4<1>;
L_0x20bf600 .functor AND 1, L_0x20bf550, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20bf6c0 .functor OR 1, L_0x20bf410, L_0x20bf600, C4<0>, C4<0>;
L_0x20bf820 .functor NOT 1, v0x20bca80_0, C4<0>, C4<0>, C4<0>;
L_0x20bf890 .functor AND 1, v0x20bcb70_0, L_0x20bf820, C4<1>, C4<1>;
L_0x20bf9b0 .functor AND 1, L_0x20bf890, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20bfa20 .functor OR 1, L_0x20bf6c0, L_0x20bf9b0, C4<0>, C4<0>;
L_0x20bfba0 .functor AND 1, v0x20bcb70_0, v0x20bca80_0, C4<1>, C4<1>;
L_0x20bfc10 .functor AND 1, L_0x20bfba0, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20bfb30 .functor OR 1, L_0x20bfa20, L_0x20bfc10, C4<0>, C4<0>;
v0x2089280_0 .net *"_ivl_0", 0 0, L_0x207ce70;  1 drivers
v0x2089320_0 .net *"_ivl_10", 0 0, L_0x20bf550;  1 drivers
v0x207cee0_0 .net *"_ivl_12", 0 0, L_0x20bf600;  1 drivers
v0x20bb1c0_0 .net *"_ivl_14", 0 0, L_0x20bf6c0;  1 drivers
v0x20bb2a0_0 .net *"_ivl_16", 0 0, L_0x20bf820;  1 drivers
v0x20bb3d0_0 .net *"_ivl_18", 0 0, L_0x20bf890;  1 drivers
v0x20bb4b0_0 .net *"_ivl_2", 0 0, L_0x2091050;  1 drivers
v0x20bb590_0 .net *"_ivl_20", 0 0, L_0x20bf9b0;  1 drivers
v0x20bb670_0 .net *"_ivl_22", 0 0, L_0x20bfa20;  1 drivers
v0x20bb7e0_0 .net *"_ivl_24", 0 0, L_0x20bfba0;  1 drivers
v0x20bb8c0_0 .net *"_ivl_26", 0 0, L_0x20bfc10;  1 drivers
v0x20bb9a0_0 .net *"_ivl_4", 0 0, L_0x2089080;  1 drivers
v0x20bba80_0 .net *"_ivl_6", 0 0, L_0x20bf410;  1 drivers
v0x20bbb60_0 .net *"_ivl_8", 0 0, L_0x20bf4e0;  1 drivers
v0x20bbc40_0 .net "f", 0 0, L_0x20bfb30;  alias, 1 drivers
v0x20bbd00_0 .net "x1", 0 0, v0x20bc9e0_0;  alias, 1 drivers
v0x20bbdc0_0 .net "x2", 0 0, v0x20bca80_0;  alias, 1 drivers
v0x20bbe80_0 .net "x3", 0 0, v0x20bcb70_0;  alias, 1 drivers
S_0x20bbfc0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x20907a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x20bc7a0_0 .net "clk", 0 0, v0x20be910_0;  1 drivers
v0x20bc860_0 .var "wavedrom_enable", 0 0;
v0x20bc920_0 .var "wavedrom_title", 511 0;
v0x20bc9e0_0 .var "x1", 0 0;
v0x20bca80_0 .var "x2", 0 0;
v0x20bcb70_0 .var "x3", 0 0;
E_0x208b540/0 .event negedge, v0x20bc7a0_0;
E_0x208b540/1 .event posedge, v0x20bc7a0_0;
E_0x208b540 .event/or E_0x208b540/0, E_0x208b540/1;
E_0x208b2d0 .event negedge, v0x20bc7a0_0;
E_0x20769f0 .event posedge, v0x20bc7a0_0;
S_0x20bc2a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x20bbfc0;
 .timescale -12 -12;
v0x20bc4a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20bc5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x20bbfc0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20bcc70 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x20907a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x20bfe40 .functor NOT 1, v0x20bcb70_0, C4<0>, C4<0>, C4<0>;
L_0x20bffc0 .functor NOT 1, v0x20bca80_0, C4<0>, C4<0>, C4<0>;
L_0x20c0160 .functor AND 1, L_0x20bfe40, L_0x20bffc0, C4<1>, C4<1>;
L_0x20c0270 .functor NOT 1, v0x20bc9e0_0, C4<0>, C4<0>, C4<0>;
L_0x20c0420 .functor AND 1, L_0x20c0160, L_0x20c0270, C4<1>, C4<1>;
L_0x20c0530 .functor NOT 1, v0x20bcb70_0, C4<0>, C4<0>, C4<0>;
L_0x20c05e0 .functor AND 1, L_0x20c0530, v0x20bca80_0, C4<1>, C4<1>;
L_0x20c06a0 .functor AND 1, L_0x20c05e0, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20c07b0 .functor OR 1, L_0x20c0420, L_0x20c06a0, C4<0>, C4<0>;
L_0x20c08c0 .functor NOT 1, v0x20bca80_0, C4<0>, C4<0>, C4<0>;
L_0x20c0990 .functor AND 1, v0x20bcb70_0, L_0x20c08c0, C4<1>, C4<1>;
L_0x20c0a00 .functor AND 1, L_0x20c0990, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20c0b30 .functor OR 1, L_0x20c07b0, L_0x20c0a00, C4<0>, C4<0>;
L_0x20c0c40 .functor AND 1, v0x20bcb70_0, v0x20bca80_0, C4<1>, C4<1>;
L_0x20c0ac0 .functor AND 1, L_0x20c0c40, v0x20bc9e0_0, C4<1>, C4<1>;
L_0x20c0d80 .functor OR 1, L_0x20c0b30, L_0x20c0ac0, C4<0>, C4<0>;
v0x20bce80_0 .net *"_ivl_0", 0 0, L_0x20bfe40;  1 drivers
v0x20bcf60_0 .net *"_ivl_10", 0 0, L_0x20c0530;  1 drivers
v0x20bd040_0 .net *"_ivl_12", 0 0, L_0x20c05e0;  1 drivers
v0x20bd130_0 .net *"_ivl_14", 0 0, L_0x20c06a0;  1 drivers
v0x20bd210_0 .net *"_ivl_16", 0 0, L_0x20c07b0;  1 drivers
v0x20bd340_0 .net *"_ivl_18", 0 0, L_0x20c08c0;  1 drivers
v0x20bd420_0 .net *"_ivl_2", 0 0, L_0x20bffc0;  1 drivers
v0x20bd500_0 .net *"_ivl_20", 0 0, L_0x20c0990;  1 drivers
v0x20bd5e0_0 .net *"_ivl_22", 0 0, L_0x20c0a00;  1 drivers
v0x20bd750_0 .net *"_ivl_24", 0 0, L_0x20c0b30;  1 drivers
v0x20bd830_0 .net *"_ivl_26", 0 0, L_0x20c0c40;  1 drivers
v0x20bd910_0 .net *"_ivl_28", 0 0, L_0x20c0ac0;  1 drivers
v0x20bd9f0_0 .net *"_ivl_4", 0 0, L_0x20c0160;  1 drivers
v0x20bdad0_0 .net *"_ivl_6", 0 0, L_0x20c0270;  1 drivers
v0x20bdbb0_0 .net *"_ivl_8", 0 0, L_0x20c0420;  1 drivers
v0x20bdc90_0 .net "f", 0 0, L_0x20c0d80;  alias, 1 drivers
v0x20bdd50_0 .net "x1", 0 0, v0x20bc9e0_0;  alias, 1 drivers
v0x20bdf00_0 .net "x2", 0 0, v0x20bca80_0;  alias, 1 drivers
v0x20bdff0_0 .net "x3", 0 0, v0x20bcb70_0;  alias, 1 drivers
S_0x20be160 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x20907a0;
 .timescale -12 -12;
E_0x208b790 .event anyedge, v0x20beb90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20beb90_0;
    %nor/r;
    %assign/vec4 v0x20beb90_0, 0;
    %wait E_0x208b790;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20bbfc0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20bc9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20bca80_0, 0;
    %assign/vec4 v0x20bcb70_0, 0;
    %wait E_0x208b2d0;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20769f0;
    %load/vec4 v0x20bcb70_0;
    %load/vec4 v0x20bca80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x20bc9e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x20bc9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20bca80_0, 0;
    %assign/vec4 v0x20bcb70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x208b2d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x20bc5a0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x208b540;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x20bc9e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20bca80_0, 0;
    %assign/vec4 v0x20bcb70_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x20907a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20be910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20beb90_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x20907a0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x20be910_0;
    %inv;
    %store/vec4 v0x20be910_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x20907a0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20bc7a0_0, v0x20becf0_0, v0x20bf170_0, v0x20befc0_0, v0x20bef20_0, v0x20bea50_0, v0x20be9b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x20907a0;
T_7 ;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x20907a0;
T_8 ;
    %wait E_0x208b540;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20beaf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20beaf0_0, 4, 32;
    %load/vec4 v0x20bec30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20beaf0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20beaf0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20beaf0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x20bea50_0;
    %load/vec4 v0x20bea50_0;
    %load/vec4 v0x20be9b0_0;
    %xor;
    %load/vec4 v0x20bea50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20beaf0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x20beaf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20beaf0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/truthtable1/iter2/response4/top_module.sv";
