#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Sep 26 13:44:44 2016
# Process ID: 10164
# Current directory: F:/AX7010/labs/HDMI_output_test/HDMI_output_test.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: F:/AX7010/labs/HDMI_output_test/HDMI_output_test.runs/impl_1/top.vdi
# Journal file: F:/AX7010/labs/HDMI_output_test/HDMI_output_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/AX7010/labs/HDMI_output_test/HDMI_output_test.runs/video_pll_synth_1/video_pll.dcp' for cell 'video_pll_m0'
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/AX7010/labs/HDMI_output_test/HDMI_output_test.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll_m0/inst'
Finished Parsing XDC File [f:/AX7010/labs/HDMI_output_test/HDMI_output_test.srcs/sources_1/ip/video_pll/video_pll_board.xdc] for cell 'video_pll_m0/inst'
Parsing XDC File [f:/AX7010/labs/HDMI_output_test/HDMI_output_test.srcs/sources_1/ip/video_pll/video_pll.xdc] for cell 'video_pll_m0/inst'
