Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,88
design__inferred_latch__count,0
design__instance__count,1206
design__instance__area,15484.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0005451171309687197
power__switching__total,0.0003432787489145994
power__leakage__total,9.457654641664703E-7
power__total,0.0008893416379578412
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26342989646392845
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.26209710144074755
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.09788409249090645
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.334509651668627
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.097884
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2792779142550309
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2781949471750319
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5837954174211095
timing__setup__ws__corner:nom_slow_1p08V_125C,5.2103851596928195
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.583795
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26944633398240675
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.26820804669686993
timing__hold__ws__corner:nom_typ_1p20V_25C,0.27487363163620565
timing__setup__ws__corner:nom_typ_1p20V_25C,9.023346769622831
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.274874
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.26342989646392845
clock__skew__worst_setup,0.26209710144074755
timing__hold__ws,0.09788409249090645
timing__setup__ws,5.2103851596928195
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.097884
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1206
design__instance__area__stdcell,15484.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.535013
design__instance__utilization__stdcell,0.535013
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,16.3296
design__instance__count__class:inverter,57
design__instance__area__class:inverter,350.179
design__instance__count__class:sequential_cell,83
design__instance__area__class:sequential_cell,3915.48
design__instance__count__class:multi_input_combinational_cell,861
design__instance__area__class:multi_input_combinational_cell,8549.45
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,173
design__instance__area__class:timing_repair_buffer,2427.67
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24458.5
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,13
design__instance__area__class:clock_inverter,70.7616
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,116
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1295
route__net__special,2
route__drc_errors__iter:0,478
route__wirelength__iter:0,26611
route__drc_errors__iter:1,267
route__wirelength__iter:1,26428
route__drc_errors__iter:2,268
route__wirelength__iter:2,26376
route__drc_errors__iter:3,49
route__wirelength__iter:3,26232
route__drc_errors__iter:4,14
route__wirelength__iter:4,26210
route__drc_errors__iter:5,7
route__wirelength__iter:5,26212
route__drc_errors__iter:6,0
route__wirelength__iter:6,26209
route__drc_errors,0
route__wirelength,26209
route__vias,7092
route__vias__singlecut,7092
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,357.195
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,71
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,71
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,71
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,71
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000236654
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277806
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000961257
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000277806
design_powergrid__voltage__worst,0.0000277806
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000277806
design_powergrid__drop__worst__net:VPWR,0.0000236654
design_powergrid__voltage__worst__net:VGND,0.0000277806
design_powergrid__drop__worst__net:VGND,0.0000277806
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000010799999999999999934796081346721763338791788555681705474853515625
ir__drop__worst,0.0000237000000000000000922005527481672970679937861859798431396484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
