{"Sung-Min Lee": [0.6420739591121674, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Sang-Bum Suh": [0.9796252250671387, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Jong-Deok Choi": [0.9965057075023651, ["Fine-grained I/O access control based on Xen virtualization for 3G/4G mobile devices", ["Sung-Min Lee", "Sang-Bum Suh", "Jong-Deok Choi"], "https://doi.org/10.1145/1837274.1837304", "dac", 2010]], "Young-Jin Yoon": [0.9949708133935928, ["Virtual channels vs. multiple physical networks: a comparative analysis", ["Young-Jin Yoon", "Nicola Concer", "Michele Petracca", "Luca P. Carloni"], "https://doi.org/10.1145/1837274.1837315", "dac", 2010]], "Sangmin Kim": [0.8031900078058243, ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010]], "Youngsoo Shin": [0.9997629821300507, ["Pulsed-latch aware placement for timing-integrity optimization", ["Yi-Lin Chuang", "Sangmin Kim", "Youngsoo Shin", "Yao-Wen Chang"], "https://doi.org/10.1145/1837274.1837346", "dac", 2010], ["Synthesis and implementation of active mode power gating circuits", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", "dac", 2010]], "Minsik Cho": [0.5392245203256607, ["History-based VLSI legalization using network flow", ["Minsik Cho", "Haoxing Ren", "Hua Xiang", "Ruchir Puri"], "https://doi.org/10.1145/1837274.1837347", "dac", 2010]], "Myung-Soo Jang": [0.9999748766422272, ["3-D stacked die: now or future?", ["Samta Bansal", "Juan C. Rey", "Andrew Yang", "Myung-Soo Jang", "L. C. Lu", "Philippe Magarshack", "Pol Marchal", "Riko Radojcic"], "https://doi.org/10.1145/1837274.1837350", "dac", 2010]], "Heeyeol Yu": [0.9999986588954926, ["A new IP lookup cache for high performance IP routers", ["Guangdeng Liao", "Heeyeol Yu", "Laxmi N. Bhuyan"], "https://doi.org/10.1145/1837274.1837361", "dac", 2010]], "Sung-Boem Park": [0.8885716944932938, ["BLoG: post-silicon bug localization in processors using bug localization graphs", ["Sung-Boem Park", "Anne Bracy", "Hong Wang", "Subhasish Mitra"], "https://doi.org/10.1145/1837274.1837367", "dac", 2010]], "Daesoo Kim": [0.996292918920517, ["QuickYield: an efficient global-search based parametric yield estimation with performance constraints", ["Fang Gong", "Hao Yu", "Yiyu Shi", "Daesoo Kim", "Junyan Ren", "Lei He"], "https://doi.org/10.1145/1837274.1837372", "dac", 2010]], "ByongChan Lim": [0.6328191757202148, ["Fortifying analog models with equivalence checking and coverage analysis", ["Mark Horowitz", "Metha Jeeradit", "Frances Lau", "Sabrina Liao", "ByongChan Lim", "James Mao"], "https://doi.org/10.1145/1837274.1837381", "dac", 2010], ["An efficient test vector generation for checking analog/mixed-signal functional models", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", "dac", 2010]], "Wooyoung Jang": [0.998606950044632, ["Application-aware NoC design for efficient SDRAM access", ["Wooyoung Jang", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837387", "dac", 2010]], "Yunsup Lee": [0.9917759001255035, ["RAMP gold: an FPGA-based architecture simulator for multiprocessors", ["Zhangxi Tan", "Andrew Waterman", "Rimas Avizienis", "Yunsup Lee", "Henry Cook", "David A. Patterson", "Krste Asanovic"], "https://doi.org/10.1145/1837274.1837390", "dac", 2010]], "Insup Shin": [0.9706981182098389, ["Synthesis and implementation of active mode power gating circuits", ["Jun Seomun", "Insup Shin", "Youngsoo Shin"], "https://doi.org/10.1145/1837274.1837395", "dac", 2010]], "Gi-Joon Nam": [0.9842500239610672, ["Detecting tangled logic structures in VLSI netlists", ["Tanuj Jindal", "Charles J. Alpert", "Jiang Hu", "Zhuo Li", "Gi-Joon Nam", "Charles B. Winn"], "https://doi.org/10.1145/1837274.1837422", "dac", 2010]], "Daesung Lee": [0.9975079596042633, ["Detachable nano-carbon chip with ultra low power", ["Shinobu Fujita", "Shinichi Yasuda", "Daesung Lee", "Xiangyu Chen", "Deji Akinwande", "H.-S. Philip Wong"], "https://doi.org/10.1145/1837274.1837434", "dac", 2010]], "Taewhan Kim": [1, ["Clock tree synthesis with pre-bond testability for 3D stacked IC designs", ["Tak-Yung Kim", "Taewhan Kim"], "https://doi.org/10.1145/1837274.1837456", "dac", 2010]], "Insup Lee": [0.9706981182098389, ["Cyber-physical systems: the next computing revolution", ["Ragunathan Rajkumar", "Insup Lee", "Lui Sha", "John A. Stankovic"], "https://doi.org/10.1145/1837274.1837461", "dac", 2010], ["Medical cyber physical systems", ["Insup Lee", "Oleg Sokolsky"], "https://doi.org/10.1145/1837274.1837463", "dac", 2010]], "Jaeha Kim": [0.9453411847352982, ["An efficient test vector generation for checking analog/mixed-signal functional models", ["ByongChan Lim", "Jaeha Kim", "Mark A. Horowitz"], "https://doi.org/10.1145/1837274.1837468", "dac", 2010]], "Jae-Seok Yang": [0.9992186725139618, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Young-Joon Lee": [0.9998951256275177, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Sung Kyu Lim": [0.9975332617759705, ["TSV stress aware timing analysis with applications to 3D-IC layout optimization", ["Jae-Seok Yang", "Krit Athikulwongse", "Young-Joon Lee", "Sung Kyu Lim", "David Z. Pan"], "https://doi.org/10.1145/1837274.1837476", "dac", 2010]], "Seokhyeong Kang": [0.9988771378993988, ["Recovery-driven design: a power minimization methodology for error-tolerant processor modules", ["Andrew B. Kahng", "Seokhyeong Kang", "Rakesh Kumar", "John Sartori"], "https://doi.org/10.1145/1837274.1837481", "dac", 2010]], "Ji Ung Lee": [0.7448312640190125, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]], "Chun Yung Sung": [0.9026451110839844, ["Reconfigurable multi-function logic based on graphene P-N junctions", ["Sansiri Tanachutiwat", "Ji Ung Lee", "Wei Wang", "Chun Yung Sung"], "https://doi.org/10.1145/1837274.1837496", "dac", 2010]]}