Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 22 23:06:11 2021
| Host         : DESKTOP-VV69JL5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    44 |
| Unused register locations in slices containing registers |   172 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             139 |           46 |
| No           | No                    | Yes                    |             175 |           67 |
| No           | Yes                   | No                     |              83 |           27 |
| Yes          | No                    | No                     |              33 |           14 |
| Yes          | No                    | Yes                    |             128 |           58 |
| Yes          | Yes                   | No                     |               6 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+----------------------------------------------+------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                 Enable Signal                |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+-------------------------------------------------+----------------------------------------------+------------------------------------------+------------------+----------------+
|  gamectrl_inst/O_pos_g[3]_i_3_n_0               |                                              | gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_right/t2                                 | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_left/t2                                  | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_down/t2                                  | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                1 |              1 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/OversamplingTick             |                                          |                1 |              1 |
|  clk_25m/inst/clk_out1                          | ass_up/t2                                    | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                1 |              1 |
|  gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0       |                                              | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                1 |              1 |
|  step_cnt_inst/clk_1ms                          |                                              | ml_top_inst/counter/cnt_first_reg[0]_0   |                2 |              2 |
|  clk_25m/inst/clk_out1                          |                                              | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                2 |              3 |
|  clk_25m/inst/clk_out1                          |                                              | gamectrl_inst/O_pos_d_reg[2]_LDC_i_1_n_0 |                2 |              3 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/ms100[3]_i_1_n_0               | ml_top_inst/counter/cnt_first_reg[0]_0   |                1 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/ms10[3]_i_1_n_0                | ml_top_inst/counter/cnt_first_reg[0]_0   |                1 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/ms1[3]_i_1_n_0                 | ml_top_inst/counter/cnt_first_reg[0]_0   |                1 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/s1[3]_i_1_n_0                  | ml_top_inst/counter/cnt_first_reg[0]_0   |                2 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/s2[3]_i_1_n_0                  | ml_top_inst/counter/cnt_first_reg[0]_0   |                1 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/s4[3]_i_1_n_0                  | ml_top_inst/counter/cnt_first_reg[0]_0   |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/O_pos_b_reg[0][0] | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                4 |              4 |
|  step_cnt_inst/clk_1ms                          | step_cnt_inst/s3[3]_i_1_n_0                  | ml_top_inst/counter/cnt_first_reg[0]_0   |                3 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_g[3]_i_1_n_0             | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                4 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_e[3]_i_1_n_0             | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_f[3]_i_1_n_0             | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                3 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_i[3]_i_1_n_0             | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                3 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/O_pos_c[3]_i_1_n_0             | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                3 |              4 |
|  clk_25m/inst/clk_out1                          | rx_inst/__0/i__n_0                           |                                          |                2 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/E[0]              | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                4 |              4 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/O_pos_h_reg[0][0] | gamectrl_inst/O_pos_g[3]_i_3_n_0         |                2 |              4 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/GapCnt_reg[0][0]             | rx_inst/GapCnt[5]_i_1_n_0                |                1 |              6 |
|  I_clk_100M_IBUF_BUFG                           | step_cnt_inst/num0                           |                                          |                4 |              7 |
|  gamectrl_inst/perm_inst/O_pos_a_reg[1]_i_1_n_0 |                                              |                                          |                3 |              8 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/counter/E[0]                     | ml_top_inst/counter/cnt_first_reg[0]_0   |                3 |              8 |
|  clk_25m/inst/clk_out1                          | rx_inst/tickgen/E[0]                         |                                          |                2 |              8 |
|  clk_25m/inst/clk_out1                          | vga_inst/R_v_cnt[9]_i_1_n_0                  | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                4 |             10 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/m/last_mode[4]_i_1_n_0           |                                          |                5 |             13 |
|  clk_25m/inst/clk_out1                          | gamectrl_inst/rand_mv_inst/cnt2[13]_i_1_n_0  | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |                2 |             14 |
|  I_clk_100M_IBUF_BUFG                           | ml_top_inst/counter/cnt_second[13]_i_1_n_0   | ml_top_inst/counter/cnt_first_reg[0]_0   |                4 |             14 |
|  I_clk_100M_IBUF_BUFG                           |                                              | step_cnt_inst/fenpin[17]_i_1_n_0         |                5 |             17 |
|  clk_25m/inst/clk_out1                          | rx_inst/E[0]                                 | ml_top_inst/counter/cnt_first_reg[0]_0   |                5 |             18 |
|  I_clk_100M_IBUF_BUFG                           |                                              | ml_top_inst/counter/cnt_first_reg[0]_0   |                8 |             20 |
|  clk_25m/inst/clk_out1                          |                                              | ml_top_inst/counter/cnt_first_reg[0]_0   |               13 |             22 |
|  I_clk_100M_IBUF_BUFG                           |                                              | ml_top_inst/m/clear                      |                8 |             32 |
|  I_clk_100M_IBUF_BUFG                           |                                              | ml_top_inst/m/index[31]_i_1_n_0          |               12 |             32 |
|  clk_25m/inst/clk_out1                          |                                              |                                          |               15 |             40 |
|  I_clk_100M_IBUF_BUFG                           |                                              |                                          |               30 |             93 |
|  clk_25m/inst/clk_out1                          |                                              | gamectrl_inst/rand_mv_inst/O_mv_up_reg_0 |               40 |            125 |
+-------------------------------------------------+----------------------------------------------+------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     7 |
| 2      |                     1 |
| 3      |                     2 |
| 4      |                    16 |
| 6      |                     1 |
| 7      |                     1 |
| 8      |                     3 |
| 10     |                     1 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                     9 |
+--------+-----------------------+


