$date
	Thu Apr 21 16:01:02 2016
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module vaddsws_tb $end
$var wire 32 ! vrt [31:0] $end
$var wire 1 " sat $end
$var reg 32 # vra [31:0] $end
$var reg 32 $ vrb [31:0] $end
$scope module add $end
$var wire 32 % vra [31:0] $end
$var wire 32 & vrb [31:0] $end
$var wire 32 ' vrt [31:0] $end
$var wire 32 ( sum [31:0] $end
$var wire 1 " sat $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111111111111111111111110 (
b11111111111111111111111111111110 '
b11111111111111111111111111111111 &
b11111111111111111111111111111111 %
b11111111111111111111111111111111 $
b11111111111111111111111111111111 #
1"
b11111111111111111111111111111110 !
$end
#1000
b110011001100110011001100110011 !
b110011001100110011001100110011 '
0"
b110011001100110011001100110011 (
b100010001000100010001000100010 $
b100010001000100010001000100010 &
b10001000100010001000100010001 #
b10001000100010001000100010001 %
#2000
