-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer12_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    layer12_out_empty_n : IN STD_LOGIC;
    layer12_out_read : OUT STD_LOGIC;
    layer13_out_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    layer13_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer13_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer13_out_full_n : IN STD_LOGIC;
    layer13_out_write : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC );
end;


architecture behav of myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal internal_ap_ready : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln55_reg_3794 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_reg_3794_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op540_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln109_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0 : STD_LOGIC;
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 : STD_LOGIC;
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer13_out_blk_n : STD_LOGIC;
    signal icmp_ln109_reg_3790 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln55_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_5_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_5_reg_3798 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_6_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_6_reg_3803 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_3808 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_fu_574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln80_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln55_2_fu_1885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_reg_3820 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_120_fu_1923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_120_reg_3826 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_122_fu_1943_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_122_reg_3832 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_123_fu_1963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_123_reg_3838 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_125_fu_1983_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_125_reg_3844 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_126_fu_2003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_126_reg_3850 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_128_fu_2023_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_128_reg_3856 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_129_fu_2043_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_129_reg_3862 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_131_fu_2063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_131_reg_3868 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_132_fu_2083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_132_reg_3874 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_134_fu_2103_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_134_reg_3880 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_135_fu_2123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_135_reg_3886 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_137_fu_2143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_137_reg_3892 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_138_fu_2163_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_138_reg_3898 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_140_fu_2183_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_140_reg_3904 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_141_fu_2203_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_141_reg_3910 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_143_fu_2223_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_143_reg_3916 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_144_fu_2243_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_144_reg_3922 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_146_fu_2263_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_146_reg_3928 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_147_fu_2283_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_147_reg_3934 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_149_fu_2303_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_149_reg_3940 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_150_fu_2323_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_150_reg_3946 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_152_fu_2343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_152_reg_3952 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_153_fu_2363_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_153_reg_3958 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_155_fu_2383_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_155_reg_3964 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_156_fu_2403_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_156_reg_3970 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_158_fu_2423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_158_reg_3976 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_159_fu_2443_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_159_reg_3982 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_161_fu_2463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_161_reg_3988 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_162_fu_2483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_162_reg_3994 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_164_fu_2503_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_164_reg_4000 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_165_fu_2523_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_165_reg_4006 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_167_fu_2543_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_167_reg_4012 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_168_fu_2563_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_168_reg_4018 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_170_fu_2583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_170_reg_4024 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_171_fu_2603_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_171_reg_4030 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_173_fu_2623_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_173_reg_4036 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_174_fu_2643_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_174_reg_4042 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_176_fu_2663_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_176_reg_4048 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_177_fu_2683_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_177_reg_4054 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_179_fu_2703_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_179_reg_4060 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_180_fu_2723_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_180_reg_4066 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_182_fu_2743_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_182_reg_4072 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_183_fu_2763_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_183_reg_4078 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_185_fu_2783_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_185_reg_4084 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_186_fu_2803_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_186_reg_4090 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_188_fu_2823_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_188_reg_4096 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_189_fu_2843_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_189_reg_4102 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_191_fu_2863_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_191_reg_4108 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_192_fu_2883_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_192_reg_4114 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_194_fu_2903_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_194_reg_4120 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_195_fu_2923_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_195_reg_4126 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_197_fu_2943_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_197_reg_4132 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_198_fu_2963_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_198_reg_4138 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_200_fu_2983_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_200_reg_4144 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_201_fu_3003_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_201_reg_4150 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_203_fu_3023_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_203_reg_4156 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_204_fu_3043_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_204_reg_4162 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_206_fu_3063_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_206_reg_4168 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_207_fu_3083_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_207_reg_4174 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_209_fu_3103_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_209_reg_4180 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_210_fu_3123_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_210_reg_4186 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_212_fu_3143_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_212_reg_4192 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_213_fu_3163_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_213_reg_4198 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_storemerge_phi_fu_457_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln86_fu_3189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_reg_453 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln80_fu_568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln76_fu_514_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln91_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal pool_window_V_139_fu_597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_101_fu_621_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_102_fu_631_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_103_fu_641_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_104_fu_651_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_105_fu_661_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_106_fu_671_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_107_fu_681_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_108_fu_691_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_109_fu_701_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_110_fu_711_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_111_fu_721_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_112_fu_731_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_113_fu_741_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_114_fu_751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_115_fu_761_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_116_fu_771_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_117_fu_781_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_118_fu_791_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_119_fu_801_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_120_fu_811_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_121_fu_821_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_122_fu_831_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_123_fu_841_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_124_fu_851_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_125_fu_861_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_126_fu_871_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_127_fu_881_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_130_fu_891_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_131_fu_901_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_224_fu_601_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal pool_window_V_100_fu_611_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_436 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln109_fu_478_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal select_ln91_fu_532_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln55_fu_1881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln55_4_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_fu_1891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_fu_1897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_120_fu_1911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_120_fu_1917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_122_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_122_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_123_fu_1951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_123_fu_1957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_125_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_125_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_126_fu_1991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_126_fu_1997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_128_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_128_fu_2017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_129_fu_2031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_129_fu_2037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_131_fu_2051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_131_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_132_fu_2071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_132_fu_2077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_134_fu_2091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_134_fu_2097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_135_fu_2111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_135_fu_2117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_137_fu_2131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_137_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_138_fu_2151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_138_fu_2157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_140_fu_2171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_140_fu_2177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_141_fu_2191_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_141_fu_2197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_143_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_143_fu_2217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_144_fu_2231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_144_fu_2237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_146_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_146_fu_2257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_147_fu_2271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_147_fu_2277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_149_fu_2291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_149_fu_2297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_150_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_150_fu_2317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_152_fu_2331_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_152_fu_2337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_153_fu_2351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_153_fu_2357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_155_fu_2371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_155_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_156_fu_2391_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_156_fu_2397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_158_fu_2411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_158_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_159_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_159_fu_2437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_161_fu_2451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_161_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_162_fu_2471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_162_fu_2477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_164_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_164_fu_2497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_165_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_165_fu_2517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_167_fu_2531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_167_fu_2537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_168_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_168_fu_2557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_170_fu_2571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_170_fu_2577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_171_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_171_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_173_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_173_fu_2617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_174_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_174_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_176_fu_2651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_176_fu_2657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_177_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_177_fu_2677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_179_fu_2691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_179_fu_2697_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_180_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_180_fu_2717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_182_fu_2731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_182_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_183_fu_2751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_183_fu_2757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_185_fu_2771_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_185_fu_2777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_186_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_186_fu_2797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_188_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_188_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_189_fu_2831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_189_fu_2837_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_191_fu_2851_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_191_fu_2857_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_192_fu_2871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_192_fu_2877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_194_fu_2891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_194_fu_2897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_195_fu_2911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_195_fu_2917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_197_fu_2931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_197_fu_2937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_198_fu_2951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_198_fu_2957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_200_fu_2971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_200_fu_2977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_201_fu_2991_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_201_fu_2997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_203_fu_3011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_203_fu_3017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_204_fu_3031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_204_fu_3037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_206_fu_3051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_206_fu_3057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_207_fu_3071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_207_fu_3077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_209_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_209_fu_3097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_210_fu_3111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_210_fu_3117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_212_fu_3131_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_212_fu_3137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_213_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_213_fu_3157_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln86_fu_3175_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln86_fu_3181_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1651_121_fu_3202_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_121_fu_3206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_124_fu_3218_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_124_fu_3222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_127_fu_3234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_127_fu_3238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_130_fu_3250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_130_fu_3254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_133_fu_3266_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_133_fu_3270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_136_fu_3282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_136_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_139_fu_3298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_139_fu_3302_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_142_fu_3314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_142_fu_3318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_145_fu_3330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_145_fu_3334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_148_fu_3346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_148_fu_3350_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_151_fu_3362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_151_fu_3366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_154_fu_3378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_154_fu_3382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_157_fu_3394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_157_fu_3398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_160_fu_3410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_160_fu_3414_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_163_fu_3426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_163_fu_3430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_166_fu_3442_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_166_fu_3446_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_169_fu_3458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_169_fu_3462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_172_fu_3474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_172_fu_3478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_175_fu_3490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_175_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_178_fu_3506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_178_fu_3510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_181_fu_3522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_181_fu_3526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_184_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_184_fu_3542_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_187_fu_3554_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_187_fu_3558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_190_fu_3570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_190_fu_3574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_193_fu_3586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_193_fu_3590_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_196_fu_3602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_196_fu_3606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_199_fu_3618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_199_fu_3622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_202_fu_3634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_202_fu_3638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_205_fu_3650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_205_fu_3654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_208_fu_3666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_208_fu_3670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_211_fu_3682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_211_fu_3686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1651_214_fu_3698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1651_214_fu_3702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_214_fu_3708_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_211_fu_3692_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_208_fu_3676_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_205_fu_3660_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_202_fu_3644_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_199_fu_3628_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_196_fu_3612_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_193_fu_3596_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_190_fu_3580_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_187_fu_3564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_184_fu_3548_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_181_fu_3532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_178_fu_3516_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_175_fu_3500_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_172_fu_3484_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_169_fu_3468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_166_fu_3452_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_163_fu_3436_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_160_fu_3420_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_157_fu_3404_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_154_fu_3388_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_151_fu_3372_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_148_fu_3356_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln65_145_fu_3340_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_14_fu_3324_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_13_fu_3308_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_12_fu_3292_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_11_fu_3276_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_10_fu_3260_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_9_fu_3244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_8_fu_3228_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal res_pack_data_fu_3212_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_616 : BOOLEAN;
    signal ap_condition_614 : BOOLEAN;
    signal ap_condition_849 : BOOLEAN;
    signal ap_condition_640 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0,
        d0 => pool_window_V_139_fu_597_p1,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0,
        we0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0,
        d0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0,
        q0 => void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_U : component myproject_pooling2d_cl_array_array_ap_fixed_8_2_5_3_0_32u_config13_s_void_pooling2d_cl_bHp
    generic map (
        DataWidth => 8,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => ap_const_lv1_1,
        ce0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0,
        we0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0,
        d0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0,
        q0 => p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => real_start,
        ap_ready => internal_ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_storemerge_reg_453_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_614)) then
                if ((ap_const_boolean_1 = ap_condition_616)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_453 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_storemerge_reg_453 <= ap_phi_reg_pp0_iter0_storemerge_reg_453;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_614)) then
                if ((icmp_ln109_fu_472_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_436 <= add_ln109_fu_478_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_436 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    pX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_849)) then
                if ((icmp_ln76_fu_520_p2 = ap_const_lv1_1)) then 
                    pX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_520_p2 = ap_const_lv1_0)) then 
                    pX_1 <= add_ln76_fu_514_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_640)) then
                if ((icmp_ln80_fu_574_p2 = ap_const_lv1_1)) then 
                    pY_1 <= ap_const_lv32_0;
                elsif ((icmp_ln80_fu_574_p2 = ap_const_lv1_0)) then 
                    pY_1 <= add_ln80_fu_568_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_849)) then
                if ((icmp_ln76_fu_520_p2 = ap_const_lv1_1)) then 
                    sX_1 <= ap_const_lv32_0;
                elsif ((icmp_ln76_fu_520_p2 = ap_const_lv1_0)) then 
                    sX_1 <= add_ln91_fu_540_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_reg_3794 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                and_ln55_2_reg_3816 <= and_ln55_2_fu_1885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln109_reg_3790 <= icmp_ln109_fu_472_p2;
                icmp_ln55_reg_3794_pp0_iter1_reg <= icmp_ln55_reg_3794;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln55_fu_488_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_5_reg_3798 <= icmp_ln55_5_fu_502_p2;
                icmp_ln55_6_reg_3803 <= icmp_ln55_6_fu_508_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln55_reg_3794 <= icmp_ln55_fu_488_p2;
                icmp_ln76_reg_3808 <= icmp_ln76_fu_520_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_520_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln80_reg_3812 <= icmp_ln80_fu_574_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 <= layer12_out_dout(39 downto 32);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 <= layer12_out_dout(47 downto 40);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 <= layer12_out_dout(55 downto 48);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 <= layer12_out_dout(63 downto 56);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 <= layer12_out_dout(71 downto 64);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 <= layer12_out_dout(79 downto 72);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 <= layer12_out_dout(87 downto 80);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 <= layer12_out_dout(95 downto 88);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 <= layer12_out_dout(103 downto 96);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 <= layer12_out_dout(111 downto 104);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 <= layer12_out_dout(119 downto 112);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 <= layer12_out_dout(127 downto 120);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 <= layer12_out_dout(135 downto 128);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 <= layer12_out_dout(143 downto 136);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 <= layer12_out_dout(151 downto 144);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 <= layer12_out_dout(159 downto 152);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 <= layer12_out_dout(167 downto 160);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 <= layer12_out_dout(175 downto 168);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 <= layer12_out_dout(183 downto 176);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 <= layer12_out_dout(191 downto 184);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 <= layer12_out_dout(199 downto 192);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 <= layer12_out_dout(207 downto 200);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 <= layer12_out_dout(215 downto 208);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 <= layer12_out_dout(223 downto 216);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 <= layer12_out_dout(231 downto 224);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 <= layer12_out_dout(239 downto 232);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 <= layer12_out_dout(247 downto 240);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 <= layer12_out_dout(255 downto 248);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 <= void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 <= layer12_out_dout(31 downto 24);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 <= layer12_out_dout(23 downto 16);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 <= layer12_out_dout(15 downto 8);
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 <= pool_window_V_139_fu_597_p1;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
                p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 <= p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_reg_3808 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sY_1 <= ap_phi_mux_storemerge_phi_fu_457_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln55_2_fu_1885_p2) and (icmp_ln55_reg_3794 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln65_120_reg_3826 <= select_ln65_120_fu_1923_p3;
                select_ln65_122_reg_3832 <= select_ln65_122_fu_1943_p3;
                select_ln65_123_reg_3838 <= select_ln65_123_fu_1963_p3;
                select_ln65_125_reg_3844 <= select_ln65_125_fu_1983_p3;
                select_ln65_126_reg_3850 <= select_ln65_126_fu_2003_p3;
                select_ln65_128_reg_3856 <= select_ln65_128_fu_2023_p3;
                select_ln65_129_reg_3862 <= select_ln65_129_fu_2043_p3;
                select_ln65_131_reg_3868 <= select_ln65_131_fu_2063_p3;
                select_ln65_132_reg_3874 <= select_ln65_132_fu_2083_p3;
                select_ln65_134_reg_3880 <= select_ln65_134_fu_2103_p3;
                select_ln65_135_reg_3886 <= select_ln65_135_fu_2123_p3;
                select_ln65_137_reg_3892 <= select_ln65_137_fu_2143_p3;
                select_ln65_138_reg_3898 <= select_ln65_138_fu_2163_p3;
                select_ln65_140_reg_3904 <= select_ln65_140_fu_2183_p3;
                select_ln65_141_reg_3910 <= select_ln65_141_fu_2203_p3;
                select_ln65_143_reg_3916 <= select_ln65_143_fu_2223_p3;
                select_ln65_144_reg_3922 <= select_ln65_144_fu_2243_p3;
                select_ln65_146_reg_3928 <= select_ln65_146_fu_2263_p3;
                select_ln65_147_reg_3934 <= select_ln65_147_fu_2283_p3;
                select_ln65_149_reg_3940 <= select_ln65_149_fu_2303_p3;
                select_ln65_150_reg_3946 <= select_ln65_150_fu_2323_p3;
                select_ln65_152_reg_3952 <= select_ln65_152_fu_2343_p3;
                select_ln65_153_reg_3958 <= select_ln65_153_fu_2363_p3;
                select_ln65_155_reg_3964 <= select_ln65_155_fu_2383_p3;
                select_ln65_156_reg_3970 <= select_ln65_156_fu_2403_p3;
                select_ln65_158_reg_3976 <= select_ln65_158_fu_2423_p3;
                select_ln65_159_reg_3982 <= select_ln65_159_fu_2443_p3;
                select_ln65_161_reg_3988 <= select_ln65_161_fu_2463_p3;
                select_ln65_162_reg_3994 <= select_ln65_162_fu_2483_p3;
                select_ln65_164_reg_4000 <= select_ln65_164_fu_2503_p3;
                select_ln65_165_reg_4006 <= select_ln65_165_fu_2523_p3;
                select_ln65_167_reg_4012 <= select_ln65_167_fu_2543_p3;
                select_ln65_168_reg_4018 <= select_ln65_168_fu_2563_p3;
                select_ln65_170_reg_4024 <= select_ln65_170_fu_2583_p3;
                select_ln65_171_reg_4030 <= select_ln65_171_fu_2603_p3;
                select_ln65_173_reg_4036 <= select_ln65_173_fu_2623_p3;
                select_ln65_174_reg_4042 <= select_ln65_174_fu_2643_p3;
                select_ln65_176_reg_4048 <= select_ln65_176_fu_2663_p3;
                select_ln65_177_reg_4054 <= select_ln65_177_fu_2683_p3;
                select_ln65_179_reg_4060 <= select_ln65_179_fu_2703_p3;
                select_ln65_180_reg_4066 <= select_ln65_180_fu_2723_p3;
                select_ln65_182_reg_4072 <= select_ln65_182_fu_2743_p3;
                select_ln65_183_reg_4078 <= select_ln65_183_fu_2763_p3;
                select_ln65_185_reg_4084 <= select_ln65_185_fu_2783_p3;
                select_ln65_186_reg_4090 <= select_ln65_186_fu_2803_p3;
                select_ln65_188_reg_4096 <= select_ln65_188_fu_2823_p3;
                select_ln65_189_reg_4102 <= select_ln65_189_fu_2843_p3;
                select_ln65_191_reg_4108 <= select_ln65_191_fu_2863_p3;
                select_ln65_192_reg_4114 <= select_ln65_192_fu_2883_p3;
                select_ln65_194_reg_4120 <= select_ln65_194_fu_2903_p3;
                select_ln65_195_reg_4126 <= select_ln65_195_fu_2923_p3;
                select_ln65_197_reg_4132 <= select_ln65_197_fu_2943_p3;
                select_ln65_198_reg_4138 <= select_ln65_198_fu_2963_p3;
                select_ln65_200_reg_4144 <= select_ln65_200_fu_2983_p3;
                select_ln65_201_reg_4150 <= select_ln65_201_fu_3003_p3;
                select_ln65_203_reg_4156 <= select_ln65_203_fu_3023_p3;
                select_ln65_204_reg_4162 <= select_ln65_204_fu_3043_p3;
                select_ln65_206_reg_4168 <= select_ln65_206_fu_3063_p3;
                select_ln65_207_reg_4174 <= select_ln65_207_fu_3083_p3;
                select_ln65_209_reg_4180 <= select_ln65_209_fu_3103_p3;
                select_ln65_210_reg_4186 <= select_ln65_210_fu_3123_p3;
                select_ln65_212_reg_4192 <= select_ln65_212_fu_3143_p3;
                select_ln65_213_reg_4198 <= select_ln65_213_fu_3163_p3;
                select_ln65_reg_3820 <= select_ln65_fu_1903_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln109_fu_478_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv3_1));
    add_ln76_fu_514_p2 <= std_logic_vector(unsigned(pX_1) + unsigned(ap_const_lv32_1));
    add_ln80_fu_568_p2 <= std_logic_vector(unsigned(pY_1) + unsigned(ap_const_lv32_1));
    add_ln86_fu_3189_p2 <= std_logic_vector(unsigned(sY_1) + unsigned(select_ln86_fu_3181_p3));
    add_ln91_fu_540_p2 <= std_logic_vector(unsigned(sX_1) + unsigned(select_ln91_fu_532_p3));
    and_ln55_2_fu_1885_p2 <= (icmp_ln55_4_fu_1875_p2 and and_ln55_fu_1881_p2);
    and_ln55_fu_1881_p2 <= (icmp_ln55_6_reg_3803 and icmp_ln55_5_reg_3798);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op540_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op540_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op540_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op540_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_done_reg, layer12_out_empty_n, layer13_out_full_n, ap_predicate_op540_write_state3, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op540_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((layer12_out_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(layer12_out_empty_n)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (layer12_out_empty_n = ap_const_logic_0);
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(layer13_out_full_n, ap_predicate_op540_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op540_write_state3 = ap_const_boolean_1) and (layer13_out_full_n = ap_const_logic_0));
    end process;


    ap_condition_614_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_614 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_616_assign_proc : process(icmp_ln109_fu_472_p2, icmp_ln76_fu_520_p2, icmp_ln80_fu_574_p2)
    begin
                ap_condition_616 <= ((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (icmp_ln80_fu_574_p2 = ap_const_lv1_1) and (icmp_ln76_fu_520_p2 = ap_const_lv1_1));
    end process;


    ap_condition_640_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_472_p2, ap_block_pp0_stage0_11001, icmp_ln76_fu_520_p2, ap_start_int)
    begin
                ap_condition_640 <= ((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln76_fu_520_p2 = ap_const_lv1_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_849_assign_proc : process(ap_CS_fsm_pp0_stage0, icmp_ln109_fu_472_p2, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_849 <= ((icmp_ln109_fu_472_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln109_fu_472_p2, ap_start_int)
    begin
        if (((icmp_ln109_fu_472_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_storemerge_phi_fu_457_p4_assign_proc : process(icmp_ln109_reg_3790, icmp_ln76_reg_3808, icmp_ln80_reg_3812, add_ln86_fu_3189_p2, ap_phi_reg_pp0_iter1_storemerge_reg_453)
    begin
        if (((icmp_ln80_reg_3812 = ap_const_lv1_0) and (icmp_ln76_reg_3808 = ap_const_lv1_1) and (icmp_ln109_reg_3790 = ap_const_lv1_0))) then 
            ap_phi_mux_storemerge_phi_fu_457_p4 <= add_ln86_fu_3189_p2;
        else 
            ap_phi_mux_storemerge_phi_fu_457_p4 <= ap_phi_reg_pp0_iter1_storemerge_reg_453;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_reg_453 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op540_write_state3_assign_proc : process(icmp_ln55_reg_3794_pp0_iter1_reg, and_ln55_2_reg_3816)
    begin
                ap_predicate_op540_write_state3 <= ((ap_const_lv1_1 = and_ln55_2_reg_3816) and (icmp_ln55_reg_3794_pp0_iter1_reg = ap_const_lv1_1));
    end process;

    ap_ready <= internal_ap_ready;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, indvar_flatten_fu_436, ap_loop_init, ap_start_int)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_436;
        end if; 
    end process;

    icmp_ln109_fu_472_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv3_4) else "0";
    icmp_ln1651_120_fu_1911_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97) < signed(pool_window_V_139_fu_597_p1)) else "0";
    icmp_ln1651_121_fu_3202_p2 <= "1" when (signed(select_ln65_reg_3820) < signed(select_ln65_120_reg_3826)) else "0";
    icmp_ln1651_122_fu_1931_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0)) else "0";
    icmp_ln1651_123_fu_1951_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96) < signed(pool_window_V_101_fu_621_p4)) else "0";
    icmp_ln1651_124_fu_3218_p2 <= "1" when (signed(select_ln65_122_reg_3832) < signed(select_ln65_123_reg_3838)) else "0";
    icmp_ln1651_125_fu_1971_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0)) else "0";
    icmp_ln1651_126_fu_1991_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95) < signed(pool_window_V_102_fu_631_p4)) else "0";
    icmp_ln1651_127_fu_3234_p2 <= "1" when (signed(select_ln65_125_reg_3844) < signed(select_ln65_126_reg_3850)) else "0";
    icmp_ln1651_128_fu_2011_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0)) else "0";
    icmp_ln1651_129_fu_2031_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94) < signed(pool_window_V_103_fu_641_p4)) else "0";
    icmp_ln1651_130_fu_3250_p2 <= "1" when (signed(select_ln65_128_reg_3856) < signed(select_ln65_129_reg_3862)) else "0";
    icmp_ln1651_131_fu_2051_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0)) else "0";
    icmp_ln1651_132_fu_2071_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221) < signed(pool_window_V_104_fu_651_p4)) else "0";
    icmp_ln1651_133_fu_3266_p2 <= "1" when (signed(select_ln65_131_reg_3868) < signed(select_ln65_132_reg_3874)) else "0";
    icmp_ln1651_134_fu_2091_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0)) else "0";
    icmp_ln1651_135_fu_2111_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222) < signed(pool_window_V_105_fu_661_p4)) else "0";
    icmp_ln1651_136_fu_3282_p2 <= "1" when (signed(select_ln65_134_reg_3880) < signed(select_ln65_135_reg_3886)) else "0";
    icmp_ln1651_137_fu_2131_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0)) else "0";
    icmp_ln1651_138_fu_2151_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223) < signed(pool_window_V_106_fu_671_p4)) else "0";
    icmp_ln1651_139_fu_3298_p2 <= "1" when (signed(select_ln65_137_reg_3892) < signed(select_ln65_138_reg_3898)) else "0";
    icmp_ln1651_140_fu_2171_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0)) else "0";
    icmp_ln1651_141_fu_2191_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224) < signed(pool_window_V_107_fu_681_p4)) else "0";
    icmp_ln1651_142_fu_3314_p2 <= "1" when (signed(select_ln65_140_reg_3904) < signed(select_ln65_141_reg_3910)) else "0";
    icmp_ln1651_143_fu_2211_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0)) else "0";
    icmp_ln1651_144_fu_2231_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225) < signed(pool_window_V_108_fu_691_p4)) else "0";
    icmp_ln1651_145_fu_3330_p2 <= "1" when (signed(select_ln65_143_reg_3916) < signed(select_ln65_144_reg_3922)) else "0";
    icmp_ln1651_146_fu_2251_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0)) else "0";
    icmp_ln1651_147_fu_2271_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226) < signed(pool_window_V_109_fu_701_p4)) else "0";
    icmp_ln1651_148_fu_3346_p2 <= "1" when (signed(select_ln65_146_reg_3928) < signed(select_ln65_147_reg_3934)) else "0";
    icmp_ln1651_149_fu_2291_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0)) else "0";
    icmp_ln1651_150_fu_2311_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227) < signed(pool_window_V_110_fu_711_p4)) else "0";
    icmp_ln1651_151_fu_3362_p2 <= "1" when (signed(select_ln65_149_reg_3940) < signed(select_ln65_150_reg_3946)) else "0";
    icmp_ln1651_152_fu_2331_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0)) else "0";
    icmp_ln1651_153_fu_2351_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228) < signed(pool_window_V_111_fu_721_p4)) else "0";
    icmp_ln1651_154_fu_3378_p2 <= "1" when (signed(select_ln65_152_reg_3952) < signed(select_ln65_153_reg_3958)) else "0";
    icmp_ln1651_155_fu_2371_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0)) else "0";
    icmp_ln1651_156_fu_2391_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229) < signed(pool_window_V_112_fu_731_p4)) else "0";
    icmp_ln1651_157_fu_3394_p2 <= "1" when (signed(select_ln65_155_reg_3964) < signed(select_ln65_156_reg_3970)) else "0";
    icmp_ln1651_158_fu_2411_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0)) else "0";
    icmp_ln1651_159_fu_2431_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230) < signed(pool_window_V_113_fu_741_p4)) else "0";
    icmp_ln1651_160_fu_3410_p2 <= "1" when (signed(select_ln65_158_reg_3976) < signed(select_ln65_159_reg_3982)) else "0";
    icmp_ln1651_161_fu_2451_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0)) else "0";
    icmp_ln1651_162_fu_2471_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231) < signed(pool_window_V_114_fu_751_p4)) else "0";
    icmp_ln1651_163_fu_3426_p2 <= "1" when (signed(select_ln65_161_reg_3988) < signed(select_ln65_162_reg_3994)) else "0";
    icmp_ln1651_164_fu_2491_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0)) else "0";
    icmp_ln1651_165_fu_2511_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232) < signed(pool_window_V_115_fu_761_p4)) else "0";
    icmp_ln1651_166_fu_3442_p2 <= "1" when (signed(select_ln65_164_reg_4000) < signed(select_ln65_165_reg_4006)) else "0";
    icmp_ln1651_167_fu_2531_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0)) else "0";
    icmp_ln1651_168_fu_2551_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233) < signed(pool_window_V_116_fu_771_p4)) else "0";
    icmp_ln1651_169_fu_3458_p2 <= "1" when (signed(select_ln65_167_reg_4012) < signed(select_ln65_168_reg_4018)) else "0";
    icmp_ln1651_170_fu_2571_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0)) else "0";
    icmp_ln1651_171_fu_2591_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234) < signed(pool_window_V_117_fu_781_p4)) else "0";
    icmp_ln1651_172_fu_3474_p2 <= "1" when (signed(select_ln65_170_reg_4024) < signed(select_ln65_171_reg_4030)) else "0";
    icmp_ln1651_173_fu_2611_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0)) else "0";
    icmp_ln1651_174_fu_2631_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235) < signed(pool_window_V_118_fu_791_p4)) else "0";
    icmp_ln1651_175_fu_3490_p2 <= "1" when (signed(select_ln65_173_reg_4036) < signed(select_ln65_174_reg_4042)) else "0";
    icmp_ln1651_176_fu_2651_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0)) else "0";
    icmp_ln1651_177_fu_2671_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236) < signed(pool_window_V_119_fu_801_p4)) else "0";
    icmp_ln1651_178_fu_3506_p2 <= "1" when (signed(select_ln65_176_reg_4048) < signed(select_ln65_177_reg_4054)) else "0";
    icmp_ln1651_179_fu_2691_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0)) else "0";
    icmp_ln1651_180_fu_2711_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237) < signed(pool_window_V_120_fu_811_p4)) else "0";
    icmp_ln1651_181_fu_3522_p2 <= "1" when (signed(select_ln65_179_reg_4060) < signed(select_ln65_180_reg_4066)) else "0";
    icmp_ln1651_182_fu_2731_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0)) else "0";
    icmp_ln1651_183_fu_2751_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238) < signed(pool_window_V_121_fu_821_p4)) else "0";
    icmp_ln1651_184_fu_3538_p2 <= "1" when (signed(select_ln65_182_reg_4072) < signed(select_ln65_183_reg_4078)) else "0";
    icmp_ln1651_185_fu_2771_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0)) else "0";
    icmp_ln1651_186_fu_2791_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239) < signed(pool_window_V_122_fu_831_p4)) else "0";
    icmp_ln1651_187_fu_3554_p2 <= "1" when (signed(select_ln65_185_reg_4084) < signed(select_ln65_186_reg_4090)) else "0";
    icmp_ln1651_188_fu_2811_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0)) else "0";
    icmp_ln1651_189_fu_2831_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240) < signed(pool_window_V_123_fu_841_p4)) else "0";
    icmp_ln1651_190_fu_3570_p2 <= "1" when (signed(select_ln65_188_reg_4096) < signed(select_ln65_189_reg_4102)) else "0";
    icmp_ln1651_191_fu_2851_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0)) else "0";
    icmp_ln1651_192_fu_2871_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241) < signed(pool_window_V_124_fu_851_p4)) else "0";
    icmp_ln1651_193_fu_3586_p2 <= "1" when (signed(select_ln65_191_reg_4108) < signed(select_ln65_192_reg_4114)) else "0";
    icmp_ln1651_194_fu_2891_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0)) else "0";
    icmp_ln1651_195_fu_2911_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242) < signed(pool_window_V_125_fu_861_p4)) else "0";
    icmp_ln1651_196_fu_3602_p2 <= "1" when (signed(select_ln65_194_reg_4120) < signed(select_ln65_195_reg_4126)) else "0";
    icmp_ln1651_197_fu_2931_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0)) else "0";
    icmp_ln1651_198_fu_2951_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243) < signed(pool_window_V_126_fu_871_p4)) else "0";
    icmp_ln1651_199_fu_3618_p2 <= "1" when (signed(select_ln65_197_reg_4132) < signed(select_ln65_198_reg_4138)) else "0";
    icmp_ln1651_200_fu_2971_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0)) else "0";
    icmp_ln1651_201_fu_2991_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244) < signed(pool_window_V_127_fu_881_p4)) else "0";
    icmp_ln1651_202_fu_3634_p2 <= "1" when (signed(select_ln65_200_reg_4144) < signed(select_ln65_201_reg_4150)) else "0";
    icmp_ln1651_203_fu_3011_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0)) else "0";
    icmp_ln1651_204_fu_3031_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245) < signed(pool_window_V_130_fu_891_p4)) else "0";
    icmp_ln1651_205_fu_3650_p2 <= "1" when (signed(select_ln65_203_reg_4156) < signed(select_ln65_204_reg_4162)) else "0";
    icmp_ln1651_206_fu_3051_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0)) else "0";
    icmp_ln1651_207_fu_3071_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246) < signed(pool_window_V_131_fu_901_p4)) else "0";
    icmp_ln1651_208_fu_3666_p2 <= "1" when (signed(select_ln65_206_reg_4168) < signed(select_ln65_207_reg_4174)) else "0";
    icmp_ln1651_209_fu_3091_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0)) else "0";
    icmp_ln1651_210_fu_3111_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247) < signed(pool_window_V_224_fu_601_p4)) else "0";
    icmp_ln1651_211_fu_3682_p2 <= "1" when (signed(select_ln65_209_reg_4180) < signed(select_ln65_210_reg_4186)) else "0";
    icmp_ln1651_212_fu_3131_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98) < signed(p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0)) else "0";
    icmp_ln1651_213_fu_3151_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248) < signed(pool_window_V_100_fu_611_p4)) else "0";
    icmp_ln1651_214_fu_3698_p2 <= "1" when (signed(select_ln65_212_reg_4192) < signed(select_ln65_213_reg_4198)) else "0";
    icmp_ln1651_fu_1891_p2 <= "1" when (signed(p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249) < signed(void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0)) else "0";
    icmp_ln55_4_fu_1875_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln55_5_fu_502_p2 <= "1" when (signed(pY_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_6_fu_508_p2 <= "1" when (signed(pX_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln55_fu_488_p2 <= "1" when (sX_1 = ap_const_lv32_1) else "0";
    icmp_ln76_fu_520_p2 <= "1" when (add_ln76_fu_514_p2 = ap_const_lv32_2) else "0";
    icmp_ln80_fu_574_p2 <= "1" when (add_ln80_fu_568_p2 = ap_const_lv32_2) else "0";
    icmp_ln86_fu_3175_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";

    layer12_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, layer12_out_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_blk_n <= layer12_out_empty_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer12_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer12_out_read <= ap_const_logic_1;
        else 
            layer12_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer13_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, layer13_out_full_n, ap_predicate_op540_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op540_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_blk_n <= layer13_out_full_n;
        else 
            layer13_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer13_out_din <= (((((((((((((((((((((((((((((((select_ln65_214_fu_3708_p3 & select_ln65_211_fu_3692_p3) & select_ln65_208_fu_3676_p3) & select_ln65_205_fu_3660_p3) & select_ln65_202_fu_3644_p3) & select_ln65_199_fu_3628_p3) & select_ln65_196_fu_3612_p3) & select_ln65_193_fu_3596_p3) & select_ln65_190_fu_3580_p3) & select_ln65_187_fu_3564_p3) & select_ln65_184_fu_3548_p3) & select_ln65_181_fu_3532_p3) & select_ln65_178_fu_3516_p3) & select_ln65_175_fu_3500_p3) & select_ln65_172_fu_3484_p3) & select_ln65_169_fu_3468_p3) & select_ln65_166_fu_3452_p3) & select_ln65_163_fu_3436_p3) & select_ln65_160_fu_3420_p3) & select_ln65_157_fu_3404_p3) & select_ln65_154_fu_3388_p3) & select_ln65_151_fu_3372_p3) & select_ln65_148_fu_3356_p3) & select_ln65_145_fu_3340_p3) & res_pack_data_14_fu_3324_p3) & res_pack_data_13_fu_3308_p3) & res_pack_data_12_fu_3292_p3) & res_pack_data_11_fu_3276_p3) & res_pack_data_10_fu_3260_p3) & res_pack_data_9_fu_3244_p3) & res_pack_data_8_fu_3228_p3) & res_pack_data_fu_3212_p3);

    layer13_out_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op540_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op540_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            layer13_out_write <= ap_const_logic_1;
        else 
            layer13_out_write <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_d0 <= layer12_out_dout(255 downto 248);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_d0 <= layer12_out_dout(247 downto 240);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_d0 <= layer12_out_dout(239 downto 232);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_d0 <= layer12_out_dout(231 downto 224);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_d0 <= layer12_out_dout(223 downto 216);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_d0 <= layer12_out_dout(215 downto 208);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_d0 <= layer12_out_dout(207 downto 200);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_d0 <= layer12_out_dout(199 downto 192);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_d0 <= layer12_out_dout(191 downto 184);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_d0 <= layer12_out_dout(183 downto 176);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_d0 <= layer12_out_dout(175 downto 168);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_d0 <= layer12_out_dout(167 downto 160);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_d0 <= layer12_out_dout(159 downto 152);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_d0 <= layer12_out_dout(151 downto 144);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_d0 <= layer12_out_dout(143 downto 136);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_d0 <= layer12_out_dout(135 downto 128);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_d0 <= layer12_out_dout(127 downto 120);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_d0 <= layer12_out_dout(119 downto 112);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_d0 <= layer12_out_dout(111 downto 104);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_d0 <= layer12_out_dout(103 downto 96);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_d0 <= layer12_out_dout(95 downto 88);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_d0 <= layer12_out_dout(87 downto 80);

    p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0 <= ap_const_logic_1;
        else 
            p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_window_V_100_fu_611_p4 <= layer12_out_dout(255 downto 248);
    pool_window_V_101_fu_621_p4 <= layer12_out_dout(15 downto 8);
    pool_window_V_102_fu_631_p4 <= layer12_out_dout(23 downto 16);
    pool_window_V_103_fu_641_p4 <= layer12_out_dout(31 downto 24);
    pool_window_V_104_fu_651_p4 <= layer12_out_dout(39 downto 32);
    pool_window_V_105_fu_661_p4 <= layer12_out_dout(47 downto 40);
    pool_window_V_106_fu_671_p4 <= layer12_out_dout(55 downto 48);
    pool_window_V_107_fu_681_p4 <= layer12_out_dout(63 downto 56);
    pool_window_V_108_fu_691_p4 <= layer12_out_dout(71 downto 64);
    pool_window_V_109_fu_701_p4 <= layer12_out_dout(79 downto 72);
    pool_window_V_110_fu_711_p4 <= layer12_out_dout(87 downto 80);
    pool_window_V_111_fu_721_p4 <= layer12_out_dout(95 downto 88);
    pool_window_V_112_fu_731_p4 <= layer12_out_dout(103 downto 96);
    pool_window_V_113_fu_741_p4 <= layer12_out_dout(111 downto 104);
    pool_window_V_114_fu_751_p4 <= layer12_out_dout(119 downto 112);
    pool_window_V_115_fu_761_p4 <= layer12_out_dout(127 downto 120);
    pool_window_V_116_fu_771_p4 <= layer12_out_dout(135 downto 128);
    pool_window_V_117_fu_781_p4 <= layer12_out_dout(143 downto 136);
    pool_window_V_118_fu_791_p4 <= layer12_out_dout(151 downto 144);
    pool_window_V_119_fu_801_p4 <= layer12_out_dout(159 downto 152);
    pool_window_V_120_fu_811_p4 <= layer12_out_dout(167 downto 160);
    pool_window_V_121_fu_821_p4 <= layer12_out_dout(175 downto 168);
    pool_window_V_122_fu_831_p4 <= layer12_out_dout(183 downto 176);
    pool_window_V_123_fu_841_p4 <= layer12_out_dout(191 downto 184);
    pool_window_V_124_fu_851_p4 <= layer12_out_dout(199 downto 192);
    pool_window_V_125_fu_861_p4 <= layer12_out_dout(207 downto 200);
    pool_window_V_126_fu_871_p4 <= layer12_out_dout(215 downto 208);
    pool_window_V_127_fu_881_p4 <= layer12_out_dout(223 downto 216);
    pool_window_V_130_fu_891_p4 <= layer12_out_dout(231 downto 224);
    pool_window_V_131_fu_901_p4 <= layer12_out_dout(239 downto 232);
    pool_window_V_139_fu_597_p1 <= layer12_out_dout(8 - 1 downto 0);
    pool_window_V_224_fu_601_p4 <= layer12_out_dout(247 downto 240);

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_full_n = ap_const_logic_0) and (start_once_reg = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    res_pack_data_10_fu_3260_p3 <= 
        select_ln65_128_reg_3856 when (xor_ln1651_130_fu_3254_p2(0) = '1') else 
        select_ln65_129_reg_3862;
    res_pack_data_11_fu_3276_p3 <= 
        select_ln65_131_reg_3868 when (xor_ln1651_133_fu_3270_p2(0) = '1') else 
        select_ln65_132_reg_3874;
    res_pack_data_12_fu_3292_p3 <= 
        select_ln65_134_reg_3880 when (xor_ln1651_136_fu_3286_p2(0) = '1') else 
        select_ln65_135_reg_3886;
    res_pack_data_13_fu_3308_p3 <= 
        select_ln65_137_reg_3892 when (xor_ln1651_139_fu_3302_p2(0) = '1') else 
        select_ln65_138_reg_3898;
    res_pack_data_14_fu_3324_p3 <= 
        select_ln65_140_reg_3904 when (xor_ln1651_142_fu_3318_p2(0) = '1') else 
        select_ln65_141_reg_3910;
    res_pack_data_8_fu_3228_p3 <= 
        select_ln65_122_reg_3832 when (xor_ln1651_124_fu_3222_p2(0) = '1') else 
        select_ln65_123_reg_3838;
    res_pack_data_9_fu_3244_p3 <= 
        select_ln65_125_reg_3844 when (xor_ln1651_127_fu_3238_p2(0) = '1') else 
        select_ln65_126_reg_3850;
    res_pack_data_fu_3212_p3 <= 
        select_ln65_reg_3820 when (xor_ln1651_121_fu_3206_p2(0) = '1') else 
        select_ln65_120_reg_3826;
    select_ln65_120_fu_1923_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_97 when (xor_ln1651_120_fu_1917_p2(0) = '1') else 
        pool_window_V_139_fu_597_p1;
    select_ln65_122_fu_1943_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_250 when (xor_ln1651_122_fu_1937_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_q0;
    select_ln65_123_fu_1963_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_96 when (xor_ln1651_123_fu_1957_p2(0) = '1') else 
        pool_window_V_101_fu_621_p4;
    select_ln65_125_fu_1983_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_251 when (xor_ln1651_125_fu_1977_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_q0;
    select_ln65_126_fu_2003_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_95 when (xor_ln1651_126_fu_1997_p2(0) = '1') else 
        pool_window_V_102_fu_631_p4;
    select_ln65_128_fu_2023_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_252 when (xor_ln1651_128_fu_2017_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_q0;
    select_ln65_129_fu_2043_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_94 when (xor_ln1651_129_fu_2037_p2(0) = '1') else 
        pool_window_V_103_fu_641_p4;
    select_ln65_131_fu_2063_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_253 when (xor_ln1651_131_fu_2057_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_q0;
    select_ln65_132_fu_2083_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_221 when (xor_ln1651_132_fu_2077_p2(0) = '1') else 
        pool_window_V_104_fu_651_p4;
    select_ln65_134_fu_2103_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_254 when (xor_ln1651_134_fu_2097_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_q0;
    select_ln65_135_fu_2123_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_222 when (xor_ln1651_135_fu_2117_p2(0) = '1') else 
        pool_window_V_105_fu_661_p4;
    select_ln65_137_fu_2143_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_255 when (xor_ln1651_137_fu_2137_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_q0;
    select_ln65_138_fu_2163_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_223 when (xor_ln1651_138_fu_2157_p2(0) = '1') else 
        pool_window_V_106_fu_671_p4;
    select_ln65_140_fu_2183_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_256 when (xor_ln1651_140_fu_2177_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_q0;
    select_ln65_141_fu_2203_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_224 when (xor_ln1651_141_fu_2197_p2(0) = '1') else 
        pool_window_V_107_fu_681_p4;
    select_ln65_143_fu_2223_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_257 when (xor_ln1651_143_fu_2217_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_q0;
    select_ln65_144_fu_2243_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_225 when (xor_ln1651_144_fu_2237_p2(0) = '1') else 
        pool_window_V_108_fu_691_p4;
    select_ln65_145_fu_3340_p3 <= 
        select_ln65_143_reg_3916 when (xor_ln1651_145_fu_3334_p2(0) = '1') else 
        select_ln65_144_reg_3922;
    select_ln65_146_fu_2263_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_258 when (xor_ln1651_146_fu_2257_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_q0;
    select_ln65_147_fu_2283_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_226 when (xor_ln1651_147_fu_2277_p2(0) = '1') else 
        pool_window_V_109_fu_701_p4;
    select_ln65_148_fu_3356_p3 <= 
        select_ln65_146_reg_3928 when (xor_ln1651_148_fu_3350_p2(0) = '1') else 
        select_ln65_147_reg_3934;
    select_ln65_149_fu_2303_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_259 when (xor_ln1651_149_fu_2297_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_45_q0;
    select_ln65_150_fu_2323_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_227 when (xor_ln1651_150_fu_2317_p2(0) = '1') else 
        pool_window_V_110_fu_711_p4;
    select_ln65_151_fu_3372_p3 <= 
        select_ln65_149_reg_3940 when (xor_ln1651_151_fu_3366_p2(0) = '1') else 
        select_ln65_150_reg_3946;
    select_ln65_152_fu_2343_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_260 when (xor_ln1651_152_fu_2337_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_44_q0;
    select_ln65_153_fu_2363_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_228 when (xor_ln1651_153_fu_2357_p2(0) = '1') else 
        pool_window_V_111_fu_721_p4;
    select_ln65_154_fu_3388_p3 <= 
        select_ln65_152_reg_3952 when (xor_ln1651_154_fu_3382_p2(0) = '1') else 
        select_ln65_153_reg_3958;
    select_ln65_155_fu_2383_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_261 when (xor_ln1651_155_fu_2377_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_43_q0;
    select_ln65_156_fu_2403_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_229 when (xor_ln1651_156_fu_2397_p2(0) = '1') else 
        pool_window_V_112_fu_731_p4;
    select_ln65_157_fu_3404_p3 <= 
        select_ln65_155_reg_3964 when (xor_ln1651_157_fu_3398_p2(0) = '1') else 
        select_ln65_156_reg_3970;
    select_ln65_158_fu_2423_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_262 when (xor_ln1651_158_fu_2417_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_42_q0;
    select_ln65_159_fu_2443_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_230 when (xor_ln1651_159_fu_2437_p2(0) = '1') else 
        pool_window_V_113_fu_741_p4;
    select_ln65_160_fu_3420_p3 <= 
        select_ln65_158_reg_3976 when (xor_ln1651_160_fu_3414_p2(0) = '1') else 
        select_ln65_159_reg_3982;
    select_ln65_161_fu_2463_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_263 when (xor_ln1651_161_fu_2457_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_41_q0;
    select_ln65_162_fu_2483_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_231 when (xor_ln1651_162_fu_2477_p2(0) = '1') else 
        pool_window_V_114_fu_751_p4;
    select_ln65_163_fu_3436_p3 <= 
        select_ln65_161_reg_3988 when (xor_ln1651_163_fu_3430_p2(0) = '1') else 
        select_ln65_162_reg_3994;
    select_ln65_164_fu_2503_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_264 when (xor_ln1651_164_fu_2497_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_40_q0;
    select_ln65_165_fu_2523_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_232 when (xor_ln1651_165_fu_2517_p2(0) = '1') else 
        pool_window_V_115_fu_761_p4;
    select_ln65_166_fu_3452_p3 <= 
        select_ln65_164_reg_4000 when (xor_ln1651_166_fu_3446_p2(0) = '1') else 
        select_ln65_165_reg_4006;
    select_ln65_167_fu_2543_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_265 when (xor_ln1651_167_fu_2537_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_39_q0;
    select_ln65_168_fu_2563_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_233 when (xor_ln1651_168_fu_2557_p2(0) = '1') else 
        pool_window_V_116_fu_771_p4;
    select_ln65_169_fu_3468_p3 <= 
        select_ln65_167_reg_4012 when (xor_ln1651_169_fu_3462_p2(0) = '1') else 
        select_ln65_168_reg_4018;
    select_ln65_170_fu_2583_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_266 when (xor_ln1651_170_fu_2577_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_38_q0;
    select_ln65_171_fu_2603_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_234 when (xor_ln1651_171_fu_2597_p2(0) = '1') else 
        pool_window_V_117_fu_781_p4;
    select_ln65_172_fu_3484_p3 <= 
        select_ln65_170_reg_4024 when (xor_ln1651_172_fu_3478_p2(0) = '1') else 
        select_ln65_171_reg_4030;
    select_ln65_173_fu_2623_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_267 when (xor_ln1651_173_fu_2617_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_37_q0;
    select_ln65_174_fu_2643_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_235 when (xor_ln1651_174_fu_2637_p2(0) = '1') else 
        pool_window_V_118_fu_791_p4;
    select_ln65_175_fu_3500_p3 <= 
        select_ln65_173_reg_4036 when (xor_ln1651_175_fu_3494_p2(0) = '1') else 
        select_ln65_174_reg_4042;
    select_ln65_176_fu_2663_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_268 when (xor_ln1651_176_fu_2657_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_36_q0;
    select_ln65_177_fu_2683_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_236 when (xor_ln1651_177_fu_2677_p2(0) = '1') else 
        pool_window_V_119_fu_801_p4;
    select_ln65_178_fu_3516_p3 <= 
        select_ln65_176_reg_4048 when (xor_ln1651_178_fu_3510_p2(0) = '1') else 
        select_ln65_177_reg_4054;
    select_ln65_179_fu_2703_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_269 when (xor_ln1651_179_fu_2697_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_35_q0;
    select_ln65_180_fu_2723_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_237 when (xor_ln1651_180_fu_2717_p2(0) = '1') else 
        pool_window_V_120_fu_811_p4;
    select_ln65_181_fu_3532_p3 <= 
        select_ln65_179_reg_4060 when (xor_ln1651_181_fu_3526_p2(0) = '1') else 
        select_ln65_180_reg_4066;
    select_ln65_182_fu_2743_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_270 when (xor_ln1651_182_fu_2737_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_34_q0;
    select_ln65_183_fu_2763_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_238 when (xor_ln1651_183_fu_2757_p2(0) = '1') else 
        pool_window_V_121_fu_821_p4;
    select_ln65_184_fu_3548_p3 <= 
        select_ln65_182_reg_4072 when (xor_ln1651_184_fu_3542_p2(0) = '1') else 
        select_ln65_183_reg_4078;
    select_ln65_185_fu_2783_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_271 when (xor_ln1651_185_fu_2777_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_33_q0;
    select_ln65_186_fu_2803_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_239 when (xor_ln1651_186_fu_2797_p2(0) = '1') else 
        pool_window_V_122_fu_831_p4;
    select_ln65_187_fu_3564_p3 <= 
        select_ln65_185_reg_4084 when (xor_ln1651_187_fu_3558_p2(0) = '1') else 
        select_ln65_186_reg_4090;
    select_ln65_188_fu_2823_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_272 when (xor_ln1651_188_fu_2817_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_32_q0;
    select_ln65_189_fu_2843_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_240 when (xor_ln1651_189_fu_2837_p2(0) = '1') else 
        pool_window_V_123_fu_841_p4;
    select_ln65_190_fu_3580_p3 <= 
        select_ln65_188_reg_4096 when (xor_ln1651_190_fu_3574_p2(0) = '1') else 
        select_ln65_189_reg_4102;
    select_ln65_191_fu_2863_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_273 when (xor_ln1651_191_fu_2857_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_31_q0;
    select_ln65_192_fu_2883_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_241 when (xor_ln1651_192_fu_2877_p2(0) = '1') else 
        pool_window_V_124_fu_851_p4;
    select_ln65_193_fu_3596_p3 <= 
        select_ln65_191_reg_4108 when (xor_ln1651_193_fu_3590_p2(0) = '1') else 
        select_ln65_192_reg_4114;
    select_ln65_194_fu_2903_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_274 when (xor_ln1651_194_fu_2897_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_30_q0;
    select_ln65_195_fu_2923_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_242 when (xor_ln1651_195_fu_2917_p2(0) = '1') else 
        pool_window_V_125_fu_861_p4;
    select_ln65_196_fu_3612_p3 <= 
        select_ln65_194_reg_4120 when (xor_ln1651_196_fu_3606_p2(0) = '1') else 
        select_ln65_195_reg_4126;
    select_ln65_197_fu_2943_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_275 when (xor_ln1651_197_fu_2937_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_29_q0;
    select_ln65_198_fu_2963_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_243 when (xor_ln1651_198_fu_2957_p2(0) = '1') else 
        pool_window_V_126_fu_871_p4;
    select_ln65_199_fu_3628_p3 <= 
        select_ln65_197_reg_4132 when (xor_ln1651_199_fu_3622_p2(0) = '1') else 
        select_ln65_198_reg_4138;
    select_ln65_200_fu_2983_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_276 when (xor_ln1651_200_fu_2977_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_28_q0;
    select_ln65_201_fu_3003_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_244 when (xor_ln1651_201_fu_2997_p2(0) = '1') else 
        pool_window_V_127_fu_881_p4;
    select_ln65_202_fu_3644_p3 <= 
        select_ln65_200_reg_4144 when (xor_ln1651_202_fu_3638_p2(0) = '1') else 
        select_ln65_201_reg_4150;
    select_ln65_203_fu_3023_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_277 when (xor_ln1651_203_fu_3017_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_27_q0;
    select_ln65_204_fu_3043_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_245 when (xor_ln1651_204_fu_3037_p2(0) = '1') else 
        pool_window_V_130_fu_891_p4;
    select_ln65_205_fu_3660_p3 <= 
        select_ln65_203_reg_4156 when (xor_ln1651_205_fu_3654_p2(0) = '1') else 
        select_ln65_204_reg_4162;
    select_ln65_206_fu_3063_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_278 when (xor_ln1651_206_fu_3057_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_26_q0;
    select_ln65_207_fu_3083_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_246 when (xor_ln1651_207_fu_3077_p2(0) = '1') else 
        pool_window_V_131_fu_901_p4;
    select_ln65_208_fu_3676_p3 <= 
        select_ln65_206_reg_4168 when (xor_ln1651_208_fu_3670_p2(0) = '1') else 
        select_ln65_207_reg_4174;
    select_ln65_209_fu_3103_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_99 when (xor_ln1651_209_fu_3097_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_25_q0;
    select_ln65_210_fu_3123_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_247 when (xor_ln1651_210_fu_3117_p2(0) = '1') else 
        pool_window_V_224_fu_601_p4;
    select_ln65_211_fu_3692_p3 <= 
        select_ln65_209_reg_4180 when (xor_ln1651_211_fu_3686_p2(0) = '1') else 
        select_ln65_210_reg_4186;
    select_ln65_212_fu_3143_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_98 when (xor_ln1651_212_fu_3137_p2(0) = '1') else 
        p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_o_mode0EL_24_q0;
    select_ln65_213_fu_3163_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_248 when (xor_ln1651_213_fu_3157_p2(0) = '1') else 
        pool_window_V_100_fu_611_p4;
    select_ln65_214_fu_3708_p3 <= 
        select_ln65_212_reg_4192 when (xor_ln1651_214_fu_3702_p2(0) = '1') else 
        select_ln65_213_reg_4198;
    select_ln65_fu_1903_p3 <= 
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi8ELi2EL9ap_q_mode4EL9ap_249 when (xor_ln1651_fu_1897_p2(0) = '1') else 
        void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_q0;
    select_ln86_fu_3181_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln86_fu_3175_p2(0) = '1') else 
        ap_const_lv32_1;
    select_ln91_fu_532_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln55_fu_488_p2(0) = '1') else 
        ap_const_lv32_1;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_d0 <= layer12_out_dout(71 downto 64);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_d0 <= layer12_out_dout(63 downto 56);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_d0 <= layer12_out_dout(55 downto 48);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_d0 <= layer12_out_dout(47 downto 40);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_d0 <= layer12_out_dout(39 downto 32);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_d0 <= layer12_out_dout(31 downto 24);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_d0 <= layer12_out_dout(23 downto 16);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_d0 <= layer12_out_dout(15 downto 8);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_d0 <= layer12_out_dout(79 downto 72);

    void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0 <= ap_const_logic_1;
        else 
            void_pooling2d_cl_stream_stream_array_ap_fixed_32u_0_line_buffer_we0 <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1651_120_fu_1917_p2 <= (icmp_ln1651_120_fu_1911_p2 xor ap_const_lv1_1);
    xor_ln1651_121_fu_3206_p2 <= (icmp_ln1651_121_fu_3202_p2 xor ap_const_lv1_1);
    xor_ln1651_122_fu_1937_p2 <= (icmp_ln1651_122_fu_1931_p2 xor ap_const_lv1_1);
    xor_ln1651_123_fu_1957_p2 <= (icmp_ln1651_123_fu_1951_p2 xor ap_const_lv1_1);
    xor_ln1651_124_fu_3222_p2 <= (icmp_ln1651_124_fu_3218_p2 xor ap_const_lv1_1);
    xor_ln1651_125_fu_1977_p2 <= (icmp_ln1651_125_fu_1971_p2 xor ap_const_lv1_1);
    xor_ln1651_126_fu_1997_p2 <= (icmp_ln1651_126_fu_1991_p2 xor ap_const_lv1_1);
    xor_ln1651_127_fu_3238_p2 <= (icmp_ln1651_127_fu_3234_p2 xor ap_const_lv1_1);
    xor_ln1651_128_fu_2017_p2 <= (icmp_ln1651_128_fu_2011_p2 xor ap_const_lv1_1);
    xor_ln1651_129_fu_2037_p2 <= (icmp_ln1651_129_fu_2031_p2 xor ap_const_lv1_1);
    xor_ln1651_130_fu_3254_p2 <= (icmp_ln1651_130_fu_3250_p2 xor ap_const_lv1_1);
    xor_ln1651_131_fu_2057_p2 <= (icmp_ln1651_131_fu_2051_p2 xor ap_const_lv1_1);
    xor_ln1651_132_fu_2077_p2 <= (icmp_ln1651_132_fu_2071_p2 xor ap_const_lv1_1);
    xor_ln1651_133_fu_3270_p2 <= (icmp_ln1651_133_fu_3266_p2 xor ap_const_lv1_1);
    xor_ln1651_134_fu_2097_p2 <= (icmp_ln1651_134_fu_2091_p2 xor ap_const_lv1_1);
    xor_ln1651_135_fu_2117_p2 <= (icmp_ln1651_135_fu_2111_p2 xor ap_const_lv1_1);
    xor_ln1651_136_fu_3286_p2 <= (icmp_ln1651_136_fu_3282_p2 xor ap_const_lv1_1);
    xor_ln1651_137_fu_2137_p2 <= (icmp_ln1651_137_fu_2131_p2 xor ap_const_lv1_1);
    xor_ln1651_138_fu_2157_p2 <= (icmp_ln1651_138_fu_2151_p2 xor ap_const_lv1_1);
    xor_ln1651_139_fu_3302_p2 <= (icmp_ln1651_139_fu_3298_p2 xor ap_const_lv1_1);
    xor_ln1651_140_fu_2177_p2 <= (icmp_ln1651_140_fu_2171_p2 xor ap_const_lv1_1);
    xor_ln1651_141_fu_2197_p2 <= (icmp_ln1651_141_fu_2191_p2 xor ap_const_lv1_1);
    xor_ln1651_142_fu_3318_p2 <= (icmp_ln1651_142_fu_3314_p2 xor ap_const_lv1_1);
    xor_ln1651_143_fu_2217_p2 <= (icmp_ln1651_143_fu_2211_p2 xor ap_const_lv1_1);
    xor_ln1651_144_fu_2237_p2 <= (icmp_ln1651_144_fu_2231_p2 xor ap_const_lv1_1);
    xor_ln1651_145_fu_3334_p2 <= (icmp_ln1651_145_fu_3330_p2 xor ap_const_lv1_1);
    xor_ln1651_146_fu_2257_p2 <= (icmp_ln1651_146_fu_2251_p2 xor ap_const_lv1_1);
    xor_ln1651_147_fu_2277_p2 <= (icmp_ln1651_147_fu_2271_p2 xor ap_const_lv1_1);
    xor_ln1651_148_fu_3350_p2 <= (icmp_ln1651_148_fu_3346_p2 xor ap_const_lv1_1);
    xor_ln1651_149_fu_2297_p2 <= (icmp_ln1651_149_fu_2291_p2 xor ap_const_lv1_1);
    xor_ln1651_150_fu_2317_p2 <= (icmp_ln1651_150_fu_2311_p2 xor ap_const_lv1_1);
    xor_ln1651_151_fu_3366_p2 <= (icmp_ln1651_151_fu_3362_p2 xor ap_const_lv1_1);
    xor_ln1651_152_fu_2337_p2 <= (icmp_ln1651_152_fu_2331_p2 xor ap_const_lv1_1);
    xor_ln1651_153_fu_2357_p2 <= (icmp_ln1651_153_fu_2351_p2 xor ap_const_lv1_1);
    xor_ln1651_154_fu_3382_p2 <= (icmp_ln1651_154_fu_3378_p2 xor ap_const_lv1_1);
    xor_ln1651_155_fu_2377_p2 <= (icmp_ln1651_155_fu_2371_p2 xor ap_const_lv1_1);
    xor_ln1651_156_fu_2397_p2 <= (icmp_ln1651_156_fu_2391_p2 xor ap_const_lv1_1);
    xor_ln1651_157_fu_3398_p2 <= (icmp_ln1651_157_fu_3394_p2 xor ap_const_lv1_1);
    xor_ln1651_158_fu_2417_p2 <= (icmp_ln1651_158_fu_2411_p2 xor ap_const_lv1_1);
    xor_ln1651_159_fu_2437_p2 <= (icmp_ln1651_159_fu_2431_p2 xor ap_const_lv1_1);
    xor_ln1651_160_fu_3414_p2 <= (icmp_ln1651_160_fu_3410_p2 xor ap_const_lv1_1);
    xor_ln1651_161_fu_2457_p2 <= (icmp_ln1651_161_fu_2451_p2 xor ap_const_lv1_1);
    xor_ln1651_162_fu_2477_p2 <= (icmp_ln1651_162_fu_2471_p2 xor ap_const_lv1_1);
    xor_ln1651_163_fu_3430_p2 <= (icmp_ln1651_163_fu_3426_p2 xor ap_const_lv1_1);
    xor_ln1651_164_fu_2497_p2 <= (icmp_ln1651_164_fu_2491_p2 xor ap_const_lv1_1);
    xor_ln1651_165_fu_2517_p2 <= (icmp_ln1651_165_fu_2511_p2 xor ap_const_lv1_1);
    xor_ln1651_166_fu_3446_p2 <= (icmp_ln1651_166_fu_3442_p2 xor ap_const_lv1_1);
    xor_ln1651_167_fu_2537_p2 <= (icmp_ln1651_167_fu_2531_p2 xor ap_const_lv1_1);
    xor_ln1651_168_fu_2557_p2 <= (icmp_ln1651_168_fu_2551_p2 xor ap_const_lv1_1);
    xor_ln1651_169_fu_3462_p2 <= (icmp_ln1651_169_fu_3458_p2 xor ap_const_lv1_1);
    xor_ln1651_170_fu_2577_p2 <= (icmp_ln1651_170_fu_2571_p2 xor ap_const_lv1_1);
    xor_ln1651_171_fu_2597_p2 <= (icmp_ln1651_171_fu_2591_p2 xor ap_const_lv1_1);
    xor_ln1651_172_fu_3478_p2 <= (icmp_ln1651_172_fu_3474_p2 xor ap_const_lv1_1);
    xor_ln1651_173_fu_2617_p2 <= (icmp_ln1651_173_fu_2611_p2 xor ap_const_lv1_1);
    xor_ln1651_174_fu_2637_p2 <= (icmp_ln1651_174_fu_2631_p2 xor ap_const_lv1_1);
    xor_ln1651_175_fu_3494_p2 <= (icmp_ln1651_175_fu_3490_p2 xor ap_const_lv1_1);
    xor_ln1651_176_fu_2657_p2 <= (icmp_ln1651_176_fu_2651_p2 xor ap_const_lv1_1);
    xor_ln1651_177_fu_2677_p2 <= (icmp_ln1651_177_fu_2671_p2 xor ap_const_lv1_1);
    xor_ln1651_178_fu_3510_p2 <= (icmp_ln1651_178_fu_3506_p2 xor ap_const_lv1_1);
    xor_ln1651_179_fu_2697_p2 <= (icmp_ln1651_179_fu_2691_p2 xor ap_const_lv1_1);
    xor_ln1651_180_fu_2717_p2 <= (icmp_ln1651_180_fu_2711_p2 xor ap_const_lv1_1);
    xor_ln1651_181_fu_3526_p2 <= (icmp_ln1651_181_fu_3522_p2 xor ap_const_lv1_1);
    xor_ln1651_182_fu_2737_p2 <= (icmp_ln1651_182_fu_2731_p2 xor ap_const_lv1_1);
    xor_ln1651_183_fu_2757_p2 <= (icmp_ln1651_183_fu_2751_p2 xor ap_const_lv1_1);
    xor_ln1651_184_fu_3542_p2 <= (icmp_ln1651_184_fu_3538_p2 xor ap_const_lv1_1);
    xor_ln1651_185_fu_2777_p2 <= (icmp_ln1651_185_fu_2771_p2 xor ap_const_lv1_1);
    xor_ln1651_186_fu_2797_p2 <= (icmp_ln1651_186_fu_2791_p2 xor ap_const_lv1_1);
    xor_ln1651_187_fu_3558_p2 <= (icmp_ln1651_187_fu_3554_p2 xor ap_const_lv1_1);
    xor_ln1651_188_fu_2817_p2 <= (icmp_ln1651_188_fu_2811_p2 xor ap_const_lv1_1);
    xor_ln1651_189_fu_2837_p2 <= (icmp_ln1651_189_fu_2831_p2 xor ap_const_lv1_1);
    xor_ln1651_190_fu_3574_p2 <= (icmp_ln1651_190_fu_3570_p2 xor ap_const_lv1_1);
    xor_ln1651_191_fu_2857_p2 <= (icmp_ln1651_191_fu_2851_p2 xor ap_const_lv1_1);
    xor_ln1651_192_fu_2877_p2 <= (icmp_ln1651_192_fu_2871_p2 xor ap_const_lv1_1);
    xor_ln1651_193_fu_3590_p2 <= (icmp_ln1651_193_fu_3586_p2 xor ap_const_lv1_1);
    xor_ln1651_194_fu_2897_p2 <= (icmp_ln1651_194_fu_2891_p2 xor ap_const_lv1_1);
    xor_ln1651_195_fu_2917_p2 <= (icmp_ln1651_195_fu_2911_p2 xor ap_const_lv1_1);
    xor_ln1651_196_fu_3606_p2 <= (icmp_ln1651_196_fu_3602_p2 xor ap_const_lv1_1);
    xor_ln1651_197_fu_2937_p2 <= (icmp_ln1651_197_fu_2931_p2 xor ap_const_lv1_1);
    xor_ln1651_198_fu_2957_p2 <= (icmp_ln1651_198_fu_2951_p2 xor ap_const_lv1_1);
    xor_ln1651_199_fu_3622_p2 <= (icmp_ln1651_199_fu_3618_p2 xor ap_const_lv1_1);
    xor_ln1651_200_fu_2977_p2 <= (icmp_ln1651_200_fu_2971_p2 xor ap_const_lv1_1);
    xor_ln1651_201_fu_2997_p2 <= (icmp_ln1651_201_fu_2991_p2 xor ap_const_lv1_1);
    xor_ln1651_202_fu_3638_p2 <= (icmp_ln1651_202_fu_3634_p2 xor ap_const_lv1_1);
    xor_ln1651_203_fu_3017_p2 <= (icmp_ln1651_203_fu_3011_p2 xor ap_const_lv1_1);
    xor_ln1651_204_fu_3037_p2 <= (icmp_ln1651_204_fu_3031_p2 xor ap_const_lv1_1);
    xor_ln1651_205_fu_3654_p2 <= (icmp_ln1651_205_fu_3650_p2 xor ap_const_lv1_1);
    xor_ln1651_206_fu_3057_p2 <= (icmp_ln1651_206_fu_3051_p2 xor ap_const_lv1_1);
    xor_ln1651_207_fu_3077_p2 <= (icmp_ln1651_207_fu_3071_p2 xor ap_const_lv1_1);
    xor_ln1651_208_fu_3670_p2 <= (icmp_ln1651_208_fu_3666_p2 xor ap_const_lv1_1);
    xor_ln1651_209_fu_3097_p2 <= (icmp_ln1651_209_fu_3091_p2 xor ap_const_lv1_1);
    xor_ln1651_210_fu_3117_p2 <= (icmp_ln1651_210_fu_3111_p2 xor ap_const_lv1_1);
    xor_ln1651_211_fu_3686_p2 <= (icmp_ln1651_211_fu_3682_p2 xor ap_const_lv1_1);
    xor_ln1651_212_fu_3137_p2 <= (icmp_ln1651_212_fu_3131_p2 xor ap_const_lv1_1);
    xor_ln1651_213_fu_3157_p2 <= (icmp_ln1651_213_fu_3151_p2 xor ap_const_lv1_1);
    xor_ln1651_214_fu_3702_p2 <= (icmp_ln1651_214_fu_3698_p2 xor ap_const_lv1_1);
    xor_ln1651_fu_1897_p2 <= (icmp_ln1651_fu_1891_p2 xor ap_const_lv1_1);
end behav;
