{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1459397656514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1459397656514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 31 12:14:16 2016 " "Processing started: Thu Mar 31 12:14:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1459397656514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1459397656514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off a1050310 -c a1050310 " "Command: quartus_map --read_settings_files=on --write_settings_files=off a1050310 -c a1050310" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1459397656515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1459397656806 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "a1050310.v(36) " "Verilog HDL information at a1050310.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1459397656857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a1050310.v 1 1 " "Found 1 design units, including 1 entities, in source file a1050310.v" { { "Info" "ISGN_ENTITY_NAME" "1 a1050310 " "Found entity 1: a1050310" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459397656858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1459397656858 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/dekey.v " "Can't analyze file -- file output_files/dekey.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1459397656861 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key a1050310.v(15) " "Verilog HDL Implicit Net warning at a1050310.v(15): created implicit net for \"key\"" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459397656861 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a1050310 " "Elaborating entity \"a1050310\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1459397656884 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel a1050310.v(19) " "Verilog HDL Always Construct warning at a1050310.v(19): variable \"sel\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1459397656885 "|a1050310"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dly a1050310.v(20) " "Verilog HDL Always Construct warning at a1050310.v(20): variable \"dly\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1459397656886 "|a1050310"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dly a1050310.v(21) " "Verilog HDL Always Construct warning at a1050310.v(21): variable \"dly\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1459397656886 "|a1050310"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dly a1050310.v(22) " "Verilog HDL Always Construct warning at a1050310.v(22): variable \"dly\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1459397656886 "|a1050310"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dly a1050310.v(23) " "Verilog HDL Always Construct warning at a1050310.v(23): variable \"dly\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1459397656886 "|a1050310"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "fout a1050310.v(26) " "Verilog HDL Event Control warning at a1050310.v(26): posedge or negedge of vector \"fout\" depends solely on its least-significant bit" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 26 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Quartus II" 0 -1 1459397656886 "|a1050310"}
{ "Warning" "WSGN_SEARCH_FILE" "dekey.v 1 1 " "Using design file dekey.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dekey " "Found entity 1: dekey" {  } { { "dekey.v" "" { Text "C:/Users/User/Desktop/a1050310/dekey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459397656911 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459397656911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dekey dekey:u1 " "Elaborating entity \"dekey\" for hierarchy \"dekey:u1\"" {  } { { "a1050310.v" "u1" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459397656913 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7.v 1 1 " "Using design file seg7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "C:/Users/User/Desktop/a1050310/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1459397656926 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1459397656926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u2 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u2\"" {  } { { "a1050310.v" "u2" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1459397656927 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Mux0 " "Found clock multiplexer Mux0" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 19 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1459397657003 "|a1050310|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1459397657003 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "change " "No output dependent on input pin \"change\"" {  } { { "a1050310.v" "" { Text "C:/Users/User/Desktop/a1050310/a1050310.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1459397657311 "|a1050310|change"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1459397657311 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1459397657312 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1459397657312 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1459397657312 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1459397657312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/a1050310/output_files/a1050310.map.smsg " "Generated suppressed messages file C:/Users/User/Desktop/a1050310/output_files/a1050310.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1459397657349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1459397657366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 31 12:14:17 2016 " "Processing ended: Thu Mar 31 12:14:17 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1459397657366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1459397657366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1459397657366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1459397657366 ""}
