$date
	Tue Oct  5 17:22:47 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module probadorbyte_unstriping $end
$var wire 32 ! data_out [31:0] $end
$var wire 1 " valid_out $end
$var reg 1 # clk_2f $end
$var reg 1 $ clk_f $end
$var reg 32 % lane_0 [31:0] $end
$var reg 32 & lane_1 [31:0] $end
$var reg 1 ' valid_0 $end
$var reg 1 ( valid_1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1(
1'
b0 &
b0 %
0$
0#
z"
bz !
$end
#2
1#
#4
b11111111111111111111111111111111 &
b11111111111111111111111111111111 %
0#
1$
#6
1#
#8
0#
0$
#10
1#
#12
b11101110111011101110111011101110 &
b11101110111011101110111011101110 %
0#
1$
#14
1#
#16
0#
0$
#18
1#
#20
b11011101110111011101110111011101 &
b11011101110111011101110111011101 %
0#
1$
#22
1#
#24
0#
0$
#26
1#
#28
b11001100110011001100110011001100 &
b11001100110011001100110011001100 %
0#
1$
#30
1#
#32
0#
0$
#34
1#
#36
b10111011101110111011101110111011 &
b10111011101110111011101110111011 %
0(
0'
0#
1$
#38
1#
#40
0#
0$
#42
1#
#44
b10101010101010101010101010101010 &
b10101010101010101010101010101010 %
0#
1$
