
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080060f0  080060f0  000160f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800611c  0800611c  00020154  2**0
                  CONTENTS
  4 .ARM          00000000  0800611c  0800611c  00020154  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800611c  0800611c  00020154  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800611c  0800611c  0001611c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006120  08006120  00016120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000154  20000000  08006124  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000414  20000158  08006278  00020158  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000056c  08006278  0002056c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020154  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001520d  00000000  00000000  0002017d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002f2a  00000000  00000000  0003538a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001380  00000000  00000000  000382b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001230  00000000  00000000  00039638  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00019da3  00000000  00000000  0003a868  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000120b1  00000000  00000000  0005460b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000934b2  00000000  00000000  000666bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f9b6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005204  00000000  00000000  000f9bec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000158 	.word	0x20000158
 8000128:	00000000 	.word	0x00000000
 800012c:	080060d8 	.word	0x080060d8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000015c 	.word	0x2000015c
 8000148:	080060d8 	.word	0x080060d8

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	6818      	ldr	r0, [r3, #0]
 8000170:	4b06      	ldr	r3, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	881b      	ldrh	r3, [r3, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4619      	mov	r1, r3
 8000178:	f003 fddb 	bl	8003d32 <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	200001d0 	.word	0x200001d0
 8000188:	200001d4 	.word	0x200001d4
 800018c:	200001cc 	.word	0x200001cc

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f004 fc6b 	bl	8004a80 <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	6818      	ldr	r0, [r3, #0]
 80001ae:	4b0b      	ldr	r3, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	881b      	ldrh	r3, [r3, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4619      	mov	r1, r3
 80001b6:	f003 fdbc 	bl	8003d32 <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	6818      	ldr	r0, [r3, #0]
 80001be:	4b07      	ldr	r3, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	881b      	ldrh	r3, [r3, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4619      	mov	r1, r3
 80001c6:	f003 fdb4 	bl	8003d32 <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	200001d0 	.word	0x200001d0
 80001d8:	200001d4 	.word	0x200001d4
 80001dc:	200001cc 	.word	0x200001cc

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f002 ff07 	bl	8003030 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f002 fbc4 	bl	80029b4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f003 f8b5 	bl	80033ac <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f002 fbb4 	bl	80029b4 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	200001d8 	.word	0x200001d8
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f003 fbc8 	bl	8003a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <runBlockOut>:
												{CUADRADO, 2, NULL, NULL, (uint8_t*)dib_cuad},
												{PIEZA_U, 3, NULL, NULL, (uint8_t*)dib_u},
												{PIEZA_S_GRANDE, 3, NULL, NULL, (uint8_t*)dib_s_2},
};

void runBlockOut (void){
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b093      	sub	sp, #76	; 0x4c
 80002d8:	af00      	add	r7, sp, #0
//		} //end for j
//	} //end for ja

//	entradaJoystick = 0;

	switch(estatus_juego){
 80002da:	4bba      	ldr	r3, [pc, #744]	; (80005c4 <runBlockOut+0x2f0>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b05      	cmp	r3, #5
 80002e0:	f201 869d 	bhi.w	800201e <runBlockOut+0x1d4a>
 80002e4:	a201      	add	r2, pc, #4	; (adr r2, 80002ec <runBlockOut+0x18>)
 80002e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ea:	bf00      	nop
 80002ec:	08000305 	.word	0x08000305
 80002f0:	0800030f 	.word	0x0800030f
 80002f4:	08000631 	.word	0x08000631
 80002f8:	080008bd 	.word	0x080008bd
 80002fc:	08001c2f 	.word	0x08001c2f
 8000300:	08001f07 	.word	0x08001f07
		case JUEGO_IDLE:
			estatus_juego = ARRANCA_JUEGO;
 8000304:	4baf      	ldr	r3, [pc, #700]	; (80005c4 <runBlockOut+0x2f0>)
 8000306:	2201      	movs	r2, #1
 8000308:	701a      	strb	r2, [r3, #0]
		break;
 800030a:	f001 be89 	b.w	8002020 <runBlockOut+0x1d4c>
		case ARRANCA_JUEGO:
			//tareas de inicialización

			for (uint8_t k = 0; k < 8; k++){
 800030e:	2300      	movs	r3, #0
 8000310:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000314:	e01b      	b.n	800034e <runBlockOut+0x7a>
				for (uint8_t j = 0; j < 8; j++){
 8000316:	2300      	movs	r3, #0
 8000318:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800031c:	e00e      	b.n	800033c <runBlockOut+0x68>
					ocupacion[k][j] =0;
 800031e:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000322:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000326:	49a8      	ldr	r1, [pc, #672]	; (80005c8 <runBlockOut+0x2f4>)
 8000328:	00d2      	lsls	r2, r2, #3
 800032a:	440a      	add	r2, r1
 800032c:	4413      	add	r3, r2
 800032e:	2200      	movs	r2, #0
 8000330:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8000332:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000336:	3301      	adds	r3, #1
 8000338:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800033c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000340:	2b07      	cmp	r3, #7
 8000342:	d9ec      	bls.n	800031e <runBlockOut+0x4a>
			for (uint8_t k = 0; k < 8; k++){
 8000344:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000348:	3301      	adds	r3, #1
 800034a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800034e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000352:	2b07      	cmp	r3, #7
 8000354:	d9df      	bls.n	8000316 <runBlockOut+0x42>
				} //end for j
			} //end for k

			//creacion de las matrices:
			m_pieza8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 8000356:	2008      	movs	r0, #8
 8000358:	f005 fdea 	bl	8005f30 <malloc>
 800035c:	4603      	mov	r3, r0
 800035e:	461a      	mov	r2, r3
 8000360:	4b9a      	ldr	r3, [pc, #616]	; (80005cc <runBlockOut+0x2f8>)
 8000362:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 2; i++)
 8000364:	2300      	movs	r3, #0
 8000366:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800036a:	e011      	b.n	8000390 <runBlockOut+0xbc>
				m_pieza8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 800036c:	4b97      	ldr	r3, [pc, #604]	; (80005cc <runBlockOut+0x2f8>)
 800036e:	681a      	ldr	r2, [r3, #0]
 8000370:	f997 3045 	ldrsb.w	r3, [r7, #69]	; 0x45
 8000374:	009b      	lsls	r3, r3, #2
 8000376:	18d4      	adds	r4, r2, r3
 8000378:	2002      	movs	r0, #2
 800037a:	f005 fdd9 	bl	8005f30 <malloc>
 800037e:	4603      	mov	r3, r0
 8000380:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 2; i++)
 8000382:	f997 3045 	ldrsb.w	r3, [r7, #69]	; 0x45
 8000386:	b2db      	uxtb	r3, r3
 8000388:	3301      	adds	r3, #1
 800038a:	b2db      	uxtb	r3, r3
 800038c:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000390:	f997 3045 	ldrsb.w	r3, [r7, #69]	; 0x45
 8000394:	2b01      	cmp	r3, #1
 8000396:	dde9      	ble.n	800036c <runBlockOut+0x98>

			m_pieza27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 8000398:	200c      	movs	r0, #12
 800039a:	f005 fdc9 	bl	8005f30 <malloc>
 800039e:	4603      	mov	r3, r0
 80003a0:	461a      	mov	r2, r3
 80003a2:	4b8b      	ldr	r3, [pc, #556]	; (80005d0 <runBlockOut+0x2fc>)
 80003a4:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 3; i++)
 80003a6:	2300      	movs	r3, #0
 80003a8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80003ac:	e011      	b.n	80003d2 <runBlockOut+0xfe>
				m_pieza27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80003ae:	4b88      	ldr	r3, [pc, #544]	; (80005d0 <runBlockOut+0x2fc>)
 80003b0:	681a      	ldr	r2, [r3, #0]
 80003b2:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80003b6:	009b      	lsls	r3, r3, #2
 80003b8:	18d4      	adds	r4, r2, r3
 80003ba:	2003      	movs	r0, #3
 80003bc:	f005 fdb8 	bl	8005f30 <malloc>
 80003c0:	4603      	mov	r3, r0
 80003c2:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 3; i++)
 80003c4:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80003c8:	b2db      	uxtb	r3, r3
 80003ca:	3301      	adds	r3, #1
 80003cc:	b2db      	uxtb	r3, r3
 80003ce:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80003d2:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80003d6:	2b02      	cmp	r3, #2
 80003d8:	dde9      	ble.n	80003ae <runBlockOut+0xda>

			m_pieza64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80003da:	2010      	movs	r0, #16
 80003dc:	f005 fda8 	bl	8005f30 <malloc>
 80003e0:	4603      	mov	r3, r0
 80003e2:	461a      	mov	r2, r3
 80003e4:	4b7b      	ldr	r3, [pc, #492]	; (80005d4 <runBlockOut+0x300>)
 80003e6:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 4; i++)
 80003e8:	2300      	movs	r3, #0
 80003ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80003ee:	e011      	b.n	8000414 <runBlockOut+0x140>
				m_pieza64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 80003f0:	4b78      	ldr	r3, [pc, #480]	; (80005d4 <runBlockOut+0x300>)
 80003f2:	681a      	ldr	r2, [r3, #0]
 80003f4:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80003f8:	009b      	lsls	r3, r3, #2
 80003fa:	18d4      	adds	r4, r2, r3
 80003fc:	2004      	movs	r0, #4
 80003fe:	f005 fd97 	bl	8005f30 <malloc>
 8000402:	4603      	mov	r3, r0
 8000404:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 4; i++)
 8000406:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800040a:	b2db      	uxtb	r3, r3
 800040c:	3301      	adds	r3, #1
 800040e:	b2db      	uxtb	r3, r3
 8000410:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8000414:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8000418:	2b03      	cmp	r3, #3
 800041a:	dde9      	ble.n	80003f0 <runBlockOut+0x11c>

			m_aux8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 800041c:	2008      	movs	r0, #8
 800041e:	f005 fd87 	bl	8005f30 <malloc>
 8000422:	4603      	mov	r3, r0
 8000424:	461a      	mov	r2, r3
 8000426:	4b6c      	ldr	r3, [pc, #432]	; (80005d8 <runBlockOut+0x304>)
 8000428:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 2; i++)
 800042a:	2300      	movs	r3, #0
 800042c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8000430:	e011      	b.n	8000456 <runBlockOut+0x182>
				m_aux8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000432:	4b69      	ldr	r3, [pc, #420]	; (80005d8 <runBlockOut+0x304>)
 8000434:	681a      	ldr	r2, [r3, #0]
 8000436:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800043a:	009b      	lsls	r3, r3, #2
 800043c:	18d4      	adds	r4, r2, r3
 800043e:	2002      	movs	r0, #2
 8000440:	f005 fd76 	bl	8005f30 <malloc>
 8000444:	4603      	mov	r3, r0
 8000446:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 2; i++)
 8000448:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800044c:	b2db      	uxtb	r3, r3
 800044e:	3301      	adds	r3, #1
 8000450:	b2db      	uxtb	r3, r3
 8000452:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8000456:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 800045a:	2b01      	cmp	r3, #1
 800045c:	dde9      	ble.n	8000432 <runBlockOut+0x15e>

			m_aux27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 800045e:	200c      	movs	r0, #12
 8000460:	f005 fd66 	bl	8005f30 <malloc>
 8000464:	4603      	mov	r3, r0
 8000466:	461a      	mov	r2, r3
 8000468:	4b5c      	ldr	r3, [pc, #368]	; (80005dc <runBlockOut+0x308>)
 800046a:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 3; i++)
 800046c:	2300      	movs	r3, #0
 800046e:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000472:	e011      	b.n	8000498 <runBlockOut+0x1c4>
				m_aux27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 8000474:	4b59      	ldr	r3, [pc, #356]	; (80005dc <runBlockOut+0x308>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800047c:	009b      	lsls	r3, r3, #2
 800047e:	18d4      	adds	r4, r2, r3
 8000480:	2003      	movs	r0, #3
 8000482:	f005 fd55 	bl	8005f30 <malloc>
 8000486:	4603      	mov	r3, r0
 8000488:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 3; i++)
 800048a:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800048e:	b2db      	uxtb	r3, r3
 8000490:	3301      	adds	r3, #1
 8000492:	b2db      	uxtb	r3, r3
 8000494:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000498:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800049c:	2b02      	cmp	r3, #2
 800049e:	dde9      	ble.n	8000474 <runBlockOut+0x1a0>

			m_aux64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80004a0:	2010      	movs	r0, #16
 80004a2:	f005 fd45 	bl	8005f30 <malloc>
 80004a6:	4603      	mov	r3, r0
 80004a8:	461a      	mov	r2, r3
 80004aa:	4b4d      	ldr	r3, [pc, #308]	; (80005e0 <runBlockOut+0x30c>)
 80004ac:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 4; i++)
 80004ae:	2300      	movs	r3, #0
 80004b0:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 80004b4:	e011      	b.n	80004da <runBlockOut+0x206>
				m_aux64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 80004b6:	4b4a      	ldr	r3, [pc, #296]	; (80005e0 <runBlockOut+0x30c>)
 80004b8:	681a      	ldr	r2, [r3, #0]
 80004ba:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80004be:	009b      	lsls	r3, r3, #2
 80004c0:	18d4      	adds	r4, r2, r3
 80004c2:	2004      	movs	r0, #4
 80004c4:	f005 fd34 	bl	8005f30 <malloc>
 80004c8:	4603      	mov	r3, r0
 80004ca:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 4; i++)
 80004cc:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80004d0:	b2db      	uxtb	r3, r3
 80004d2:	3301      	adds	r3, #1
 80004d4:	b2db      	uxtb	r3, r3
 80004d6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 80004da:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80004de:	2b03      	cmp	r3, #3
 80004e0:	dde9      	ble.n	80004b6 <runBlockOut+0x1e2>
			
			//asignacion de matrices
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 80004e2:	2300      	movs	r3, #0
 80004e4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80004e8:	e05f      	b.n	80005aa <runBlockOut+0x2d6>
				switch (pieza[i].nombre){
 80004ea:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80004ee:	4a3d      	ldr	r2, [pc, #244]	; (80005e4 <runBlockOut+0x310>)
 80004f0:	011b      	lsls	r3, r3, #4
 80004f2:	4413      	add	r3, r2
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	3b01      	subs	r3, #1
 80004f8:	2b09      	cmp	r3, #9
 80004fa:	d850      	bhi.n	800059e <runBlockOut+0x2ca>
 80004fc:	a201      	add	r2, pc, #4	; (adr r2, 8000504 <runBlockOut+0x230>)
 80004fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000502:	bf00      	nop
 8000504:	0800052d 	.word	0x0800052d
 8000508:	08000553 	.word	0x08000553
 800050c:	08000579 	.word	0x08000579
 8000510:	08000553 	.word	0x08000553
 8000514:	08000553 	.word	0x08000553
 8000518:	08000553 	.word	0x08000553
 800051c:	0800052d 	.word	0x0800052d
 8000520:	0800052d 	.word	0x0800052d
 8000524:	08000553 	.word	0x08000553
 8000528:	08000553 	.word	0x08000553
					case LINEA_2:
					case ESQUINA:
					case CUADRADO:
						pieza[i].matriz = m_pieza8;
 800052c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000530:	4a26      	ldr	r2, [pc, #152]	; (80005cc <runBlockOut+0x2f8>)
 8000532:	6812      	ldr	r2, [r2, #0]
 8000534:	492b      	ldr	r1, [pc, #172]	; (80005e4 <runBlockOut+0x310>)
 8000536:	011b      	lsls	r3, r3, #4
 8000538:	440b      	add	r3, r1
 800053a:	3304      	adds	r3, #4
 800053c:	601a      	str	r2, [r3, #0]
						pieza[i].matrizAux = m_aux8;
 800053e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000542:	4a25      	ldr	r2, [pc, #148]	; (80005d8 <runBlockOut+0x304>)
 8000544:	6812      	ldr	r2, [r2, #0]
 8000546:	4927      	ldr	r1, [pc, #156]	; (80005e4 <runBlockOut+0x310>)
 8000548:	011b      	lsls	r3, r3, #4
 800054a:	440b      	add	r3, r1
 800054c:	3308      	adds	r3, #8
 800054e:	601a      	str	r2, [r3, #0]
					break;
 8000550:	e026      	b.n	80005a0 <runBlockOut+0x2cc>
					case PIEZA_T:
					case PIEZA_S:
					case PIEZA_L:
					case PIEZA_U:
					case PIEZA_S_GRANDE:
						pieza[i].matriz = m_pieza27;
 8000552:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000556:	4a1e      	ldr	r2, [pc, #120]	; (80005d0 <runBlockOut+0x2fc>)
 8000558:	6812      	ldr	r2, [r2, #0]
 800055a:	4922      	ldr	r1, [pc, #136]	; (80005e4 <runBlockOut+0x310>)
 800055c:	011b      	lsls	r3, r3, #4
 800055e:	440b      	add	r3, r1
 8000560:	3304      	adds	r3, #4
 8000562:	601a      	str	r2, [r3, #0]
						pieza[i].matrizAux = m_aux27;
 8000564:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000568:	4a1c      	ldr	r2, [pc, #112]	; (80005dc <runBlockOut+0x308>)
 800056a:	6812      	ldr	r2, [r2, #0]
 800056c:	491d      	ldr	r1, [pc, #116]	; (80005e4 <runBlockOut+0x310>)
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	440b      	add	r3, r1
 8000572:	3308      	adds	r3, #8
 8000574:	601a      	str	r2, [r3, #0]
					break;
 8000576:	e013      	b.n	80005a0 <runBlockOut+0x2cc>
					case LINEA_4:
						pieza[i].matriz = m_pieza64;
 8000578:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800057c:	4a15      	ldr	r2, [pc, #84]	; (80005d4 <runBlockOut+0x300>)
 800057e:	6812      	ldr	r2, [r2, #0]
 8000580:	4918      	ldr	r1, [pc, #96]	; (80005e4 <runBlockOut+0x310>)
 8000582:	011b      	lsls	r3, r3, #4
 8000584:	440b      	add	r3, r1
 8000586:	3304      	adds	r3, #4
 8000588:	601a      	str	r2, [r3, #0]
						pieza[i].matrizAux = m_aux64;
 800058a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800058e:	4a14      	ldr	r2, [pc, #80]	; (80005e0 <runBlockOut+0x30c>)
 8000590:	6812      	ldr	r2, [r2, #0]
 8000592:	4914      	ldr	r1, [pc, #80]	; (80005e4 <runBlockOut+0x310>)
 8000594:	011b      	lsls	r3, r3, #4
 8000596:	440b      	add	r3, r1
 8000598:	3308      	adds	r3, #8
 800059a:	601a      	str	r2, [r3, #0]
					break;
 800059c:	e000      	b.n	80005a0 <runBlockOut+0x2cc>
					default:
					break;
 800059e:	bf00      	nop
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 80005a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80005a4:	3301      	adds	r3, #1
 80005a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80005aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80005ae:	2b0a      	cmp	r3, #10
 80005b0:	d99b      	bls.n	80004ea <runBlockOut+0x216>
				} //fin switch pieza[i].nombre
			} //fin for i
			
			for (uint8_t k = 0; k < 8; k++){
 80005b2:	2300      	movs	r3, #0
 80005b4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80005b8:	e02e      	b.n	8000618 <runBlockOut+0x344>
				for (uint8_t j = 0; j < 8; j++){
 80005ba:	2300      	movs	r3, #0
 80005bc:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 80005c0:	e021      	b.n	8000606 <runBlockOut+0x332>
 80005c2:	bf00      	nop
 80005c4:	20000178 	.word	0x20000178
 80005c8:	2000017c 	.word	0x2000017c
 80005cc:	20000234 	.word	0x20000234
 80005d0:	20000224 	.word	0x20000224
 80005d4:	20000220 	.word	0x20000220
 80005d8:	20000208 	.word	0x20000208
 80005dc:	20000230 	.word	0x20000230
 80005e0:	2000022c 	.word	0x2000022c
 80005e4:	20000028 	.word	0x20000028
					ocupacion[k][j] = 0;
 80005e8:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 80005ec:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 80005f0:	49a6      	ldr	r1, [pc, #664]	; (800088c <runBlockOut+0x5b8>)
 80005f2:	00d2      	lsls	r2, r2, #3
 80005f4:	440a      	add	r2, r1
 80005f6:	4413      	add	r3, r2
 80005f8:	2200      	movs	r2, #0
 80005fa:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 80005fc:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000600:	3301      	adds	r3, #1
 8000602:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000606:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 800060a:	2b07      	cmp	r3, #7
 800060c:	d9ec      	bls.n	80005e8 <runBlockOut+0x314>
			for (uint8_t k = 0; k < 8; k++){
 800060e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000612:	3301      	adds	r3, #1
 8000614:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8000618:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800061c:	2b07      	cmp	r3, #7
 800061e:	d9cc      	bls.n	80005ba <runBlockOut+0x2e6>
				} //end for j
			} //end for k

			flag_timeoutCaer = 0;
 8000620:	4b9b      	ldr	r3, [pc, #620]	; (8000890 <runBlockOut+0x5bc>)
 8000622:	2200      	movs	r2, #0
 8000624:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_PIEZA;
 8000626:	4b9b      	ldr	r3, [pc, #620]	; (8000894 <runBlockOut+0x5c0>)
 8000628:	2202      	movs	r2, #2
 800062a:	701a      	strb	r2, [r3, #0]
		break;
 800062c:	f001 bcf8 	b.w	8002020 <runBlockOut+0x1d4c>
		case CHECK_PIEZA:
			if (!flag_pieza){ //si no hay pieza...
 8000630:	4b99      	ldr	r3, [pc, #612]	; (8000898 <runBlockOut+0x5c4>)
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	2b00      	cmp	r3, #0
 8000636:	f040 8124 	bne.w	8000882 <runBlockOut+0x5ae>
				srand(randomTimer);
 800063a:	4b98      	ldr	r3, [pc, #608]	; (800089c <runBlockOut+0x5c8>)
 800063c:	cb18      	ldmia	r3, {r3, r4}
 800063e:	4618      	mov	r0, r3
 8000640:	f005 fce0 	bl	8006004 <srand>
				index_pieza = 1 + (rand() % PIEZA_S_GRANDE);
 8000644:	f005 fd02 	bl	800604c <rand>
 8000648:	4601      	mov	r1, r0
 800064a:	4b95      	ldr	r3, [pc, #596]	; (80008a0 <runBlockOut+0x5cc>)
 800064c:	fb83 2301 	smull	r2, r3, r3, r1
 8000650:	109a      	asrs	r2, r3, #2
 8000652:	17cb      	asrs	r3, r1, #31
 8000654:	1ad2      	subs	r2, r2, r3
 8000656:	4613      	mov	r3, r2
 8000658:	009b      	lsls	r3, r3, #2
 800065a:	4413      	add	r3, r2
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	1aca      	subs	r2, r1, r3
 8000660:	b2d3      	uxtb	r3, r2
 8000662:	3301      	adds	r3, #1
 8000664:	b2db      	uxtb	r3, r3
 8000666:	b25a      	sxtb	r2, r3
 8000668:	4b8e      	ldr	r3, [pc, #568]	; (80008a4 <runBlockOut+0x5d0>)
 800066a:	701a      	strb	r2, [r3, #0]
//				index_pieza = 4;
				// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);

				//crea la pieza
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800066c:	2300      	movs	r3, #0
 800066e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000672:	e051      	b.n	8000718 <runBlockOut+0x444>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000674:	2300      	movs	r3, #0
 8000676:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800067a:	e03a      	b.n	80006f2 <runBlockOut+0x41e>

						if (k == 1){
 800067c:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000680:	2b01      	cmp	r3, #1
 8000682:	d11d      	bne.n	80006c0 <runBlockOut+0x3ec>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].dibujo[j];
 8000684:	4b87      	ldr	r3, [pc, #540]	; (80008a4 <runBlockOut+0x5d0>)
 8000686:	f993 3000 	ldrsb.w	r3, [r3]
 800068a:	4a87      	ldr	r2, [pc, #540]	; (80008a8 <runBlockOut+0x5d4>)
 800068c:	011b      	lsls	r3, r3, #4
 800068e:	4413      	add	r3, r2
 8000690:	330c      	adds	r3, #12
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000698:	441a      	add	r2, r3
 800069a:	4b82      	ldr	r3, [pc, #520]	; (80008a4 <runBlockOut+0x5d0>)
 800069c:	f993 3000 	ldrsb.w	r3, [r3]
 80006a0:	4981      	ldr	r1, [pc, #516]	; (80008a8 <runBlockOut+0x5d4>)
 80006a2:	011b      	lsls	r3, r3, #4
 80006a4:	440b      	add	r3, r1
 80006a6:	3304      	adds	r3, #4
 80006a8:	6819      	ldr	r1, [r3, #0]
 80006aa:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	440b      	add	r3, r1
 80006b2:	6819      	ldr	r1, [r3, #0]
 80006b4:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80006b8:	440b      	add	r3, r1
 80006ba:	7812      	ldrb	r2, [r2, #0]
 80006bc:	701a      	strb	r2, [r3, #0]
 80006be:	e011      	b.n	80006e4 <runBlockOut+0x410>
						}else{
							pieza[index_pieza].matriz[k][j] = 0;
 80006c0:	4b78      	ldr	r3, [pc, #480]	; (80008a4 <runBlockOut+0x5d0>)
 80006c2:	f993 3000 	ldrsb.w	r3, [r3]
 80006c6:	4a78      	ldr	r2, [pc, #480]	; (80008a8 <runBlockOut+0x5d4>)
 80006c8:	011b      	lsls	r3, r3, #4
 80006ca:	4413      	add	r3, r2
 80006cc:	3304      	adds	r3, #4
 80006ce:	681a      	ldr	r2, [r3, #0]
 80006d0:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 80006d4:	009b      	lsls	r3, r3, #2
 80006d6:	4413      	add	r3, r2
 80006d8:	681a      	ldr	r2, [r3, #0]
 80006da:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80006de:	4413      	add	r3, r2
 80006e0:	2200      	movs	r2, #0
 80006e2:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80006e4:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80006e8:	b2db      	uxtb	r3, r3
 80006ea:	3301      	adds	r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80006f2:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 80006f6:	4a6b      	ldr	r2, [pc, #428]	; (80008a4 <runBlockOut+0x5d0>)
 80006f8:	f992 2000 	ldrsb.w	r2, [r2]
 80006fc:	496a      	ldr	r1, [pc, #424]	; (80008a8 <runBlockOut+0x5d4>)
 80006fe:	0112      	lsls	r2, r2, #4
 8000700:	440a      	add	r2, r1
 8000702:	3201      	adds	r2, #1
 8000704:	7812      	ldrb	r2, [r2, #0]
 8000706:	4293      	cmp	r3, r2
 8000708:	dbb8      	blt.n	800067c <runBlockOut+0x3a8>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800070a:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 800070e:	b2db      	uxtb	r3, r3
 8000710:	3301      	adds	r3, #1
 8000712:	b2db      	uxtb	r3, r3
 8000714:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000718:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 800071c:	4a61      	ldr	r2, [pc, #388]	; (80008a4 <runBlockOut+0x5d0>)
 800071e:	f992 2000 	ldrsb.w	r2, [r2]
 8000722:	4961      	ldr	r1, [pc, #388]	; (80008a8 <runBlockOut+0x5d4>)
 8000724:	0112      	lsls	r2, r2, #4
 8000726:	440a      	add	r2, r1
 8000728:	3201      	adds	r2, #1
 800072a:	7812      	ldrb	r2, [r2, #0]
 800072c:	4293      	cmp	r3, r2
 800072e:	dba1      	blt.n	8000674 <runBlockOut+0x3a0>
						}
					} //end for j
				} //end for ja

				//posicion inicial de la pieza (desde la esquina 0,0,0 de la pieza)
				index_pieza = 4;
 8000730:	4b5c      	ldr	r3, [pc, #368]	; (80008a4 <runBlockOut+0x5d0>)
 8000732:	2204      	movs	r2, #4
 8000734:	701a      	strb	r2, [r3, #0]
				pos_piezaX = (8 - pieza[index_pieza].lado) >> 1;
 8000736:	4b5b      	ldr	r3, [pc, #364]	; (80008a4 <runBlockOut+0x5d0>)
 8000738:	f993 3000 	ldrsb.w	r3, [r3]
 800073c:	4a5a      	ldr	r2, [pc, #360]	; (80008a8 <runBlockOut+0x5d4>)
 800073e:	011b      	lsls	r3, r3, #4
 8000740:	4413      	add	r3, r2
 8000742:	3301      	adds	r3, #1
 8000744:	781b      	ldrb	r3, [r3, #0]
 8000746:	f1c3 0308 	rsb	r3, r3, #8
 800074a:	105b      	asrs	r3, r3, #1
 800074c:	b25a      	sxtb	r2, r3
 800074e:	4b57      	ldr	r3, [pc, #348]	; (80008ac <runBlockOut+0x5d8>)
 8000750:	701a      	strb	r2, [r3, #0]
				pos_piezaY = (8 - pieza[index_pieza].lado) >> 1;
 8000752:	4b54      	ldr	r3, [pc, #336]	; (80008a4 <runBlockOut+0x5d0>)
 8000754:	f993 3000 	ldrsb.w	r3, [r3]
 8000758:	4a53      	ldr	r2, [pc, #332]	; (80008a8 <runBlockOut+0x5d4>)
 800075a:	011b      	lsls	r3, r3, #4
 800075c:	4413      	add	r3, r2
 800075e:	3301      	adds	r3, #1
 8000760:	781b      	ldrb	r3, [r3, #0]
 8000762:	f1c3 0308 	rsb	r3, r3, #8
 8000766:	105b      	asrs	r3, r3, #1
 8000768:	b25a      	sxtb	r2, r3
 800076a:	4b51      	ldr	r3, [pc, #324]	; (80008b0 <runBlockOut+0x5dc>)
 800076c:	701a      	strb	r2, [r3, #0]
				pos_piezaZ = 6;
 800076e:	4b51      	ldr	r3, [pc, #324]	; (80008b4 <runBlockOut+0x5e0>)
 8000770:	2206      	movs	r2, #6
 8000772:	701a      	strb	r2, [r3, #0]
//							} //end if (pieza[index_pieza]...
//						} //end for z
//					} //end for za
//				} //end for x

				flag_updateJuego = 1;
 8000774:	4b50      	ldr	r3, [pc, #320]	; (80008b8 <runBlockOut+0x5e4>)
 8000776:	2201      	movs	r2, #1
 8000778:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800077a:	2300      	movs	r3, #0
 800077c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000780:	e070      	b.n	8000864 <runBlockOut+0x590>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000782:	2300      	movs	r3, #0
 8000784:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000788:	e059      	b.n	800083e <runBlockOut+0x56a>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800078a:	2300      	movs	r3, #0
 800078c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000790:	e042      	b.n	8000818 <runBlockOut+0x544>
							if (pieza[index_pieza].matriz[k][j] & (0b1 << i)){
 8000792:	4b44      	ldr	r3, [pc, #272]	; (80008a4 <runBlockOut+0x5d0>)
 8000794:	f993 3000 	ldrsb.w	r3, [r3]
 8000798:	4a43      	ldr	r2, [pc, #268]	; (80008a8 <runBlockOut+0x5d4>)
 800079a:	011b      	lsls	r3, r3, #4
 800079c:	4413      	add	r3, r2
 800079e:	3304      	adds	r3, #4
 80007a0:	681a      	ldr	r2, [r3, #0]
 80007a2:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4413      	add	r3, r2
 80007aa:	681a      	ldr	r2, [r3, #0]
 80007ac:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 80007b0:	4413      	add	r3, r2
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	461a      	mov	r2, r3
 80007b6:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 80007ba:	fa42 f303 	asr.w	r3, r2, r3
 80007be:	f003 0301 	and.w	r3, r3, #1
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d021      	beq.n	800080a <runBlockOut+0x536>
								if ( ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )){
 80007c6:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 80007ca:	4a3a      	ldr	r2, [pc, #232]	; (80008b4 <runBlockOut+0x5e0>)
 80007cc:	f992 2000 	ldrsb.w	r2, [r2]
 80007d0:	441a      	add	r2, r3
 80007d2:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 80007d6:	4936      	ldr	r1, [pc, #216]	; (80008b0 <runBlockOut+0x5dc>)
 80007d8:	f991 1000 	ldrsb.w	r1, [r1]
 80007dc:	440b      	add	r3, r1
 80007de:	492b      	ldr	r1, [pc, #172]	; (800088c <runBlockOut+0x5b8>)
 80007e0:	00d2      	lsls	r2, r2, #3
 80007e2:	440a      	add	r2, r1
 80007e4:	4413      	add	r3, r2
 80007e6:	781b      	ldrb	r3, [r3, #0]
 80007e8:	4619      	mov	r1, r3
 80007ea:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 80007ee:	4a2f      	ldr	r2, [pc, #188]	; (80008ac <runBlockOut+0x5d8>)
 80007f0:	f992 2000 	ldrsb.w	r2, [r2]
 80007f4:	4413      	add	r3, r2
 80007f6:	fa41 f303 	asr.w	r3, r1, r3
 80007fa:	f003 0301 	and.w	r3, r3, #1
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d003      	beq.n	800080a <runBlockOut+0x536>
									//GAME OVER
									estatus_juego = JUEGO_IDLE;
 8000802:	4b24      	ldr	r3, [pc, #144]	; (8000894 <runBlockOut+0x5c0>)
 8000804:	2200      	movs	r2, #0
 8000806:	701a      	strb	r2, [r3, #0]
									break; //sale del for o del case??
 8000808:	e012      	b.n	8000830 <runBlockOut+0x55c>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800080a:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 800080e:	b2db      	uxtb	r3, r3
 8000810:	3301      	adds	r3, #1
 8000812:	b2db      	uxtb	r3, r3
 8000814:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000818:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 800081c:	4a21      	ldr	r2, [pc, #132]	; (80008a4 <runBlockOut+0x5d0>)
 800081e:	f992 2000 	ldrsb.w	r2, [r2]
 8000822:	4921      	ldr	r1, [pc, #132]	; (80008a8 <runBlockOut+0x5d4>)
 8000824:	0112      	lsls	r2, r2, #4
 8000826:	440a      	add	r2, r1
 8000828:	3201      	adds	r2, #1
 800082a:	7812      	ldrb	r2, [r2, #0]
 800082c:	4293      	cmp	r3, r2
 800082e:	dbb0      	blt.n	8000792 <runBlockOut+0x4be>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000830:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000834:	b2db      	uxtb	r3, r3
 8000836:	3301      	adds	r3, #1
 8000838:	b2db      	uxtb	r3, r3
 800083a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800083e:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000842:	4a18      	ldr	r2, [pc, #96]	; (80008a4 <runBlockOut+0x5d0>)
 8000844:	f992 2000 	ldrsb.w	r2, [r2]
 8000848:	4917      	ldr	r1, [pc, #92]	; (80008a8 <runBlockOut+0x5d4>)
 800084a:	0112      	lsls	r2, r2, #4
 800084c:	440a      	add	r2, r1
 800084e:	3201      	adds	r2, #1
 8000850:	7812      	ldrb	r2, [r2, #0]
 8000852:	4293      	cmp	r3, r2
 8000854:	db99      	blt.n	800078a <runBlockOut+0x4b6>
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000856:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 800085a:	b2db      	uxtb	r3, r3
 800085c:	3301      	adds	r3, #1
 800085e:	b2db      	uxtb	r3, r3
 8000860:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000864:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000868:	4a0e      	ldr	r2, [pc, #56]	; (80008a4 <runBlockOut+0x5d0>)
 800086a:	f992 2000 	ldrsb.w	r2, [r2]
 800086e:	490e      	ldr	r1, [pc, #56]	; (80008a8 <runBlockOut+0x5d4>)
 8000870:	0112      	lsls	r2, r2, #4
 8000872:	440a      	add	r2, r1
 8000874:	3201      	adds	r2, #1
 8000876:	7812      	ldrb	r2, [r2, #0]
 8000878:	4293      	cmp	r3, r2
 800087a:	db82      	blt.n	8000782 <runBlockOut+0x4ae>
							} //end if pieza
						} //end for y
					} //end for z
				} //end for x

				flag_pieza = 1;
 800087c:	4b06      	ldr	r3, [pc, #24]	; (8000898 <runBlockOut+0x5c4>)
 800087e:	2201      	movs	r2, #1
 8000880:	701a      	strb	r2, [r3, #0]

			} //end if !flag_pieza
			estatus_juego = CHECK_MOV_GIROS;
 8000882:	4b04      	ldr	r3, [pc, #16]	; (8000894 <runBlockOut+0x5c0>)
 8000884:	2203      	movs	r2, #3
 8000886:	701a      	strb	r2, [r3, #0]
		break;
 8000888:	f001 bbca 	b.w	8002020 <runBlockOut+0x1d4c>
 800088c:	2000017c 	.word	0x2000017c
 8000890:	20000176 	.word	0x20000176
 8000894:	20000178 	.word	0x20000178
 8000898:	20000174 	.word	0x20000174
 800089c:	20000428 	.word	0x20000428
 80008a0:	66666667 	.word	0x66666667
 80008a4:	20000238 	.word	0x20000238
 80008a8:	20000028 	.word	0x20000028
 80008ac:	2000021c 	.word	0x2000021c
 80008b0:	20000228 	.word	0x20000228
 80008b4:	20000239 	.word	0x20000239
 80008b8:	20000177 	.word	0x20000177
		case CHECK_MOV_GIROS:
			switch (entradaJoystick){
 80008bc:	4bbc      	ldr	r3, [pc, #752]	; (8000bb0 <runBlockOut+0x8dc>)
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	3b31      	subs	r3, #49	; 0x31
 80008c2:	2b44      	cmp	r3, #68	; 0x44
 80008c4:	f201 81a3 	bhi.w	8001c0e <runBlockOut+0x193a>
 80008c8:	a201      	add	r2, pc, #4	; (adr r2, 80008d0 <runBlockOut+0x5fc>)
 80008ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008ce:	bf00      	nop
 80008d0:	0800105f 	.word	0x0800105f
 80008d4:	0800143d 	.word	0x0800143d
 80008d8:	08001831 	.word	0x08001831
 80008dc:	08001c0f 	.word	0x08001c0f
 80008e0:	08001c0f 	.word	0x08001c0f
 80008e4:	08001c0f 	.word	0x08001c0f
 80008e8:	08001c0f 	.word	0x08001c0f
 80008ec:	08001c0f 	.word	0x08001c0f
 80008f0:	08001c0f 	.word	0x08001c0f
 80008f4:	08001c0f 	.word	0x08001c0f
 80008f8:	08001c0f 	.word	0x08001c0f
 80008fc:	08001c0f 	.word	0x08001c0f
 8000900:	08001c0f 	.word	0x08001c0f
 8000904:	08001c0f 	.word	0x08001c0f
 8000908:	08001c0f 	.word	0x08001c0f
 800090c:	08001c0f 	.word	0x08001c0f
 8000910:	08001c0f 	.word	0x08001c0f
 8000914:	08001c0f 	.word	0x08001c0f
 8000918:	08001c0f 	.word	0x08001c0f
 800091c:	08001c0f 	.word	0x08001c0f
 8000920:	08001c0f 	.word	0x08001c0f
 8000924:	08001c0f 	.word	0x08001c0f
 8000928:	08001c0f 	.word	0x08001c0f
 800092c:	08001c0f 	.word	0x08001c0f
 8000930:	08001c0f 	.word	0x08001c0f
 8000934:	08001c0f 	.word	0x08001c0f
 8000938:	08001c0f 	.word	0x08001c0f
 800093c:	08001c0f 	.word	0x08001c0f
 8000940:	08001c0f 	.word	0x08001c0f
 8000944:	08001c0f 	.word	0x08001c0f
 8000948:	08001c0f 	.word	0x08001c0f
 800094c:	08001c0f 	.word	0x08001c0f
 8000950:	08001c0f 	.word	0x08001c0f
 8000954:	08001c0f 	.word	0x08001c0f
 8000958:	08001c0f 	.word	0x08001c0f
 800095c:	08001c0f 	.word	0x08001c0f
 8000960:	08001c0f 	.word	0x08001c0f
 8000964:	08001c0f 	.word	0x08001c0f
 8000968:	08001c0f 	.word	0x08001c0f
 800096c:	08001c0f 	.word	0x08001c0f
 8000970:	08001c0f 	.word	0x08001c0f
 8000974:	08001c0f 	.word	0x08001c0f
 8000978:	08001c0f 	.word	0x08001c0f
 800097c:	08001c0f 	.word	0x08001c0f
 8000980:	08001c0f 	.word	0x08001c0f
 8000984:	08001c0f 	.word	0x08001c0f
 8000988:	08001c0f 	.word	0x08001c0f
 800098c:	08001c0f 	.word	0x08001c0f
 8000990:	08001c0f 	.word	0x08001c0f
 8000994:	08001c0f 	.word	0x08001c0f
 8000998:	08001c0f 	.word	0x08001c0f
 800099c:	08000b73 	.word	0x08000b73
 80009a0:	08001c0f 	.word	0x08001c0f
 80009a4:	08001c0f 	.word	0x08001c0f
 80009a8:	08001c0f 	.word	0x08001c0f
 80009ac:	08001c0f 	.word	0x08001c0f
 80009b0:	08001c0f 	.word	0x08001c0f
 80009b4:	08001c0f 	.word	0x08001c0f
 80009b8:	08001c0f 	.word	0x08001c0f
 80009bc:	08000d23 	.word	0x08000d23
 80009c0:	08001c0f 	.word	0x08001c0f
 80009c4:	08001c0f 	.word	0x08001c0f
 80009c8:	08001c0f 	.word	0x08001c0f
 80009cc:	08001c0f 	.word	0x08001c0f
 80009d0:	08001c0f 	.word	0x08001c0f
 80009d4:	08000eb1 	.word	0x08000eb1
 80009d8:	08001c0f 	.word	0x08001c0f
 80009dc:	08001c0f 	.word	0x08001c0f
 80009e0:	080009e5 	.word	0x080009e5
				case 'u': // mueve +y
					if (pos_piezaY < 7){
 80009e4:	4b73      	ldr	r3, [pc, #460]	; (8000bb4 <runBlockOut+0x8e0>)
 80009e6:	f993 3000 	ldrsb.w	r3, [r3]
 80009ea:	2b06      	cmp	r3, #6
 80009ec:	f301 8111 	bgt.w	8001c12 <runBlockOut+0x193e>
						pos_piezaY++;
 80009f0:	4b70      	ldr	r3, [pc, #448]	; (8000bb4 <runBlockOut+0x8e0>)
 80009f2:	f993 3000 	ldrsb.w	r3, [r3]
 80009f6:	b2db      	uxtb	r3, r3
 80009f8:	3301      	adds	r3, #1
 80009fa:	b2db      	uxtb	r3, r3
 80009fc:	b25a      	sxtb	r2, r3
 80009fe:	4b6d      	ldr	r3, [pc, #436]	; (8000bb4 <runBlockOut+0x8e0>)
 8000a00:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000a02:	4b6d      	ldr	r3, [pc, #436]	; (8000bb8 <runBlockOut+0x8e4>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000a08:	2300      	movs	r3, #0
 8000a0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000a0e:	e0a1      	b.n	8000b54 <runBlockOut+0x880>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000a10:	2300      	movs	r3, #0
 8000a12:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000a16:	e089      	b.n	8000b2c <runBlockOut+0x858>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000a18:	2300      	movs	r3, #0
 8000a1a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000a1e:	e072      	b.n	8000b06 <runBlockOut+0x832>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000a20:	4b66      	ldr	r3, [pc, #408]	; (8000bbc <runBlockOut+0x8e8>)
 8000a22:	f993 3000 	ldrsb.w	r3, [r3]
 8000a26:	4a66      	ldr	r2, [pc, #408]	; (8000bc0 <runBlockOut+0x8ec>)
 8000a28:	011b      	lsls	r3, r3, #4
 8000a2a:	4413      	add	r3, r2
 8000a2c:	3304      	adds	r3, #4
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000a34:	009b      	lsls	r3, r3, #2
 8000a36:	4413      	add	r3, r2
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000a3e:	4413      	add	r3, r2
 8000a40:	781b      	ldrb	r3, [r3, #0]
 8000a42:	461a      	mov	r2, r3
 8000a44:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000a48:	fa42 f303 	asr.w	r3, r2, r3
 8000a4c:	f003 0301 	and.w	r3, r3, #1
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d051      	beq.n	8000af8 <runBlockOut+0x824>
										if (j + pos_piezaY > 7){ //pregunta si la pieza se salió del cubo
 8000a54:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000a58:	4a56      	ldr	r2, [pc, #344]	; (8000bb4 <runBlockOut+0x8e0>)
 8000a5a:	f992 2000 	ldrsb.w	r2, [r2]
 8000a5e:	4413      	add	r3, r2
 8000a60:	2b07      	cmp	r3, #7
 8000a62:	dd15      	ble.n	8000a90 <runBlockOut+0x7bc>
											//anula el movimiento
											pos_piezaY--;
 8000a64:	4b53      	ldr	r3, [pc, #332]	; (8000bb4 <runBlockOut+0x8e0>)
 8000a66:	f993 3000 	ldrsb.w	r3, [r3]
 8000a6a:	b2db      	uxtb	r3, r3
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	b2db      	uxtb	r3, r3
 8000a70:	b25a      	sxtb	r2, r3
 8000a72:	4b50      	ldr	r3, [pc, #320]	; (8000bb4 <runBlockOut+0x8e0>)
 8000a74:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000a76:	4b50      	ldr	r3, [pc, #320]	; (8000bb8 <runBlockOut+0x8e4>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000a7c:	230a      	movs	r3, #10
 8000a7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000a82:	230a      	movs	r3, #10
 8000a84:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000a88:	230a      	movs	r3, #10
 8000a8a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000a8e:	e046      	b.n	8000b1e <runBlockOut+0x84a>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) ))){ //pregunta si la pieza está en una celda ocupada
 8000a90:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000a94:	4a4b      	ldr	r2, [pc, #300]	; (8000bc4 <runBlockOut+0x8f0>)
 8000a96:	f992 2000 	ldrsb.w	r2, [r2]
 8000a9a:	441a      	add	r2, r3
 8000a9c:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000aa0:	4944      	ldr	r1, [pc, #272]	; (8000bb4 <runBlockOut+0x8e0>)
 8000aa2:	f991 1000 	ldrsb.w	r1, [r1]
 8000aa6:	440b      	add	r3, r1
 8000aa8:	4947      	ldr	r1, [pc, #284]	; (8000bc8 <runBlockOut+0x8f4>)
 8000aaa:	00d2      	lsls	r2, r2, #3
 8000aac:	440a      	add	r2, r1
 8000aae:	4413      	add	r3, r2
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000ab8:	4a44      	ldr	r2, [pc, #272]	; (8000bcc <runBlockOut+0x8f8>)
 8000aba:	f992 2000 	ldrsb.w	r2, [r2]
 8000abe:	4413      	add	r3, r2
 8000ac0:	fa41 f303 	asr.w	r3, r1, r3
 8000ac4:	f003 0301 	and.w	r3, r3, #1
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d015      	beq.n	8000af8 <runBlockOut+0x824>
											//anula el movimiento
											pos_piezaY--;
 8000acc:	4b39      	ldr	r3, [pc, #228]	; (8000bb4 <runBlockOut+0x8e0>)
 8000ace:	f993 3000 	ldrsb.w	r3, [r3]
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	3b01      	subs	r3, #1
 8000ad6:	b2db      	uxtb	r3, r3
 8000ad8:	b25a      	sxtb	r2, r3
 8000ada:	4b36      	ldr	r3, [pc, #216]	; (8000bb4 <runBlockOut+0x8e0>)
 8000adc:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000ade:	4b36      	ldr	r3, [pc, #216]	; (8000bb8 <runBlockOut+0x8e4>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000ae4:	230a      	movs	r3, #10
 8000ae6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000aea:	230a      	movs	r3, #10
 8000aec:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000af0:	230a      	movs	r3, #10
 8000af2:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000af6:	e012      	b.n	8000b1e <runBlockOut+0x84a>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000af8:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	3301      	adds	r3, #1
 8000b00:	b2db      	uxtb	r3, r3
 8000b02:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000b06:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000b0a:	4a2c      	ldr	r2, [pc, #176]	; (8000bbc <runBlockOut+0x8e8>)
 8000b0c:	f992 2000 	ldrsb.w	r2, [r2]
 8000b10:	492b      	ldr	r1, [pc, #172]	; (8000bc0 <runBlockOut+0x8ec>)
 8000b12:	0112      	lsls	r2, r2, #4
 8000b14:	440a      	add	r2, r1
 8000b16:	3201      	adds	r2, #1
 8000b18:	7812      	ldrb	r2, [r2, #0]
 8000b1a:	4293      	cmp	r3, r2
 8000b1c:	db80      	blt.n	8000a20 <runBlockOut+0x74c>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000b1e:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000b22:	b2db      	uxtb	r3, r3
 8000b24:	3301      	adds	r3, #1
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000b2c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000b30:	4a22      	ldr	r2, [pc, #136]	; (8000bbc <runBlockOut+0x8e8>)
 8000b32:	f992 2000 	ldrsb.w	r2, [r2]
 8000b36:	4922      	ldr	r1, [pc, #136]	; (8000bc0 <runBlockOut+0x8ec>)
 8000b38:	0112      	lsls	r2, r2, #4
 8000b3a:	440a      	add	r2, r1
 8000b3c:	3201      	adds	r2, #1
 8000b3e:	7812      	ldrb	r2, [r2, #0]
 8000b40:	4293      	cmp	r3, r2
 8000b42:	f6ff af69 	blt.w	8000a18 <runBlockOut+0x744>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000b46:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000b4a:	b2db      	uxtb	r3, r3
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	b2db      	uxtb	r3, r3
 8000b50:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000b54:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000b58:	4a18      	ldr	r2, [pc, #96]	; (8000bbc <runBlockOut+0x8e8>)
 8000b5a:	f992 2000 	ldrsb.w	r2, [r2]
 8000b5e:	4918      	ldr	r1, [pc, #96]	; (8000bc0 <runBlockOut+0x8ec>)
 8000b60:	0112      	lsls	r2, r2, #4
 8000b62:	440a      	add	r2, r1
 8000b64:	3201      	adds	r2, #1
 8000b66:	7812      	ldrb	r2, [r2, #0]
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	f6ff af51 	blt.w	8000a10 <runBlockOut+0x73c>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaY + lado < 7)
				break;
 8000b6e:	f001 b850 	b.w	8001c12 <runBlockOut+0x193e>
				case 'd': // mueve -y
					if (pos_piezaY > -2){
 8000b72:	4b10      	ldr	r3, [pc, #64]	; (8000bb4 <runBlockOut+0x8e0>)
 8000b74:	f993 3000 	ldrsb.w	r3, [r3]
 8000b78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000b7c:	f2c1 804b 	blt.w	8001c16 <runBlockOut+0x1942>
						pos_piezaY--;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <runBlockOut+0x8e0>)
 8000b82:	f993 3000 	ldrsb.w	r3, [r3]
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	3b01      	subs	r3, #1
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	b25a      	sxtb	r2, r3
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <runBlockOut+0x8e0>)
 8000b90:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000b92:	4b09      	ldr	r3, [pc, #36]	; (8000bb8 <runBlockOut+0x8e4>)
 8000b94:	2201      	movs	r2, #1
 8000b96:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000b9e:	e0b1      	b.n	8000d04 <runBlockOut+0xa30>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8000ba6:	e099      	b.n	8000cdc <runBlockOut+0xa08>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ba8:	2300      	movs	r3, #0
 8000baa:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8000bae:	e082      	b.n	8000cb6 <runBlockOut+0x9e2>
 8000bb0:	20000229 	.word	0x20000229
 8000bb4:	20000228 	.word	0x20000228
 8000bb8:	20000177 	.word	0x20000177
 8000bbc:	20000238 	.word	0x20000238
 8000bc0:	20000028 	.word	0x20000028
 8000bc4:	20000239 	.word	0x20000239
 8000bc8:	2000017c 	.word	0x2000017c
 8000bcc:	2000021c 	.word	0x2000021c
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000bd0:	4bc7      	ldr	r3, [pc, #796]	; (8000ef0 <runBlockOut+0xc1c>)
 8000bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8000bd6:	4ac7      	ldr	r2, [pc, #796]	; (8000ef4 <runBlockOut+0xc20>)
 8000bd8:	011b      	lsls	r3, r3, #4
 8000bda:	4413      	add	r3, r2
 8000bdc:	3304      	adds	r3, #4
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000be4:	009b      	lsls	r3, r3, #2
 8000be6:	4413      	add	r3, r2
 8000be8:	681a      	ldr	r2, [r3, #0]
 8000bea:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8000bee:	4413      	add	r3, r2
 8000bf0:	781b      	ldrb	r3, [r3, #0]
 8000bf2:	461a      	mov	r2, r3
 8000bf4:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8000bf8:	fa42 f303 	asr.w	r3, r2, r3
 8000bfc:	f003 0301 	and.w	r3, r3, #1
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d051      	beq.n	8000ca8 <runBlockOut+0x9d4>
										if (j + pos_piezaY < 0){ //pregunta si la pieza se salió del cubo
 8000c04:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8000c08:	4abb      	ldr	r2, [pc, #748]	; (8000ef8 <runBlockOut+0xc24>)
 8000c0a:	f992 2000 	ldrsb.w	r2, [r2]
 8000c0e:	4413      	add	r3, r2
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	da15      	bge.n	8000c40 <runBlockOut+0x96c>
											//anula el movimiento
											pos_piezaY++;
 8000c14:	4bb8      	ldr	r3, [pc, #736]	; (8000ef8 <runBlockOut+0xc24>)
 8000c16:	f993 3000 	ldrsb.w	r3, [r3]
 8000c1a:	b2db      	uxtb	r3, r3
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	b2db      	uxtb	r3, r3
 8000c20:	b25a      	sxtb	r2, r3
 8000c22:	4bb5      	ldr	r3, [pc, #724]	; (8000ef8 <runBlockOut+0xc24>)
 8000c24:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000c26:	4bb5      	ldr	r3, [pc, #724]	; (8000efc <runBlockOut+0xc28>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000c2c:	230a      	movs	r3, #10
 8000c2e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 8000c32:	230a      	movs	r3, #10
 8000c34:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 8000c38:	230a      	movs	r3, #10
 8000c3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 8000c3e:	e046      	b.n	8000cce <runBlockOut+0x9fa>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000c40:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000c44:	4aae      	ldr	r2, [pc, #696]	; (8000f00 <runBlockOut+0xc2c>)
 8000c46:	f992 2000 	ldrsb.w	r2, [r2]
 8000c4a:	441a      	add	r2, r3
 8000c4c:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8000c50:	49a9      	ldr	r1, [pc, #676]	; (8000ef8 <runBlockOut+0xc24>)
 8000c52:	f991 1000 	ldrsb.w	r1, [r1]
 8000c56:	440b      	add	r3, r1
 8000c58:	49aa      	ldr	r1, [pc, #680]	; (8000f04 <runBlockOut+0xc30>)
 8000c5a:	00d2      	lsls	r2, r2, #3
 8000c5c:	440a      	add	r2, r1
 8000c5e:	4413      	add	r3, r2
 8000c60:	781b      	ldrb	r3, [r3, #0]
 8000c62:	4619      	mov	r1, r3
 8000c64:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8000c68:	4aa7      	ldr	r2, [pc, #668]	; (8000f08 <runBlockOut+0xc34>)
 8000c6a:	f992 2000 	ldrsb.w	r2, [r2]
 8000c6e:	4413      	add	r3, r2
 8000c70:	fa41 f303 	asr.w	r3, r1, r3
 8000c74:	f003 0301 	and.w	r3, r3, #1
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d015      	beq.n	8000ca8 <runBlockOut+0x9d4>
											//anula el movimiento
											pos_piezaY++;
 8000c7c:	4b9e      	ldr	r3, [pc, #632]	; (8000ef8 <runBlockOut+0xc24>)
 8000c7e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c82:	b2db      	uxtb	r3, r3
 8000c84:	3301      	adds	r3, #1
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	b25a      	sxtb	r2, r3
 8000c8a:	4b9b      	ldr	r3, [pc, #620]	; (8000ef8 <runBlockOut+0xc24>)
 8000c8c:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000c8e:	4b9b      	ldr	r3, [pc, #620]	; (8000efc <runBlockOut+0xc28>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000c94:	230a      	movs	r3, #10
 8000c96:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 8000c9a:	230a      	movs	r3, #10
 8000c9c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 8000ca0:	230a      	movs	r3, #10
 8000ca2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 8000ca6:	e012      	b.n	8000cce <runBlockOut+0x9fa>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ca8:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8000cac:	b2db      	uxtb	r3, r3
 8000cae:	3301      	adds	r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8000cb6:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8000cba:	4a8d      	ldr	r2, [pc, #564]	; (8000ef0 <runBlockOut+0xc1c>)
 8000cbc:	f992 2000 	ldrsb.w	r2, [r2]
 8000cc0:	498c      	ldr	r1, [pc, #560]	; (8000ef4 <runBlockOut+0xc20>)
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	440a      	add	r2, r1
 8000cc6:	3201      	adds	r2, #1
 8000cc8:	7812      	ldrb	r2, [r2, #0]
 8000cca:	4293      	cmp	r3, r2
 8000ccc:	db80      	blt.n	8000bd0 <runBlockOut+0x8fc>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000cce:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000cd2:	b2db      	uxtb	r3, r3
 8000cd4:	3301      	adds	r3, #1
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8000cdc:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8000ce0:	4a83      	ldr	r2, [pc, #524]	; (8000ef0 <runBlockOut+0xc1c>)
 8000ce2:	f992 2000 	ldrsb.w	r2, [r2]
 8000ce6:	4983      	ldr	r1, [pc, #524]	; (8000ef4 <runBlockOut+0xc20>)
 8000ce8:	0112      	lsls	r2, r2, #4
 8000cea:	440a      	add	r2, r1
 8000cec:	3201      	adds	r2, #1
 8000cee:	7812      	ldrb	r2, [r2, #0]
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	f6ff af59 	blt.w	8000ba8 <runBlockOut+0x8d4>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000cf6:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8000d04:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8000d08:	4a79      	ldr	r2, [pc, #484]	; (8000ef0 <runBlockOut+0xc1c>)
 8000d0a:	f992 2000 	ldrsb.w	r2, [r2]
 8000d0e:	4979      	ldr	r1, [pc, #484]	; (8000ef4 <runBlockOut+0xc20>)
 8000d10:	0112      	lsls	r2, r2, #4
 8000d12:	440a      	add	r2, r1
 8000d14:	3201      	adds	r2, #1
 8000d16:	7812      	ldrb	r2, [r2, #0]
 8000d18:	4293      	cmp	r3, r2
 8000d1a:	f6ff af41 	blt.w	8000ba0 <runBlockOut+0x8cc>
//							} //end for za
//						} //end for x


					} //end if (pos_piezaY > 0)
				break;
 8000d1e:	f000 bf7a 	b.w	8001c16 <runBlockOut+0x1942>
				case 'l': // mueve +x
					if (pos_piezaX < 7){
 8000d22:	4b79      	ldr	r3, [pc, #484]	; (8000f08 <runBlockOut+0xc34>)
 8000d24:	f993 3000 	ldrsb.w	r3, [r3]
 8000d28:	2b06      	cmp	r3, #6
 8000d2a:	f300 8776 	bgt.w	8001c1a <runBlockOut+0x1946>
						pos_piezaX++;
 8000d2e:	4b76      	ldr	r3, [pc, #472]	; (8000f08 <runBlockOut+0xc34>)
 8000d30:	f993 3000 	ldrsb.w	r3, [r3]
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	3301      	adds	r3, #1
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	b25a      	sxtb	r2, r3
 8000d3c:	4b72      	ldr	r3, [pc, #456]	; (8000f08 <runBlockOut+0xc34>)
 8000d3e:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000d40:	4b6e      	ldr	r3, [pc, #440]	; (8000efc <runBlockOut+0xc28>)
 8000d42:	2201      	movs	r2, #1
 8000d44:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000d46:	2300      	movs	r3, #0
 8000d48:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8000d4c:	e0a1      	b.n	8000e92 <runBlockOut+0xbbe>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8000d54:	e089      	b.n	8000e6a <runBlockOut+0xb96>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000d56:	2300      	movs	r3, #0
 8000d58:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000d5c:	e072      	b.n	8000e44 <runBlockOut+0xb70>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000d5e:	4b64      	ldr	r3, [pc, #400]	; (8000ef0 <runBlockOut+0xc1c>)
 8000d60:	f993 3000 	ldrsb.w	r3, [r3]
 8000d64:	4a63      	ldr	r2, [pc, #396]	; (8000ef4 <runBlockOut+0xc20>)
 8000d66:	011b      	lsls	r3, r3, #4
 8000d68:	4413      	add	r3, r2
 8000d6a:	3304      	adds	r3, #4
 8000d6c:	681a      	ldr	r2, [r3, #0]
 8000d6e:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	4413      	add	r3, r2
 8000d76:	681a      	ldr	r2, [r3, #0]
 8000d78:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000d7c:	4413      	add	r3, r2
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	461a      	mov	r2, r3
 8000d82:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8000d86:	fa42 f303 	asr.w	r3, r2, r3
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d051      	beq.n	8000e36 <runBlockOut+0xb62>
										if (i + pos_piezaX > 7){ //pregunta si la pieza se salió del cubo
 8000d92:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8000d96:	4a5c      	ldr	r2, [pc, #368]	; (8000f08 <runBlockOut+0xc34>)
 8000d98:	f992 2000 	ldrsb.w	r2, [r2]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	2b07      	cmp	r3, #7
 8000da0:	dd15      	ble.n	8000dce <runBlockOut+0xafa>
											//anula el movimiento
											pos_piezaX--;
 8000da2:	4b59      	ldr	r3, [pc, #356]	; (8000f08 <runBlockOut+0xc34>)
 8000da4:	f993 3000 	ldrsb.w	r3, [r3]
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	3b01      	subs	r3, #1
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	b25a      	sxtb	r2, r3
 8000db0:	4b55      	ldr	r3, [pc, #340]	; (8000f08 <runBlockOut+0xc34>)
 8000db2:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000db4:	4b51      	ldr	r3, [pc, #324]	; (8000efc <runBlockOut+0xc28>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000dba:	230a      	movs	r3, #10
 8000dbc:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
											j = 10;
 8000dc0:	230a      	movs	r3, #10
 8000dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
											k = 10;
 8000dc6:	230a      	movs	r3, #10
 8000dc8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
											break; //sale del for o del case??
 8000dcc:	e046      	b.n	8000e5c <runBlockOut+0xb88>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000dce:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8000dd2:	4a4b      	ldr	r2, [pc, #300]	; (8000f00 <runBlockOut+0xc2c>)
 8000dd4:	f992 2000 	ldrsb.w	r2, [r2]
 8000dd8:	441a      	add	r2, r3
 8000dda:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000dde:	4946      	ldr	r1, [pc, #280]	; (8000ef8 <runBlockOut+0xc24>)
 8000de0:	f991 1000 	ldrsb.w	r1, [r1]
 8000de4:	440b      	add	r3, r1
 8000de6:	4947      	ldr	r1, [pc, #284]	; (8000f04 <runBlockOut+0xc30>)
 8000de8:	00d2      	lsls	r2, r2, #3
 8000dea:	440a      	add	r2, r1
 8000dec:	4413      	add	r3, r2
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	4619      	mov	r1, r3
 8000df2:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8000df6:	4a44      	ldr	r2, [pc, #272]	; (8000f08 <runBlockOut+0xc34>)
 8000df8:	f992 2000 	ldrsb.w	r2, [r2]
 8000dfc:	4413      	add	r3, r2
 8000dfe:	fa41 f303 	asr.w	r3, r1, r3
 8000e02:	f003 0301 	and.w	r3, r3, #1
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d015      	beq.n	8000e36 <runBlockOut+0xb62>
											//anula el movimiento
											pos_piezaX--;
 8000e0a:	4b3f      	ldr	r3, [pc, #252]	; (8000f08 <runBlockOut+0xc34>)
 8000e0c:	f993 3000 	ldrsb.w	r3, [r3]
 8000e10:	b2db      	uxtb	r3, r3
 8000e12:	3b01      	subs	r3, #1
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	b25a      	sxtb	r2, r3
 8000e18:	4b3b      	ldr	r3, [pc, #236]	; (8000f08 <runBlockOut+0xc34>)
 8000e1a:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000e1c:	4b37      	ldr	r3, [pc, #220]	; (8000efc <runBlockOut+0xc28>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000e22:	230a      	movs	r3, #10
 8000e24:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
											j = 10;
 8000e28:	230a      	movs	r3, #10
 8000e2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
											k = 10;
 8000e2e:	230a      	movs	r3, #10
 8000e30:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
											break; //sale del for o del case??
 8000e34:	e012      	b.n	8000e5c <runBlockOut+0xb88>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000e36:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8000e44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8000e48:	4a29      	ldr	r2, [pc, #164]	; (8000ef0 <runBlockOut+0xc1c>)
 8000e4a:	f992 2000 	ldrsb.w	r2, [r2]
 8000e4e:	4929      	ldr	r1, [pc, #164]	; (8000ef4 <runBlockOut+0xc20>)
 8000e50:	0112      	lsls	r2, r2, #4
 8000e52:	440a      	add	r2, r1
 8000e54:	3201      	adds	r2, #1
 8000e56:	7812      	ldrb	r2, [r2, #0]
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	db80      	blt.n	8000d5e <runBlockOut+0xa8a>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000e5c:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	3301      	adds	r3, #1
 8000e64:	b2db      	uxtb	r3, r3
 8000e66:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8000e6a:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8000e6e:	4a20      	ldr	r2, [pc, #128]	; (8000ef0 <runBlockOut+0xc1c>)
 8000e70:	f992 2000 	ldrsb.w	r2, [r2]
 8000e74:	491f      	ldr	r1, [pc, #124]	; (8000ef4 <runBlockOut+0xc20>)
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	440a      	add	r2, r1
 8000e7a:	3201      	adds	r2, #1
 8000e7c:	7812      	ldrb	r2, [r2, #0]
 8000e7e:	4293      	cmp	r3, r2
 8000e80:	f6ff af69 	blt.w	8000d56 <runBlockOut+0xa82>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000e84:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	3301      	adds	r3, #1
 8000e8c:	b2db      	uxtb	r3, r3
 8000e8e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8000e92:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8000e96:	4a16      	ldr	r2, [pc, #88]	; (8000ef0 <runBlockOut+0xc1c>)
 8000e98:	f992 2000 	ldrsb.w	r2, [r2]
 8000e9c:	4915      	ldr	r1, [pc, #84]	; (8000ef4 <runBlockOut+0xc20>)
 8000e9e:	0112      	lsls	r2, r2, #4
 8000ea0:	440a      	add	r2, r1
 8000ea2:	3201      	adds	r2, #1
 8000ea4:	7812      	ldrb	r2, [r2, #0]
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	f6ff af51 	blt.w	8000d4e <runBlockOut+0xa7a>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaX + lado < 7)
				break;
 8000eac:	f000 beb5 	b.w	8001c1a <runBlockOut+0x1946>
				case 'r': // mueve -x
					if (pos_piezaX > -2){
 8000eb0:	4b15      	ldr	r3, [pc, #84]	; (8000f08 <runBlockOut+0xc34>)
 8000eb2:	f993 3000 	ldrsb.w	r3, [r3]
 8000eb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000eba:	f2c0 86b0 	blt.w	8001c1e <runBlockOut+0x194a>
						pos_piezaX--;
 8000ebe:	4b12      	ldr	r3, [pc, #72]	; (8000f08 <runBlockOut+0xc34>)
 8000ec0:	f993 3000 	ldrsb.w	r3, [r3]
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	3b01      	subs	r3, #1
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	b25a      	sxtb	r2, r3
 8000ecc:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <runBlockOut+0xc34>)
 8000ece:	701a      	strb	r2, [r3, #0]

						flag_updateJuego = 1;
 8000ed0:	4b0a      	ldr	r3, [pc, #40]	; (8000efc <runBlockOut+0xc28>)
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]

						//comprueba ocupación
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8000edc:	e0b0      	b.n	8001040 <runBlockOut+0xd6c>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000ede:	2300      	movs	r3, #0
 8000ee0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8000ee4:	e098      	b.n	8001018 <runBlockOut+0xd44>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000eec:	e081      	b.n	8000ff2 <runBlockOut+0xd1e>
 8000eee:	bf00      	nop
 8000ef0:	20000238 	.word	0x20000238
 8000ef4:	20000028 	.word	0x20000028
 8000ef8:	20000228 	.word	0x20000228
 8000efc:	20000177 	.word	0x20000177
 8000f00:	20000239 	.word	0x20000239
 8000f04:	2000017c 	.word	0x2000017c
 8000f08:	2000021c 	.word	0x2000021c
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000f0c:	4bc5      	ldr	r3, [pc, #788]	; (8001224 <runBlockOut+0xf50>)
 8000f0e:	f993 3000 	ldrsb.w	r3, [r3]
 8000f12:	4ac5      	ldr	r2, [pc, #788]	; (8001228 <runBlockOut+0xf54>)
 8000f14:	011b      	lsls	r3, r3, #4
 8000f16:	4413      	add	r3, r2
 8000f18:	3304      	adds	r3, #4
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	4413      	add	r3, r2
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8000f2a:	4413      	add	r3, r2
 8000f2c:	781b      	ldrb	r3, [r3, #0]
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000f34:	fa42 f303 	asr.w	r3, r2, r3
 8000f38:	f003 0301 	and.w	r3, r3, #1
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d051      	beq.n	8000fe4 <runBlockOut+0xd10>
										if (i + pos_piezaX < 0){ //pregunta si la pieza se salió del cubo
 8000f40:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000f44:	4ab9      	ldr	r2, [pc, #740]	; (800122c <runBlockOut+0xf58>)
 8000f46:	f992 2000 	ldrsb.w	r2, [r2]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	da15      	bge.n	8000f7c <runBlockOut+0xca8>
											//anula el movimiento
											pos_piezaX++;
 8000f50:	4bb6      	ldr	r3, [pc, #728]	; (800122c <runBlockOut+0xf58>)
 8000f52:	f993 3000 	ldrsb.w	r3, [r3]
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	3301      	adds	r3, #1
 8000f5a:	b2db      	uxtb	r3, r3
 8000f5c:	b25a      	sxtb	r2, r3
 8000f5e:	4bb3      	ldr	r3, [pc, #716]	; (800122c <runBlockOut+0xf58>)
 8000f60:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000f62:	4bb3      	ldr	r3, [pc, #716]	; (8001230 <runBlockOut+0xf5c>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000f68:	230a      	movs	r3, #10
 8000f6a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
											j = 10;
 8000f6e:	230a      	movs	r3, #10
 8000f70:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
											k = 10;
 8000f74:	230a      	movs	r3, #10
 8000f76:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
											break; //sale del for o del case??
 8000f7a:	e046      	b.n	800100a <runBlockOut+0xd36>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000f7c:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 8000f80:	4aac      	ldr	r2, [pc, #688]	; (8001234 <runBlockOut+0xf60>)
 8000f82:	f992 2000 	ldrsb.w	r2, [r2]
 8000f86:	441a      	add	r2, r3
 8000f88:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8000f8c:	49aa      	ldr	r1, [pc, #680]	; (8001238 <runBlockOut+0xf64>)
 8000f8e:	f991 1000 	ldrsb.w	r1, [r1]
 8000f92:	440b      	add	r3, r1
 8000f94:	49a9      	ldr	r1, [pc, #676]	; (800123c <runBlockOut+0xf68>)
 8000f96:	00d2      	lsls	r2, r2, #3
 8000f98:	440a      	add	r2, r1
 8000f9a:	4413      	add	r3, r2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8000fa4:	4aa1      	ldr	r2, [pc, #644]	; (800122c <runBlockOut+0xf58>)
 8000fa6:	f992 2000 	ldrsb.w	r2, [r2]
 8000faa:	4413      	add	r3, r2
 8000fac:	fa41 f303 	asr.w	r3, r1, r3
 8000fb0:	f003 0301 	and.w	r3, r3, #1
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d015      	beq.n	8000fe4 <runBlockOut+0xd10>
											//anula el movimiento
											pos_piezaX++;
 8000fb8:	4b9c      	ldr	r3, [pc, #624]	; (800122c <runBlockOut+0xf58>)
 8000fba:	f993 3000 	ldrsb.w	r3, [r3]
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	b25a      	sxtb	r2, r3
 8000fc6:	4b99      	ldr	r3, [pc, #612]	; (800122c <runBlockOut+0xf58>)
 8000fc8:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000fca:	4b99      	ldr	r3, [pc, #612]	; (8001230 <runBlockOut+0xf5c>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000fd0:	230a      	movs	r3, #10
 8000fd2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
											j = 10;
 8000fd6:	230a      	movs	r3, #10
 8000fd8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
											k = 10;
 8000fdc:	230a      	movs	r3, #10
 8000fde:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
											break; //sale del for o del case??
 8000fe2:	e012      	b.n	800100a <runBlockOut+0xd36>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000fe4:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	3301      	adds	r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8000ff2:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8000ff6:	4a8b      	ldr	r2, [pc, #556]	; (8001224 <runBlockOut+0xf50>)
 8000ff8:	f992 2000 	ldrsb.w	r2, [r2]
 8000ffc:	498a      	ldr	r1, [pc, #552]	; (8001228 <runBlockOut+0xf54>)
 8000ffe:	0112      	lsls	r2, r2, #4
 8001000:	440a      	add	r2, r1
 8001002:	3201      	adds	r2, #1
 8001004:	7812      	ldrb	r2, [r2, #0]
 8001006:	4293      	cmp	r3, r2
 8001008:	db80      	blt.n	8000f0c <runBlockOut+0xc38>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800100a:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800100e:	b2db      	uxtb	r3, r3
 8001010:	3301      	adds	r3, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 8001018:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800101c:	4a81      	ldr	r2, [pc, #516]	; (8001224 <runBlockOut+0xf50>)
 800101e:	f992 2000 	ldrsb.w	r2, [r2]
 8001022:	4981      	ldr	r1, [pc, #516]	; (8001228 <runBlockOut+0xf54>)
 8001024:	0112      	lsls	r2, r2, #4
 8001026:	440a      	add	r2, r1
 8001028:	3201      	adds	r2, #1
 800102a:	7812      	ldrb	r2, [r2, #0]
 800102c:	4293      	cmp	r3, r2
 800102e:	f6ff af5a 	blt.w	8000ee6 <runBlockOut+0xc12>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001032:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001036:	b2db      	uxtb	r3, r3
 8001038:	3301      	adds	r3, #1
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8001040:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 8001044:	4a77      	ldr	r2, [pc, #476]	; (8001224 <runBlockOut+0xf50>)
 8001046:	f992 2000 	ldrsb.w	r2, [r2]
 800104a:	4977      	ldr	r1, [pc, #476]	; (8001228 <runBlockOut+0xf54>)
 800104c:	0112      	lsls	r2, r2, #4
 800104e:	440a      	add	r2, r1
 8001050:	3201      	adds	r2, #1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4293      	cmp	r3, r2
 8001056:	f6ff af42 	blt.w	8000ede <runBlockOut+0xc0a>
//								} //end for z
//							} //end for za
//						} //end for x

					} //end if (pos_piezaX > 0)
				break;
 800105a:	f000 bde0 	b.w	8001c1e <runBlockOut+0x194a>
				case '1': // giro eje z

					flag_updateJuego = 1;
 800105e:	4b74      	ldr	r3, [pc, #464]	; (8001230 <runBlockOut+0xf5c>)
 8001060:	2201      	movs	r2, #1
 8001062:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001064:	2300      	movs	r3, #0
 8001066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800106a:	e0bf      	b.n	80011ec <runBlockOut+0xf18>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800106c:	2300      	movs	r3, #0
 800106e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8001072:	e0a7      	b.n	80011c4 <runBlockOut+0xef0>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001074:	2300      	movs	r3, #0
 8001076:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800107a:	e08f      	b.n	800119c <runBlockOut+0xec8>

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800107c:	4b69      	ldr	r3, [pc, #420]	; (8001224 <runBlockOut+0xf50>)
 800107e:	f993 3000 	ldrsb.w	r3, [r3]
 8001082:	4a69      	ldr	r2, [pc, #420]	; (8001228 <runBlockOut+0xf54>)
 8001084:	011b      	lsls	r3, r3, #4
 8001086:	4413      	add	r3, r2
 8001088:	3304      	adds	r3, #4
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001090:	009b      	lsls	r3, r3, #2
 8001092:	4413      	add	r3, r2
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800109a:	4413      	add	r3, r2
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80010a4:	fa42 f303 	asr.w	r3, r2, r3
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d036      	beq.n	800111e <runBlockOut+0xe4a>
									pieza[index_pieza].matrizAux[i][j] |= (0b1 << (pieza[index_pieza].lado - 1 - k) );
 80010b0:	4b5c      	ldr	r3, [pc, #368]	; (8001224 <runBlockOut+0xf50>)
 80010b2:	f993 3000 	ldrsb.w	r3, [r3]
 80010b6:	4a5c      	ldr	r2, [pc, #368]	; (8001228 <runBlockOut+0xf54>)
 80010b8:	011b      	lsls	r3, r3, #4
 80010ba:	4413      	add	r3, r2
 80010bc:	3308      	adds	r3, #8
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	681a      	ldr	r2, [r3, #0]
 80010ca:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80010ce:	4413      	add	r3, r2
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	b25a      	sxtb	r2, r3
 80010d4:	4b53      	ldr	r3, [pc, #332]	; (8001224 <runBlockOut+0xf50>)
 80010d6:	f993 3000 	ldrsb.w	r3, [r3]
 80010da:	4953      	ldr	r1, [pc, #332]	; (8001228 <runBlockOut+0xf54>)
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	440b      	add	r3, r1
 80010e0:	3301      	adds	r3, #1
 80010e2:	781b      	ldrb	r3, [r3, #0]
 80010e4:	1e59      	subs	r1, r3, #1
 80010e6:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80010ea:	1acb      	subs	r3, r1, r3
 80010ec:	2101      	movs	r1, #1
 80010ee:	fa01 f303 	lsl.w	r3, r1, r3
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b259      	sxtb	r1, r3
 80010f8:	4b4a      	ldr	r3, [pc, #296]	; (8001224 <runBlockOut+0xf50>)
 80010fa:	f993 3000 	ldrsb.w	r3, [r3]
 80010fe:	4a4a      	ldr	r2, [pc, #296]	; (8001228 <runBlockOut+0xf54>)
 8001100:	011b      	lsls	r3, r3, #4
 8001102:	4413      	add	r3, r2
 8001104:	3308      	adds	r3, #8
 8001106:	681a      	ldr	r2, [r3, #0]
 8001108:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001116:	4413      	add	r3, r2
 8001118:	b2ca      	uxtb	r2, r1
 800111a:	701a      	strb	r2, [r3, #0]
 800111c:	e037      	b.n	800118e <runBlockOut+0xeba>
								}else{
									pieza[index_pieza].matrizAux[i][j] &= ~(0b1 << (pieza[index_pieza].lado - 1 - k) );
 800111e:	4b41      	ldr	r3, [pc, #260]	; (8001224 <runBlockOut+0xf50>)
 8001120:	f993 3000 	ldrsb.w	r3, [r3]
 8001124:	4a40      	ldr	r2, [pc, #256]	; (8001228 <runBlockOut+0xf54>)
 8001126:	011b      	lsls	r3, r3, #4
 8001128:	4413      	add	r3, r2
 800112a:	3308      	adds	r3, #8
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001132:	009b      	lsls	r3, r3, #2
 8001134:	4413      	add	r3, r2
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800113c:	4413      	add	r3, r2
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	b25a      	sxtb	r2, r3
 8001142:	4b38      	ldr	r3, [pc, #224]	; (8001224 <runBlockOut+0xf50>)
 8001144:	f993 3000 	ldrsb.w	r3, [r3]
 8001148:	4937      	ldr	r1, [pc, #220]	; (8001228 <runBlockOut+0xf54>)
 800114a:	011b      	lsls	r3, r3, #4
 800114c:	440b      	add	r3, r1
 800114e:	3301      	adds	r3, #1
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	1e59      	subs	r1, r3, #1
 8001154:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 8001158:	1acb      	subs	r3, r1, r3
 800115a:	2101      	movs	r1, #1
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	b25b      	sxtb	r3, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	b25b      	sxtb	r3, r3
 8001166:	4013      	ands	r3, r2
 8001168:	b259      	sxtb	r1, r3
 800116a:	4b2e      	ldr	r3, [pc, #184]	; (8001224 <runBlockOut+0xf50>)
 800116c:	f993 3000 	ldrsb.w	r3, [r3]
 8001170:	4a2d      	ldr	r2, [pc, #180]	; (8001228 <runBlockOut+0xf54>)
 8001172:	011b      	lsls	r3, r3, #4
 8001174:	4413      	add	r3, r2
 8001176:	3308      	adds	r3, #8
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800117e:	009b      	lsls	r3, r3, #2
 8001180:	4413      	add	r3, r2
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001188:	4413      	add	r3, r2
 800118a:	b2ca      	uxtb	r2, r1
 800118c:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800118e:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001192:	b2db      	uxtb	r3, r3
 8001194:	3301      	adds	r3, #1
 8001196:	b2db      	uxtb	r3, r3
 8001198:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800119c:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80011a0:	4a20      	ldr	r2, [pc, #128]	; (8001224 <runBlockOut+0xf50>)
 80011a2:	f992 2000 	ldrsb.w	r2, [r2]
 80011a6:	4920      	ldr	r1, [pc, #128]	; (8001228 <runBlockOut+0xf54>)
 80011a8:	0112      	lsls	r2, r2, #4
 80011aa:	440a      	add	r2, r1
 80011ac:	3201      	adds	r2, #1
 80011ae:	7812      	ldrb	r2, [r2, #0]
 80011b0:	4293      	cmp	r3, r2
 80011b2:	f6ff af63 	blt.w	800107c <runBlockOut+0xda8>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80011b6:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	3301      	adds	r3, #1
 80011be:	b2db      	uxtb	r3, r3
 80011c0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80011c4:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80011c8:	4a16      	ldr	r2, [pc, #88]	; (8001224 <runBlockOut+0xf50>)
 80011ca:	f992 2000 	ldrsb.w	r2, [r2]
 80011ce:	4916      	ldr	r1, [pc, #88]	; (8001228 <runBlockOut+0xf54>)
 80011d0:	0112      	lsls	r2, r2, #4
 80011d2:	440a      	add	r2, r1
 80011d4:	3201      	adds	r2, #1
 80011d6:	7812      	ldrb	r2, [r2, #0]
 80011d8:	4293      	cmp	r3, r2
 80011da:	f6ff af4b 	blt.w	8001074 <runBlockOut+0xda0>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80011de:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	3301      	adds	r3, #1
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80011ec:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80011f0:	4a0c      	ldr	r2, [pc, #48]	; (8001224 <runBlockOut+0xf50>)
 80011f2:	f992 2000 	ldrsb.w	r2, [r2]
 80011f6:	490c      	ldr	r1, [pc, #48]	; (8001228 <runBlockOut+0xf54>)
 80011f8:	0112      	lsls	r2, r2, #4
 80011fa:	440a      	add	r2, r1
 80011fc:	3201      	adds	r2, #1
 80011fe:	7812      	ldrb	r2, [r2, #0]
 8001200:	4293      	cmp	r3, r2
 8001202:	f6ff af33 	blt.w	800106c <runBlockOut+0xd98>
							} //end for x
						} //end for za
					} //end for z

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 8001206:	4b0e      	ldr	r3, [pc, #56]	; (8001240 <runBlockOut+0xf6c>)
 8001208:	2200      	movs	r2, #0
 800120a:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800120c:	2300      	movs	r3, #0
 800120e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001212:	e0a9      	b.n	8001368 <runBlockOut+0x1094>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001214:	2300      	movs	r3, #0
 8001216:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800121a:	e091      	b.n	8001340 <runBlockOut+0x106c>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800121c:	2300      	movs	r3, #0
 800121e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001222:	e07a      	b.n	800131a <runBlockOut+0x1046>
 8001224:	20000238 	.word	0x20000238
 8001228:	20000028 	.word	0x20000028
 800122c:	2000021c 	.word	0x2000021c
 8001230:	20000177 	.word	0x20000177
 8001234:	20000239 	.word	0x20000239
 8001238:	20000228 	.word	0x20000228
 800123c:	2000017c 	.word	0x2000017c
 8001240:	20000175 	.word	0x20000175
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001244:	4bb2      	ldr	r3, [pc, #712]	; (8001510 <runBlockOut+0x123c>)
 8001246:	f993 3000 	ldrsb.w	r3, [r3]
 800124a:	4ab2      	ldr	r2, [pc, #712]	; (8001514 <runBlockOut+0x1240>)
 800124c:	011b      	lsls	r3, r3, #4
 800124e:	4413      	add	r3, r2
 8001250:	3308      	adds	r3, #8
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	4413      	add	r3, r2
 800125c:	681a      	ldr	r2, [r3, #0]
 800125e:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001262:	4413      	add	r3, r2
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	461a      	mov	r2, r3
 8001268:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800126c:	fa42 f303 	asr.w	r3, r2, r3
 8001270:	f003 0301 	and.w	r3, r3, #1
 8001274:	2b00      	cmp	r3, #0
 8001276:	d049      	beq.n	800130c <runBlockOut+0x1038>
									if ( (i + pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001278:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800127c:	4aa6      	ldr	r2, [pc, #664]	; (8001518 <runBlockOut+0x1244>)
 800127e:	f992 2000 	ldrsb.w	r2, [r2]
 8001282:	4413      	add	r3, r2
 8001284:	2b00      	cmp	r3, #0
 8001286:	db07      	blt.n	8001298 <runBlockOut+0xfc4>
 8001288:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800128c:	4aa2      	ldr	r2, [pc, #648]	; (8001518 <runBlockOut+0x1244>)
 800128e:	f992 2000 	ldrsb.w	r2, [r2]
 8001292:	4413      	add	r3, r2
 8001294:	2b07      	cmp	r3, #7
 8001296:	dd03      	ble.n	80012a0 <runBlockOut+0xfcc>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001298:	4ba0      	ldr	r3, [pc, #640]	; (800151c <runBlockOut+0x1248>)
 800129a:	2201      	movs	r2, #1
 800129c:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800129e:	e048      	b.n	8001332 <runBlockOut+0x105e>
									}else if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 80012a0:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80012a4:	4a9e      	ldr	r2, [pc, #632]	; (8001520 <runBlockOut+0x124c>)
 80012a6:	f992 2000 	ldrsb.w	r2, [r2]
 80012aa:	4413      	add	r3, r2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	db07      	blt.n	80012c0 <runBlockOut+0xfec>
 80012b0:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80012b4:	4a9a      	ldr	r2, [pc, #616]	; (8001520 <runBlockOut+0x124c>)
 80012b6:	f992 2000 	ldrsb.w	r2, [r2]
 80012ba:	4413      	add	r3, r2
 80012bc:	2b07      	cmp	r3, #7
 80012be:	dd03      	ble.n	80012c8 <runBlockOut+0xff4>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 80012c0:	4b96      	ldr	r3, [pc, #600]	; (800151c <runBlockOut+0x1248>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80012c6:	e034      	b.n	8001332 <runBlockOut+0x105e>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 80012c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80012cc:	4a95      	ldr	r2, [pc, #596]	; (8001524 <runBlockOut+0x1250>)
 80012ce:	f992 2000 	ldrsb.w	r2, [r2]
 80012d2:	441a      	add	r2, r3
 80012d4:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80012d8:	4991      	ldr	r1, [pc, #580]	; (8001520 <runBlockOut+0x124c>)
 80012da:	f991 1000 	ldrsb.w	r1, [r1]
 80012de:	440b      	add	r3, r1
 80012e0:	4991      	ldr	r1, [pc, #580]	; (8001528 <runBlockOut+0x1254>)
 80012e2:	00d2      	lsls	r2, r2, #3
 80012e4:	440a      	add	r2, r1
 80012e6:	4413      	add	r3, r2
 80012e8:	781b      	ldrb	r3, [r3, #0]
 80012ea:	4619      	mov	r1, r3
 80012ec:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80012f0:	4a89      	ldr	r2, [pc, #548]	; (8001518 <runBlockOut+0x1244>)
 80012f2:	f992 2000 	ldrsb.w	r2, [r2]
 80012f6:	4413      	add	r3, r2
 80012f8:	fa41 f303 	asr.w	r3, r1, r3
 80012fc:	f003 0301 	and.w	r3, r3, #1
 8001300:	2b00      	cmp	r3, #0
 8001302:	d003      	beq.n	800130c <runBlockOut+0x1038>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001304:	4b85      	ldr	r3, [pc, #532]	; (800151c <runBlockOut+0x1248>)
 8001306:	2201      	movs	r2, #1
 8001308:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800130a:	e012      	b.n	8001332 <runBlockOut+0x105e>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800130c:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001310:	b2db      	uxtb	r3, r3
 8001312:	3301      	adds	r3, #1
 8001314:	b2db      	uxtb	r3, r3
 8001316:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800131a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 800131e:	4a7c      	ldr	r2, [pc, #496]	; (8001510 <runBlockOut+0x123c>)
 8001320:	f992 2000 	ldrsb.w	r2, [r2]
 8001324:	497b      	ldr	r1, [pc, #492]	; (8001514 <runBlockOut+0x1240>)
 8001326:	0112      	lsls	r2, r2, #4
 8001328:	440a      	add	r2, r1
 800132a:	3201      	adds	r2, #1
 800132c:	7812      	ldrb	r2, [r2, #0]
 800132e:	4293      	cmp	r3, r2
 8001330:	db88      	blt.n	8001244 <runBlockOut+0xf70>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001332:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001336:	b2db      	uxtb	r3, r3
 8001338:	3301      	adds	r3, #1
 800133a:	b2db      	uxtb	r3, r3
 800133c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001340:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001344:	4a72      	ldr	r2, [pc, #456]	; (8001510 <runBlockOut+0x123c>)
 8001346:	f992 2000 	ldrsb.w	r2, [r2]
 800134a:	4972      	ldr	r1, [pc, #456]	; (8001514 <runBlockOut+0x1240>)
 800134c:	0112      	lsls	r2, r2, #4
 800134e:	440a      	add	r2, r1
 8001350:	3201      	adds	r2, #1
 8001352:	7812      	ldrb	r2, [r2, #0]
 8001354:	4293      	cmp	r3, r2
 8001356:	f6ff af61 	blt.w	800121c <runBlockOut+0xf48>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800135a:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800135e:	b2db      	uxtb	r3, r3
 8001360:	3301      	adds	r3, #1
 8001362:	b2db      	uxtb	r3, r3
 8001364:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001368:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800136c:	4a68      	ldr	r2, [pc, #416]	; (8001510 <runBlockOut+0x123c>)
 800136e:	f992 2000 	ldrsb.w	r2, [r2]
 8001372:	4968      	ldr	r1, [pc, #416]	; (8001514 <runBlockOut+0x1240>)
 8001374:	0112      	lsls	r2, r2, #4
 8001376:	440a      	add	r2, r1
 8001378:	3201      	adds	r2, #1
 800137a:	7812      	ldrb	r2, [r2, #0]
 800137c:	4293      	cmp	r3, r2
 800137e:	f6ff af49 	blt.w	8001214 <runBlockOut+0xf40>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001382:	4b66      	ldr	r3, [pc, #408]	; (800151c <runBlockOut+0x1248>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d007      	beq.n	800139a <runBlockOut+0x10c6>
						flag_updateJuego = 0;
 800138a:	4b68      	ldr	r3, [pc, #416]	; (800152c <runBlockOut+0x1258>)
 800138c:	2200      	movs	r2, #0
 800138e:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001390:	4b62      	ldr	r3, [pc, #392]	; (800151c <runBlockOut+0x1248>)
 8001392:	2200      	movs	r2, #0
 8001394:	701a      	strb	r2, [r3, #0]
						break;
 8001396:	f000 bc43 	b.w	8001c20 <runBlockOut+0x194c>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800139a:	2300      	movs	r3, #0
 800139c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80013a0:	e03f      	b.n	8001422 <runBlockOut+0x114e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80013a2:	2300      	movs	r3, #0
 80013a4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80013a8:	e028      	b.n	80013fc <runBlockOut+0x1128>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].matrizAux[k][j];
 80013aa:	4b59      	ldr	r3, [pc, #356]	; (8001510 <runBlockOut+0x123c>)
 80013ac:	f993 3000 	ldrsb.w	r3, [r3]
 80013b0:	4a58      	ldr	r2, [pc, #352]	; (8001514 <runBlockOut+0x1240>)
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	4413      	add	r3, r2
 80013b6:	3308      	adds	r3, #8
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	4413      	add	r3, r2
 80013c2:	681a      	ldr	r2, [r3, #0]
 80013c4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80013c8:	441a      	add	r2, r3
 80013ca:	4b51      	ldr	r3, [pc, #324]	; (8001510 <runBlockOut+0x123c>)
 80013cc:	f993 3000 	ldrsb.w	r3, [r3]
 80013d0:	4950      	ldr	r1, [pc, #320]	; (8001514 <runBlockOut+0x1240>)
 80013d2:	011b      	lsls	r3, r3, #4
 80013d4:	440b      	add	r3, r1
 80013d6:	3304      	adds	r3, #4
 80013d8:	6819      	ldr	r1, [r3, #0]
 80013da:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	6819      	ldr	r1, [r3, #0]
 80013e4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80013e8:	440b      	add	r3, r1
 80013ea:	7812      	ldrb	r2, [r2, #0]
 80013ec:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80013ee:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	3301      	adds	r3, #1
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80013fc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001400:	4a43      	ldr	r2, [pc, #268]	; (8001510 <runBlockOut+0x123c>)
 8001402:	f992 2000 	ldrsb.w	r2, [r2]
 8001406:	4943      	ldr	r1, [pc, #268]	; (8001514 <runBlockOut+0x1240>)
 8001408:	0112      	lsls	r2, r2, #4
 800140a:	440a      	add	r2, r1
 800140c:	3201      	adds	r2, #1
 800140e:	7812      	ldrb	r2, [r2, #0]
 8001410:	4293      	cmp	r3, r2
 8001412:	dbca      	blt.n	80013aa <runBlockOut+0x10d6>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001414:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001418:	b2db      	uxtb	r3, r3
 800141a:	3301      	adds	r3, #1
 800141c:	b2db      	uxtb	r3, r3
 800141e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001422:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001426:	4a3a      	ldr	r2, [pc, #232]	; (8001510 <runBlockOut+0x123c>)
 8001428:	f992 2000 	ldrsb.w	r2, [r2]
 800142c:	4939      	ldr	r1, [pc, #228]	; (8001514 <runBlockOut+0x1240>)
 800142e:	0112      	lsls	r2, r2, #4
 8001430:	440a      	add	r2, r1
 8001432:	3201      	adds	r2, #1
 8001434:	7812      	ldrb	r2, [r2, #0]
 8001436:	4293      	cmp	r3, r2
 8001438:	dbb3      	blt.n	80013a2 <runBlockOut+0x10ce>
						} //end for j
					} //end for k

				break;
 800143a:	e3f1      	b.n	8001c20 <runBlockOut+0x194c>
				case '2': // giro eje x

					flag_updateJuego = 1;
 800143c:	4b3b      	ldr	r3, [pc, #236]	; (800152c <runBlockOut+0x1258>)
 800143e:	2201      	movs	r2, #1
 8001440:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001442:	2300      	movs	r3, #0
 8001444:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001448:	e0e3      	b.n	8001612 <runBlockOut+0x133e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800144a:	2300      	movs	r3, #0
 800144c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001450:	e0cb      	b.n	80015ea <runBlockOut+0x1316>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001452:	2300      	movs	r3, #0
 8001454:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001458:	e0b3      	b.n	80015c2 <runBlockOut+0x12ee>

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800145a:	4b2d      	ldr	r3, [pc, #180]	; (8001510 <runBlockOut+0x123c>)
 800145c:	f993 3000 	ldrsb.w	r3, [r3]
 8001460:	4a2c      	ldr	r2, [pc, #176]	; (8001514 <runBlockOut+0x1240>)
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	4413      	add	r3, r2
 8001466:	3304      	adds	r3, #4
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	4413      	add	r3, r2
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001478:	4413      	add	r3, r2
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	461a      	mov	r2, r3
 800147e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001482:	fa42 f303 	asr.w	r3, r2, r3
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	2b00      	cmp	r3, #0
 800148c:	d050      	beq.n	8001530 <runBlockOut+0x125c>
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] |= (0b1 << i);
 800148e:	4b20      	ldr	r3, [pc, #128]	; (8001510 <runBlockOut+0x123c>)
 8001490:	f993 3000 	ldrsb.w	r3, [r3]
 8001494:	4a1f      	ldr	r2, [pc, #124]	; (8001514 <runBlockOut+0x1240>)
 8001496:	011b      	lsls	r3, r3, #4
 8001498:	4413      	add	r3, r2
 800149a:	3308      	adds	r3, #8
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4b1c      	ldr	r3, [pc, #112]	; (8001510 <runBlockOut+0x123c>)
 80014a0:	f993 3000 	ldrsb.w	r3, [r3]
 80014a4:	491b      	ldr	r1, [pc, #108]	; (8001514 <runBlockOut+0x1240>)
 80014a6:	011b      	lsls	r3, r3, #4
 80014a8:	440b      	add	r3, r1
 80014aa:	3301      	adds	r3, #1
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	1e59      	subs	r1, r3, #1
 80014b0:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80014b4:	1acb      	subs	r3, r1, r3
 80014b6:	009b      	lsls	r3, r3, #2
 80014b8:	4413      	add	r3, r2
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80014c0:	4413      	add	r3, r2
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b25a      	sxtb	r2, r3
 80014c6:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 80014ca:	2101      	movs	r1, #1
 80014cc:	fa01 f303 	lsl.w	r3, r1, r3
 80014d0:	b25b      	sxtb	r3, r3
 80014d2:	4313      	orrs	r3, r2
 80014d4:	b258      	sxtb	r0, r3
 80014d6:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <runBlockOut+0x123c>)
 80014d8:	f993 3000 	ldrsb.w	r3, [r3]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <runBlockOut+0x1240>)
 80014de:	011b      	lsls	r3, r3, #4
 80014e0:	4413      	add	r3, r2
 80014e2:	3308      	adds	r3, #8
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	4b0a      	ldr	r3, [pc, #40]	; (8001510 <runBlockOut+0x123c>)
 80014e8:	f993 3000 	ldrsb.w	r3, [r3]
 80014ec:	4909      	ldr	r1, [pc, #36]	; (8001514 <runBlockOut+0x1240>)
 80014ee:	011b      	lsls	r3, r3, #4
 80014f0:	440b      	add	r3, r1
 80014f2:	3301      	adds	r3, #1
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	1e59      	subs	r1, r3, #1
 80014f8:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80014fc:	1acb      	subs	r3, r1, r3
 80014fe:	009b      	lsls	r3, r3, #2
 8001500:	4413      	add	r3, r2
 8001502:	681a      	ldr	r2, [r3, #0]
 8001504:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001508:	4413      	add	r3, r2
 800150a:	b2c2      	uxtb	r2, r0
 800150c:	701a      	strb	r2, [r3, #0]
 800150e:	e051      	b.n	80015b4 <runBlockOut+0x12e0>
 8001510:	20000238 	.word	0x20000238
 8001514:	20000028 	.word	0x20000028
 8001518:	2000021c 	.word	0x2000021c
 800151c:	20000175 	.word	0x20000175
 8001520:	20000228 	.word	0x20000228
 8001524:	20000239 	.word	0x20000239
 8001528:	2000017c 	.word	0x2000017c
 800152c:	20000177 	.word	0x20000177
								}else{
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] &= ~(0b1 << i); //nunca use esta expresion para setear ceros.
 8001530:	4bc4      	ldr	r3, [pc, #784]	; (8001844 <runBlockOut+0x1570>)
 8001532:	f993 3000 	ldrsb.w	r3, [r3]
 8001536:	4ac4      	ldr	r2, [pc, #784]	; (8001848 <runBlockOut+0x1574>)
 8001538:	011b      	lsls	r3, r3, #4
 800153a:	4413      	add	r3, r2
 800153c:	3308      	adds	r3, #8
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	4bc0      	ldr	r3, [pc, #768]	; (8001844 <runBlockOut+0x1570>)
 8001542:	f993 3000 	ldrsb.w	r3, [r3]
 8001546:	49c0      	ldr	r1, [pc, #768]	; (8001848 <runBlockOut+0x1574>)
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	440b      	add	r3, r1
 800154c:	3301      	adds	r3, #1
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	1e59      	subs	r1, r3, #1
 8001552:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001556:	1acb      	subs	r3, r1, r3
 8001558:	009b      	lsls	r3, r3, #2
 800155a:	4413      	add	r3, r2
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001562:	4413      	add	r3, r2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	b25a      	sxtb	r2, r3
 8001568:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 800156c:	2101      	movs	r1, #1
 800156e:	fa01 f303 	lsl.w	r3, r1, r3
 8001572:	b25b      	sxtb	r3, r3
 8001574:	43db      	mvns	r3, r3
 8001576:	b25b      	sxtb	r3, r3
 8001578:	4013      	ands	r3, r2
 800157a:	b258      	sxtb	r0, r3
 800157c:	4bb1      	ldr	r3, [pc, #708]	; (8001844 <runBlockOut+0x1570>)
 800157e:	f993 3000 	ldrsb.w	r3, [r3]
 8001582:	4ab1      	ldr	r2, [pc, #708]	; (8001848 <runBlockOut+0x1574>)
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	4413      	add	r3, r2
 8001588:	3308      	adds	r3, #8
 800158a:	681a      	ldr	r2, [r3, #0]
 800158c:	4bad      	ldr	r3, [pc, #692]	; (8001844 <runBlockOut+0x1570>)
 800158e:	f993 3000 	ldrsb.w	r3, [r3]
 8001592:	49ad      	ldr	r1, [pc, #692]	; (8001848 <runBlockOut+0x1574>)
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	440b      	add	r3, r1
 8001598:	3301      	adds	r3, #1
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	1e59      	subs	r1, r3, #1
 800159e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80015a2:	1acb      	subs	r3, r1, r3
 80015a4:	009b      	lsls	r3, r3, #2
 80015a6:	4413      	add	r3, r2
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80015ae:	4413      	add	r3, r2
 80015b0:	b2c2      	uxtb	r2, r0
 80015b2:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80015b4:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	3301      	adds	r3, #1
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 80015c2:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 80015c6:	4a9f      	ldr	r2, [pc, #636]	; (8001844 <runBlockOut+0x1570>)
 80015c8:	f992 2000 	ldrsb.w	r2, [r2]
 80015cc:	499e      	ldr	r1, [pc, #632]	; (8001848 <runBlockOut+0x1574>)
 80015ce:	0112      	lsls	r2, r2, #4
 80015d0:	440a      	add	r2, r1
 80015d2:	3201      	adds	r2, #1
 80015d4:	7812      	ldrb	r2, [r2, #0]
 80015d6:	4293      	cmp	r3, r2
 80015d8:	f6ff af3f 	blt.w	800145a <runBlockOut+0x1186>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80015dc:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	3301      	adds	r3, #1
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80015ea:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 80015ee:	4a95      	ldr	r2, [pc, #596]	; (8001844 <runBlockOut+0x1570>)
 80015f0:	f992 2000 	ldrsb.w	r2, [r2]
 80015f4:	4994      	ldr	r1, [pc, #592]	; (8001848 <runBlockOut+0x1574>)
 80015f6:	0112      	lsls	r2, r2, #4
 80015f8:	440a      	add	r2, r1
 80015fa:	3201      	adds	r2, #1
 80015fc:	7812      	ldrb	r2, [r2, #0]
 80015fe:	4293      	cmp	r3, r2
 8001600:	f6ff af27 	blt.w	8001452 <runBlockOut+0x117e>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001604:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001608:	b2db      	uxtb	r3, r3
 800160a:	3301      	adds	r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001612:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001616:	4a8b      	ldr	r2, [pc, #556]	; (8001844 <runBlockOut+0x1570>)
 8001618:	f992 2000 	ldrsb.w	r2, [r2]
 800161c:	498a      	ldr	r1, [pc, #552]	; (8001848 <runBlockOut+0x1574>)
 800161e:	0112      	lsls	r2, r2, #4
 8001620:	440a      	add	r2, r1
 8001622:	3201      	adds	r2, #1
 8001624:	7812      	ldrb	r2, [r2, #0]
 8001626:	4293      	cmp	r3, r2
 8001628:	f6ff af0f 	blt.w	800144a <runBlockOut+0x1176>
							} //end for y
						} //end for z
					} //end for x

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 800162c:	4b87      	ldr	r3, [pc, #540]	; (800184c <runBlockOut+0x1578>)
 800162e:	2200      	movs	r2, #0
 8001630:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001632:	2300      	movs	r3, #0
 8001634:	f887 3020 	strb.w	r3, [r7, #32]
 8001638:	e095      	b.n	8001766 <runBlockOut+0x1492>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800163a:	2300      	movs	r3, #0
 800163c:	77fb      	strb	r3, [r7, #31]
 800163e:	e07e      	b.n	800173e <runBlockOut+0x146a>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001640:	2300      	movs	r3, #0
 8001642:	77bb      	strb	r3, [r7, #30]
 8001644:	e069      	b.n	800171a <runBlockOut+0x1446>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001646:	4b7f      	ldr	r3, [pc, #508]	; (8001844 <runBlockOut+0x1570>)
 8001648:	f993 3000 	ldrsb.w	r3, [r3]
 800164c:	4a7e      	ldr	r2, [pc, #504]	; (8001848 <runBlockOut+0x1574>)
 800164e:	011b      	lsls	r3, r3, #4
 8001650:	4413      	add	r3, r2
 8001652:	3308      	adds	r3, #8
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	4413      	add	r3, r2
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001664:	4413      	add	r3, r2
 8001666:	781b      	ldrb	r3, [r3, #0]
 8001668:	461a      	mov	r2, r3
 800166a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800166e:	fa42 f303 	asr.w	r3, r2, r3
 8001672:	f003 0301 	and.w	r3, r3, #1
 8001676:	2b00      	cmp	r3, #0
 8001678:	d049      	beq.n	800170e <runBlockOut+0x143a>
									if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 800167a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800167e:	4a74      	ldr	r2, [pc, #464]	; (8001850 <runBlockOut+0x157c>)
 8001680:	f992 2000 	ldrsb.w	r2, [r2]
 8001684:	4413      	add	r3, r2
 8001686:	2b00      	cmp	r3, #0
 8001688:	db07      	blt.n	800169a <runBlockOut+0x13c6>
 800168a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800168e:	4a70      	ldr	r2, [pc, #448]	; (8001850 <runBlockOut+0x157c>)
 8001690:	f992 2000 	ldrsb.w	r2, [r2]
 8001694:	4413      	add	r3, r2
 8001696:	2b07      	cmp	r3, #7
 8001698:	dd03      	ble.n	80016a2 <runBlockOut+0x13ce>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 800169a:	4b6c      	ldr	r3, [pc, #432]	; (800184c <runBlockOut+0x1578>)
 800169c:	2201      	movs	r2, #1
 800169e:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80016a0:	e047      	b.n	8001732 <runBlockOut+0x145e>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 80016a2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016a6:	4a6b      	ldr	r2, [pc, #428]	; (8001854 <runBlockOut+0x1580>)
 80016a8:	f992 2000 	ldrsb.w	r2, [r2]
 80016ac:	4413      	add	r3, r2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	db07      	blt.n	80016c2 <runBlockOut+0x13ee>
 80016b2:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016b6:	4a67      	ldr	r2, [pc, #412]	; (8001854 <runBlockOut+0x1580>)
 80016b8:	f992 2000 	ldrsb.w	r2, [r2]
 80016bc:	4413      	add	r3, r2
 80016be:	2b07      	cmp	r3, #7
 80016c0:	dd03      	ble.n	80016ca <runBlockOut+0x13f6>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 80016c2:	4b62      	ldr	r3, [pc, #392]	; (800184c <runBlockOut+0x1578>)
 80016c4:	2201      	movs	r2, #1
 80016c6:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80016c8:	e033      	b.n	8001732 <runBlockOut+0x145e>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 80016ca:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80016ce:	4a61      	ldr	r2, [pc, #388]	; (8001854 <runBlockOut+0x1580>)
 80016d0:	f992 2000 	ldrsb.w	r2, [r2]
 80016d4:	441a      	add	r2, r3
 80016d6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80016da:	495d      	ldr	r1, [pc, #372]	; (8001850 <runBlockOut+0x157c>)
 80016dc:	f991 1000 	ldrsb.w	r1, [r1]
 80016e0:	440b      	add	r3, r1
 80016e2:	495d      	ldr	r1, [pc, #372]	; (8001858 <runBlockOut+0x1584>)
 80016e4:	00d2      	lsls	r2, r2, #3
 80016e6:	440a      	add	r2, r1
 80016e8:	4413      	add	r3, r2
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	4619      	mov	r1, r3
 80016ee:	f997 3020 	ldrsb.w	r3, [r7, #32]
 80016f2:	4a5a      	ldr	r2, [pc, #360]	; (800185c <runBlockOut+0x1588>)
 80016f4:	f992 2000 	ldrsb.w	r2, [r2]
 80016f8:	4413      	add	r3, r2
 80016fa:	fa41 f303 	asr.w	r3, r1, r3
 80016fe:	f003 0301 	and.w	r3, r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <runBlockOut+0x143a>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001706:	4b51      	ldr	r3, [pc, #324]	; (800184c <runBlockOut+0x1578>)
 8001708:	2201      	movs	r2, #1
 800170a:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800170c:	e011      	b.n	8001732 <runBlockOut+0x145e>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800170e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001712:	b2db      	uxtb	r3, r3
 8001714:	3301      	adds	r3, #1
 8001716:	b2db      	uxtb	r3, r3
 8001718:	77bb      	strb	r3, [r7, #30]
 800171a:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800171e:	4a49      	ldr	r2, [pc, #292]	; (8001844 <runBlockOut+0x1570>)
 8001720:	f992 2000 	ldrsb.w	r2, [r2]
 8001724:	4948      	ldr	r1, [pc, #288]	; (8001848 <runBlockOut+0x1574>)
 8001726:	0112      	lsls	r2, r2, #4
 8001728:	440a      	add	r2, r1
 800172a:	3201      	adds	r2, #1
 800172c:	7812      	ldrb	r2, [r2, #0]
 800172e:	4293      	cmp	r3, r2
 8001730:	db89      	blt.n	8001646 <runBlockOut+0x1372>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001732:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001736:	b2db      	uxtb	r3, r3
 8001738:	3301      	adds	r3, #1
 800173a:	b2db      	uxtb	r3, r3
 800173c:	77fb      	strb	r3, [r7, #31]
 800173e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001742:	4a40      	ldr	r2, [pc, #256]	; (8001844 <runBlockOut+0x1570>)
 8001744:	f992 2000 	ldrsb.w	r2, [r2]
 8001748:	493f      	ldr	r1, [pc, #252]	; (8001848 <runBlockOut+0x1574>)
 800174a:	0112      	lsls	r2, r2, #4
 800174c:	440a      	add	r2, r1
 800174e:	3201      	adds	r2, #1
 8001750:	7812      	ldrb	r2, [r2, #0]
 8001752:	4293      	cmp	r3, r2
 8001754:	f6ff af74 	blt.w	8001640 <runBlockOut+0x136c>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001758:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	3301      	adds	r3, #1
 8001760:	b2db      	uxtb	r3, r3
 8001762:	f887 3020 	strb.w	r3, [r7, #32]
 8001766:	f997 3020 	ldrsb.w	r3, [r7, #32]
 800176a:	4a36      	ldr	r2, [pc, #216]	; (8001844 <runBlockOut+0x1570>)
 800176c:	f992 2000 	ldrsb.w	r2, [r2]
 8001770:	4935      	ldr	r1, [pc, #212]	; (8001848 <runBlockOut+0x1574>)
 8001772:	0112      	lsls	r2, r2, #4
 8001774:	440a      	add	r2, r1
 8001776:	3201      	adds	r2, #1
 8001778:	7812      	ldrb	r2, [r2, #0]
 800177a:	4293      	cmp	r3, r2
 800177c:	f6ff af5d 	blt.w	800163a <runBlockOut+0x1366>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001780:	4b32      	ldr	r3, [pc, #200]	; (800184c <runBlockOut+0x1578>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <runBlockOut+0x14c2>
						flag_updateJuego = 0;
 8001788:	4b35      	ldr	r3, [pc, #212]	; (8001860 <runBlockOut+0x158c>)
 800178a:	2200      	movs	r2, #0
 800178c:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 800178e:	4b2f      	ldr	r3, [pc, #188]	; (800184c <runBlockOut+0x1578>)
 8001790:	2200      	movs	r2, #0
 8001792:	701a      	strb	r2, [r3, #0]
						break;
 8001794:	e244      	b.n	8001c20 <runBlockOut+0x194c>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001796:	2300      	movs	r3, #0
 8001798:	777b      	strb	r3, [r7, #29]
 800179a:	e03c      	b.n	8001816 <runBlockOut+0x1542>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800179c:	2300      	movs	r3, #0
 800179e:	773b      	strb	r3, [r7, #28]
 80017a0:	e027      	b.n	80017f2 <runBlockOut+0x151e>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].matrizAux[k][j];
 80017a2:	4b28      	ldr	r3, [pc, #160]	; (8001844 <runBlockOut+0x1570>)
 80017a4:	f993 3000 	ldrsb.w	r3, [r3]
 80017a8:	4a27      	ldr	r2, [pc, #156]	; (8001848 <runBlockOut+0x1574>)
 80017aa:	011b      	lsls	r3, r3, #4
 80017ac:	4413      	add	r3, r2
 80017ae:	3308      	adds	r3, #8
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	4413      	add	r3, r2
 80017ba:	681a      	ldr	r2, [r3, #0]
 80017bc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80017c0:	441a      	add	r2, r3
 80017c2:	4b20      	ldr	r3, [pc, #128]	; (8001844 <runBlockOut+0x1570>)
 80017c4:	f993 3000 	ldrsb.w	r3, [r3]
 80017c8:	491f      	ldr	r1, [pc, #124]	; (8001848 <runBlockOut+0x1574>)
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	440b      	add	r3, r1
 80017ce:	3304      	adds	r3, #4
 80017d0:	6819      	ldr	r1, [r3, #0]
 80017d2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	440b      	add	r3, r1
 80017da:	6819      	ldr	r1, [r3, #0]
 80017dc:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80017e0:	440b      	add	r3, r1
 80017e2:	7812      	ldrb	r2, [r2, #0]
 80017e4:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80017e6:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80017ea:	b2db      	uxtb	r3, r3
 80017ec:	3301      	adds	r3, #1
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	773b      	strb	r3, [r7, #28]
 80017f2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 80017f6:	4a13      	ldr	r2, [pc, #76]	; (8001844 <runBlockOut+0x1570>)
 80017f8:	f992 2000 	ldrsb.w	r2, [r2]
 80017fc:	4912      	ldr	r1, [pc, #72]	; (8001848 <runBlockOut+0x1574>)
 80017fe:	0112      	lsls	r2, r2, #4
 8001800:	440a      	add	r2, r1
 8001802:	3201      	adds	r2, #1
 8001804:	7812      	ldrb	r2, [r2, #0]
 8001806:	4293      	cmp	r3, r2
 8001808:	dbcb      	blt.n	80017a2 <runBlockOut+0x14ce>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800180a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800180e:	b2db      	uxtb	r3, r3
 8001810:	3301      	adds	r3, #1
 8001812:	b2db      	uxtb	r3, r3
 8001814:	777b      	strb	r3, [r7, #29]
 8001816:	f997 301d 	ldrsb.w	r3, [r7, #29]
 800181a:	4a0a      	ldr	r2, [pc, #40]	; (8001844 <runBlockOut+0x1570>)
 800181c:	f992 2000 	ldrsb.w	r2, [r2]
 8001820:	4909      	ldr	r1, [pc, #36]	; (8001848 <runBlockOut+0x1574>)
 8001822:	0112      	lsls	r2, r2, #4
 8001824:	440a      	add	r2, r1
 8001826:	3201      	adds	r2, #1
 8001828:	7812      	ldrb	r2, [r2, #0]
 800182a:	4293      	cmp	r3, r2
 800182c:	dbb6      	blt.n	800179c <runBlockOut+0x14c8>
						} //end for ja
					} //end for j

				break;
 800182e:	e1f7      	b.n	8001c20 <runBlockOut+0x194c>
				case '3': // giro eje y

					flag_updateJuego = 1;
 8001830:	4b0b      	ldr	r3, [pc, #44]	; (8001860 <runBlockOut+0x158c>)
 8001832:	2201      	movs	r2, #1
 8001834:	701a      	strb	r2, [r3, #0]

					// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001836:	2300      	movs	r3, #0
 8001838:	76fb      	strb	r3, [r7, #27]
 800183a:	e0cb      	b.n	80019d4 <runBlockOut+0x1700>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800183c:	2300      	movs	r3, #0
 800183e:	76bb      	strb	r3, [r7, #26]
 8001840:	e0b5      	b.n	80019ae <runBlockOut+0x16da>
 8001842:	bf00      	nop
 8001844:	20000238 	.word	0x20000238
 8001848:	20000028 	.word	0x20000028
 800184c:	20000175 	.word	0x20000175
 8001850:	20000228 	.word	0x20000228
 8001854:	20000239 	.word	0x20000239
 8001858:	2000017c 	.word	0x2000017c
 800185c:	2000021c 	.word	0x2000021c
 8001860:	20000177 	.word	0x20000177
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001864:	2300      	movs	r3, #0
 8001866:	767b      	strb	r3, [r7, #25]
 8001868:	e08e      	b.n	8001988 <runBlockOut+0x16b4>

								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800186a:	4bbd      	ldr	r3, [pc, #756]	; (8001b60 <runBlockOut+0x188c>)
 800186c:	f993 3000 	ldrsb.w	r3, [r3]
 8001870:	4abc      	ldr	r2, [pc, #752]	; (8001b64 <runBlockOut+0x1890>)
 8001872:	011b      	lsls	r3, r3, #4
 8001874:	4413      	add	r3, r2
 8001876:	3304      	adds	r3, #4
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	4413      	add	r3, r2
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001888:	4413      	add	r3, r2
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	461a      	mov	r2, r3
 800188e:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001892:	fa42 f303 	asr.w	r3, r2, r3
 8001896:	f003 0301 	and.w	r3, r3, #1
 800189a:	2b00      	cmp	r3, #0
 800189c:	d036      	beq.n	800190c <runBlockOut+0x1638>
									pieza[index_pieza].matrizAux[k][i] |= (0b1 << (pieza[index_pieza].lado - 1 - j) );
 800189e:	4bb0      	ldr	r3, [pc, #704]	; (8001b60 <runBlockOut+0x188c>)
 80018a0:	f993 3000 	ldrsb.w	r3, [r3]
 80018a4:	4aaf      	ldr	r2, [pc, #700]	; (8001b64 <runBlockOut+0x1890>)
 80018a6:	011b      	lsls	r3, r3, #4
 80018a8:	4413      	add	r3, r2
 80018aa:	3308      	adds	r3, #8
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80018bc:	4413      	add	r3, r2
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	b25a      	sxtb	r2, r3
 80018c2:	4ba7      	ldr	r3, [pc, #668]	; (8001b60 <runBlockOut+0x188c>)
 80018c4:	f993 3000 	ldrsb.w	r3, [r3]
 80018c8:	49a6      	ldr	r1, [pc, #664]	; (8001b64 <runBlockOut+0x1890>)
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	440b      	add	r3, r1
 80018ce:	3301      	adds	r3, #1
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	1e59      	subs	r1, r3, #1
 80018d4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80018d8:	1acb      	subs	r3, r1, r3
 80018da:	2101      	movs	r1, #1
 80018dc:	fa01 f303 	lsl.w	r3, r1, r3
 80018e0:	b25b      	sxtb	r3, r3
 80018e2:	4313      	orrs	r3, r2
 80018e4:	b259      	sxtb	r1, r3
 80018e6:	4b9e      	ldr	r3, [pc, #632]	; (8001b60 <runBlockOut+0x188c>)
 80018e8:	f993 3000 	ldrsb.w	r3, [r3]
 80018ec:	4a9d      	ldr	r2, [pc, #628]	; (8001b64 <runBlockOut+0x1890>)
 80018ee:	011b      	lsls	r3, r3, #4
 80018f0:	4413      	add	r3, r2
 80018f2:	3308      	adds	r3, #8
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001904:	4413      	add	r3, r2
 8001906:	b2ca      	uxtb	r2, r1
 8001908:	701a      	strb	r2, [r3, #0]
 800190a:	e037      	b.n	800197c <runBlockOut+0x16a8>
								}else{
									pieza[index_pieza].matrizAux[k][i] &= ~(0b1 << (pieza[index_pieza].lado - 1 - j) ); //nunca use esta expresion para setear ceros.
 800190c:	4b94      	ldr	r3, [pc, #592]	; (8001b60 <runBlockOut+0x188c>)
 800190e:	f993 3000 	ldrsb.w	r3, [r3]
 8001912:	4a94      	ldr	r2, [pc, #592]	; (8001b64 <runBlockOut+0x1890>)
 8001914:	011b      	lsls	r3, r3, #4
 8001916:	4413      	add	r3, r2
 8001918:	3308      	adds	r3, #8
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	4413      	add	r3, r2
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800192a:	4413      	add	r3, r2
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	b25a      	sxtb	r2, r3
 8001930:	4b8b      	ldr	r3, [pc, #556]	; (8001b60 <runBlockOut+0x188c>)
 8001932:	f993 3000 	ldrsb.w	r3, [r3]
 8001936:	498b      	ldr	r1, [pc, #556]	; (8001b64 <runBlockOut+0x1890>)
 8001938:	011b      	lsls	r3, r3, #4
 800193a:	440b      	add	r3, r1
 800193c:	3301      	adds	r3, #1
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	1e59      	subs	r1, r3, #1
 8001942:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001946:	1acb      	subs	r3, r1, r3
 8001948:	2101      	movs	r1, #1
 800194a:	fa01 f303 	lsl.w	r3, r1, r3
 800194e:	b25b      	sxtb	r3, r3
 8001950:	43db      	mvns	r3, r3
 8001952:	b25b      	sxtb	r3, r3
 8001954:	4013      	ands	r3, r2
 8001956:	b259      	sxtb	r1, r3
 8001958:	4b81      	ldr	r3, [pc, #516]	; (8001b60 <runBlockOut+0x188c>)
 800195a:	f993 3000 	ldrsb.w	r3, [r3]
 800195e:	4a81      	ldr	r2, [pc, #516]	; (8001b64 <runBlockOut+0x1890>)
 8001960:	011b      	lsls	r3, r3, #4
 8001962:	4413      	add	r3, r2
 8001964:	3308      	adds	r3, #8
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	4413      	add	r3, r2
 8001970:	681a      	ldr	r2, [r3, #0]
 8001972:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001976:	4413      	add	r3, r2
 8001978:	b2ca      	uxtb	r2, r1
 800197a:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800197c:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	3301      	adds	r3, #1
 8001984:	b2db      	uxtb	r3, r3
 8001986:	767b      	strb	r3, [r7, #25]
 8001988:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800198c:	4a74      	ldr	r2, [pc, #464]	; (8001b60 <runBlockOut+0x188c>)
 800198e:	f992 2000 	ldrsb.w	r2, [r2]
 8001992:	4974      	ldr	r1, [pc, #464]	; (8001b64 <runBlockOut+0x1890>)
 8001994:	0112      	lsls	r2, r2, #4
 8001996:	440a      	add	r2, r1
 8001998:	3201      	adds	r2, #1
 800199a:	7812      	ldrb	r2, [r2, #0]
 800199c:	4293      	cmp	r3, r2
 800199e:	f6ff af64 	blt.w	800186a <runBlockOut+0x1596>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80019a2:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	3301      	adds	r3, #1
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	76bb      	strb	r3, [r7, #26]
 80019ae:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80019b2:	4a6b      	ldr	r2, [pc, #428]	; (8001b60 <runBlockOut+0x188c>)
 80019b4:	f992 2000 	ldrsb.w	r2, [r2]
 80019b8:	496a      	ldr	r1, [pc, #424]	; (8001b64 <runBlockOut+0x1890>)
 80019ba:	0112      	lsls	r2, r2, #4
 80019bc:	440a      	add	r2, r1
 80019be:	3201      	adds	r2, #1
 80019c0:	7812      	ldrb	r2, [r2, #0]
 80019c2:	4293      	cmp	r3, r2
 80019c4:	f6ff af4e 	blt.w	8001864 <runBlockOut+0x1590>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 80019c8:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	3301      	adds	r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	76fb      	strb	r3, [r7, #27]
 80019d4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80019d8:	4a61      	ldr	r2, [pc, #388]	; (8001b60 <runBlockOut+0x188c>)
 80019da:	f992 2000 	ldrsb.w	r2, [r2]
 80019de:	4961      	ldr	r1, [pc, #388]	; (8001b64 <runBlockOut+0x1890>)
 80019e0:	0112      	lsls	r2, r2, #4
 80019e2:	440a      	add	r2, r1
 80019e4:	3201      	adds	r2, #1
 80019e6:	7812      	ldrb	r2, [r2, #0]
 80019e8:	4293      	cmp	r3, r2
 80019ea:	f6ff af27 	blt.w	800183c <runBlockOut+0x1568>
							} //end for x
						} //end for za
					} //end for z

					//comprueba ocupación
					flag_movGiroProhibido = 0;
 80019ee:	4b5e      	ldr	r3, [pc, #376]	; (8001b68 <runBlockOut+0x1894>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80019f4:	2300      	movs	r3, #0
 80019f6:	763b      	strb	r3, [r7, #24]
 80019f8:	e094      	b.n	8001b24 <runBlockOut+0x1850>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80019fa:	2300      	movs	r3, #0
 80019fc:	75fb      	strb	r3, [r7, #23]
 80019fe:	e07e      	b.n	8001afe <runBlockOut+0x182a>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001a00:	2300      	movs	r3, #0
 8001a02:	75bb      	strb	r3, [r7, #22]
 8001a04:	e069      	b.n	8001ada <runBlockOut+0x1806>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001a06:	4b56      	ldr	r3, [pc, #344]	; (8001b60 <runBlockOut+0x188c>)
 8001a08:	f993 3000 	ldrsb.w	r3, [r3]
 8001a0c:	4a55      	ldr	r2, [pc, #340]	; (8001b64 <runBlockOut+0x1890>)
 8001a0e:	011b      	lsls	r3, r3, #4
 8001a10:	4413      	add	r3, r2
 8001a12:	3308      	adds	r3, #8
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a24:	4413      	add	r3, r2
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	461a      	mov	r2, r3
 8001a2a:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001a2e:	fa42 f303 	asr.w	r3, r2, r3
 8001a32:	f003 0301 	and.w	r3, r3, #1
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d049      	beq.n	8001ace <runBlockOut+0x17fa>
									if ( (i+ pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001a3a:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001a3e:	4a4b      	ldr	r2, [pc, #300]	; (8001b6c <runBlockOut+0x1898>)
 8001a40:	f992 2000 	ldrsb.w	r2, [r2]
 8001a44:	4413      	add	r3, r2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	db07      	blt.n	8001a5a <runBlockOut+0x1786>
 8001a4a:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001a4e:	4a47      	ldr	r2, [pc, #284]	; (8001b6c <runBlockOut+0x1898>)
 8001a50:	f992 2000 	ldrsb.w	r2, [r2]
 8001a54:	4413      	add	r3, r2
 8001a56:	2b07      	cmp	r3, #7
 8001a58:	dd03      	ble.n	8001a62 <runBlockOut+0x178e>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001a5a:	4b43      	ldr	r3, [pc, #268]	; (8001b68 <runBlockOut+0x1894>)
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001a60:	e047      	b.n	8001af2 <runBlockOut+0x181e>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 8001a62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a66:	4a42      	ldr	r2, [pc, #264]	; (8001b70 <runBlockOut+0x189c>)
 8001a68:	f992 2000 	ldrsb.w	r2, [r2]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	db07      	blt.n	8001a82 <runBlockOut+0x17ae>
 8001a72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a76:	4a3e      	ldr	r2, [pc, #248]	; (8001b70 <runBlockOut+0x189c>)
 8001a78:	f992 2000 	ldrsb.w	r2, [r2]
 8001a7c:	4413      	add	r3, r2
 8001a7e:	2b07      	cmp	r3, #7
 8001a80:	dd03      	ble.n	8001a8a <runBlockOut+0x17b6>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001a82:	4b39      	ldr	r3, [pc, #228]	; (8001b68 <runBlockOut+0x1894>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001a88:	e033      	b.n	8001af2 <runBlockOut+0x181e>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001a8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001a8e:	4a38      	ldr	r2, [pc, #224]	; (8001b70 <runBlockOut+0x189c>)
 8001a90:	f992 2000 	ldrsb.w	r2, [r2]
 8001a94:	441a      	add	r2, r3
 8001a96:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001a9a:	4936      	ldr	r1, [pc, #216]	; (8001b74 <runBlockOut+0x18a0>)
 8001a9c:	f991 1000 	ldrsb.w	r1, [r1]
 8001aa0:	440b      	add	r3, r1
 8001aa2:	4935      	ldr	r1, [pc, #212]	; (8001b78 <runBlockOut+0x18a4>)
 8001aa4:	00d2      	lsls	r2, r2, #3
 8001aa6:	440a      	add	r2, r1
 8001aa8:	4413      	add	r3, r2
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	4619      	mov	r1, r3
 8001aae:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001ab2:	4a2e      	ldr	r2, [pc, #184]	; (8001b6c <runBlockOut+0x1898>)
 8001ab4:	f992 2000 	ldrsb.w	r2, [r2]
 8001ab8:	4413      	add	r3, r2
 8001aba:	fa41 f303 	asr.w	r3, r1, r3
 8001abe:	f003 0301 	and.w	r3, r3, #1
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d003      	beq.n	8001ace <runBlockOut+0x17fa>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001ac6:	4b28      	ldr	r3, [pc, #160]	; (8001b68 <runBlockOut+0x1894>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001acc:	e011      	b.n	8001af2 <runBlockOut+0x181e>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001ace:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	75bb      	strb	r3, [r7, #22]
 8001ada:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8001ade:	4a20      	ldr	r2, [pc, #128]	; (8001b60 <runBlockOut+0x188c>)
 8001ae0:	f992 2000 	ldrsb.w	r2, [r2]
 8001ae4:	491f      	ldr	r1, [pc, #124]	; (8001b64 <runBlockOut+0x1890>)
 8001ae6:	0112      	lsls	r2, r2, #4
 8001ae8:	440a      	add	r2, r1
 8001aea:	3201      	adds	r2, #1
 8001aec:	7812      	ldrb	r2, [r2, #0]
 8001aee:	4293      	cmp	r3, r2
 8001af0:	db89      	blt.n	8001a06 <runBlockOut+0x1732>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001af2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	3301      	adds	r3, #1
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	75fb      	strb	r3, [r7, #23]
 8001afe:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <runBlockOut+0x188c>)
 8001b04:	f992 2000 	ldrsb.w	r2, [r2]
 8001b08:	4916      	ldr	r1, [pc, #88]	; (8001b64 <runBlockOut+0x1890>)
 8001b0a:	0112      	lsls	r2, r2, #4
 8001b0c:	440a      	add	r2, r1
 8001b0e:	3201      	adds	r2, #1
 8001b10:	7812      	ldrb	r2, [r2, #0]
 8001b12:	4293      	cmp	r3, r2
 8001b14:	f6ff af74 	blt.w	8001a00 <runBlockOut+0x172c>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001b18:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001b1c:	b2db      	uxtb	r3, r3
 8001b1e:	3301      	adds	r3, #1
 8001b20:	b2db      	uxtb	r3, r3
 8001b22:	763b      	strb	r3, [r7, #24]
 8001b24:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001b28:	4a0d      	ldr	r2, [pc, #52]	; (8001b60 <runBlockOut+0x188c>)
 8001b2a:	f992 2000 	ldrsb.w	r2, [r2]
 8001b2e:	490d      	ldr	r1, [pc, #52]	; (8001b64 <runBlockOut+0x1890>)
 8001b30:	0112      	lsls	r2, r2, #4
 8001b32:	440a      	add	r2, r1
 8001b34:	3201      	adds	r2, #1
 8001b36:	7812      	ldrb	r2, [r2, #0]
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	f6ff af5e 	blt.w	80019fa <runBlockOut+0x1726>
								} //end if pieza
							} //end for z
						} //end for za
					} //end for x

					if (flag_movGiroProhibido != 0){
 8001b3e:	4b0a      	ldr	r3, [pc, #40]	; (8001b68 <runBlockOut+0x1894>)
 8001b40:	781b      	ldrb	r3, [r3, #0]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d006      	beq.n	8001b54 <runBlockOut+0x1880>
						flag_updateJuego = 0;
 8001b46:	4b0d      	ldr	r3, [pc, #52]	; (8001b7c <runBlockOut+0x18a8>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <runBlockOut+0x1894>)
 8001b4e:	2200      	movs	r2, #0
 8001b50:	701a      	strb	r2, [r3, #0]
						break;
 8001b52:	e065      	b.n	8001c20 <runBlockOut+0x194c>
//							} //end for z
//						} //end for za
//					} //end for x

					//re asigna la matriz
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001b54:	2300      	movs	r3, #0
 8001b56:	757b      	strb	r3, [r7, #21]
 8001b58:	e04c      	b.n	8001bf4 <runBlockOut+0x1920>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	753b      	strb	r3, [r7, #20]
 8001b5e:	e037      	b.n	8001bd0 <runBlockOut+0x18fc>
 8001b60:	20000238 	.word	0x20000238
 8001b64:	20000028 	.word	0x20000028
 8001b68:	20000175 	.word	0x20000175
 8001b6c:	2000021c 	.word	0x2000021c
 8001b70:	20000239 	.word	0x20000239
 8001b74:	20000228 	.word	0x20000228
 8001b78:	2000017c 	.word	0x2000017c
 8001b7c:	20000177 	.word	0x20000177
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].matrizAux[k][j];
 8001b80:	4b9e      	ldr	r3, [pc, #632]	; (8001dfc <runBlockOut+0x1b28>)
 8001b82:	f993 3000 	ldrsb.w	r3, [r3]
 8001b86:	4a9e      	ldr	r2, [pc, #632]	; (8001e00 <runBlockOut+0x1b2c>)
 8001b88:	011b      	lsls	r3, r3, #4
 8001b8a:	4413      	add	r3, r2
 8001b8c:	3308      	adds	r3, #8
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001b94:	009b      	lsls	r3, r3, #2
 8001b96:	4413      	add	r3, r2
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001b9e:	441a      	add	r2, r3
 8001ba0:	4b96      	ldr	r3, [pc, #600]	; (8001dfc <runBlockOut+0x1b28>)
 8001ba2:	f993 3000 	ldrsb.w	r3, [r3]
 8001ba6:	4996      	ldr	r1, [pc, #600]	; (8001e00 <runBlockOut+0x1b2c>)
 8001ba8:	011b      	lsls	r3, r3, #4
 8001baa:	440b      	add	r3, r1
 8001bac:	3304      	adds	r3, #4
 8001bae:	6819      	ldr	r1, [r3, #0]
 8001bb0:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	440b      	add	r3, r1
 8001bb8:	6819      	ldr	r1, [r3, #0]
 8001bba:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001bbe:	440b      	add	r3, r1
 8001bc0:	7812      	ldrb	r2, [r2, #0]
 8001bc2:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001bc4:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	3301      	adds	r3, #1
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	753b      	strb	r3, [r7, #20]
 8001bd0:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8001bd4:	4a89      	ldr	r2, [pc, #548]	; (8001dfc <runBlockOut+0x1b28>)
 8001bd6:	f992 2000 	ldrsb.w	r2, [r2]
 8001bda:	4989      	ldr	r1, [pc, #548]	; (8001e00 <runBlockOut+0x1b2c>)
 8001bdc:	0112      	lsls	r2, r2, #4
 8001bde:	440a      	add	r2, r1
 8001be0:	3201      	adds	r2, #1
 8001be2:	7812      	ldrb	r2, [r2, #0]
 8001be4:	4293      	cmp	r3, r2
 8001be6:	dbcb      	blt.n	8001b80 <runBlockOut+0x18ac>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001be8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	3301      	adds	r3, #1
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	757b      	strb	r3, [r7, #21]
 8001bf4:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8001bf8:	4a80      	ldr	r2, [pc, #512]	; (8001dfc <runBlockOut+0x1b28>)
 8001bfa:	f992 2000 	ldrsb.w	r2, [r2]
 8001bfe:	4980      	ldr	r1, [pc, #512]	; (8001e00 <runBlockOut+0x1b2c>)
 8001c00:	0112      	lsls	r2, r2, #4
 8001c02:	440a      	add	r2, r1
 8001c04:	3201      	adds	r2, #1
 8001c06:	7812      	ldrb	r2, [r2, #0]
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	dba6      	blt.n	8001b5a <runBlockOut+0x1886>
						} //end for j
					} //end for k

				break;
 8001c0c:	e008      	b.n	8001c20 <runBlockOut+0x194c>
				case '4': // cae la pieza

				default:
				break;
 8001c0e:	bf00      	nop
 8001c10:	e006      	b.n	8001c20 <runBlockOut+0x194c>
				break;
 8001c12:	bf00      	nop
 8001c14:	e004      	b.n	8001c20 <runBlockOut+0x194c>
				break;
 8001c16:	bf00      	nop
 8001c18:	e002      	b.n	8001c20 <runBlockOut+0x194c>
				break;
 8001c1a:	bf00      	nop
 8001c1c:	e000      	b.n	8001c20 <runBlockOut+0x194c>
				break;
 8001c1e:	bf00      	nop
						} //end if (pieza[index_pieza]...
					} //end for z
				} //end for za
			} //end for x
*/
			entradaJoystick = 0;
 8001c20:	4b78      	ldr	r3, [pc, #480]	; (8001e04 <runBlockOut+0x1b30>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_CAIDA;
 8001c26:	4b78      	ldr	r3, [pc, #480]	; (8001e08 <runBlockOut+0x1b34>)
 8001c28:	2204      	movs	r2, #4
 8001c2a:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;

		break;
 8001c2c:	e1f8      	b.n	8002020 <runBlockOut+0x1d4c>
		case CHECK_CAIDA:
			if (flag_timeoutCaer != 0){
 8001c2e:	4b77      	ldr	r3, [pc, #476]	; (8001e0c <runBlockOut+0x1b38>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	f000 8163 	beq.w	8001efe <runBlockOut+0x1c2a>
				pos_piezaZ--;
 8001c38:	4b75      	ldr	r3, [pc, #468]	; (8001e10 <runBlockOut+0x1b3c>)
 8001c3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c3e:	b2db      	uxtb	r3, r3
 8001c40:	3b01      	subs	r3, #1
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	b25a      	sxtb	r2, r3
 8001c46:	4b72      	ldr	r3, [pc, #456]	; (8001e10 <runBlockOut+0x1b3c>)
 8001c48:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 1;
 8001c4a:	4b72      	ldr	r3, [pc, #456]	; (8001e14 <runBlockOut+0x1b40>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				flag_movGiroProhibido = 0;
 8001c50:	4b71      	ldr	r3, [pc, #452]	; (8001e18 <runBlockOut+0x1b44>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001c56:	2300      	movs	r3, #0
 8001c58:	74fb      	strb	r3, [r7, #19]
 8001c5a:	e0aa      	b.n	8001db2 <runBlockOut+0x1ade>

					if (k + pos_piezaZ >= 0){ //comprueba que esté dentro del cubo el ciclo actual
 8001c5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c60:	4a6b      	ldr	r2, [pc, #428]	; (8001e10 <runBlockOut+0x1b3c>)
 8001c62:	f992 2000 	ldrsb.w	r2, [r2]
 8001c66:	4413      	add	r3, r2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	db6c      	blt.n	8001d46 <runBlockOut+0x1a72>

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	74bb      	strb	r3, [r7, #18]
 8001c70:	e05c      	b.n	8001d2c <runBlockOut+0x1a58>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001c72:	2300      	movs	r3, #0
 8001c74:	747b      	strb	r3, [r7, #17]
 8001c76:	e047      	b.n	8001d08 <runBlockOut+0x1a34>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8001c78:	4b60      	ldr	r3, [pc, #384]	; (8001dfc <runBlockOut+0x1b28>)
 8001c7a:	f993 3000 	ldrsb.w	r3, [r3]
 8001c7e:	4a60      	ldr	r2, [pc, #384]	; (8001e00 <runBlockOut+0x1b2c>)
 8001c80:	011b      	lsls	r3, r3, #4
 8001c82:	4413      	add	r3, r2
 8001c84:	3304      	adds	r3, #4
 8001c86:	681a      	ldr	r2, [r3, #0]
 8001c88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	4413      	add	r3, r2
 8001c90:	681a      	ldr	r2, [r3, #0]
 8001c92:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001c96:	4413      	add	r3, r2
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001ca0:	fa42 f303 	asr.w	r3, r2, r3
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d027      	beq.n	8001cfc <runBlockOut+0x1a28>
									if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001cac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001cb0:	4a57      	ldr	r2, [pc, #348]	; (8001e10 <runBlockOut+0x1b3c>)
 8001cb2:	f992 2000 	ldrsb.w	r2, [r2]
 8001cb6:	441a      	add	r2, r3
 8001cb8:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001cbc:	4957      	ldr	r1, [pc, #348]	; (8001e1c <runBlockOut+0x1b48>)
 8001cbe:	f991 1000 	ldrsb.w	r1, [r1]
 8001cc2:	440b      	add	r3, r1
 8001cc4:	4956      	ldr	r1, [pc, #344]	; (8001e20 <runBlockOut+0x1b4c>)
 8001cc6:	00d2      	lsls	r2, r2, #3
 8001cc8:	440a      	add	r2, r1
 8001cca:	4413      	add	r3, r2
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	4619      	mov	r1, r3
 8001cd0:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001cd4:	4a53      	ldr	r2, [pc, #332]	; (8001e24 <runBlockOut+0x1b50>)
 8001cd6:	f992 2000 	ldrsb.w	r2, [r2]
 8001cda:	4413      	add	r3, r2
 8001cdc:	fa41 f303 	asr.w	r3, r1, r3
 8001ce0:	f003 0301 	and.w	r3, r3, #1
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d009      	beq.n	8001cfc <runBlockOut+0x1a28>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8001ce8:	4b4b      	ldr	r3, [pc, #300]	; (8001e18 <runBlockOut+0x1b44>)
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
										i = 10;
 8001cee:	230a      	movs	r3, #10
 8001cf0:	747b      	strb	r3, [r7, #17]
										j = 10;
 8001cf2:	230a      	movs	r3, #10
 8001cf4:	74bb      	strb	r3, [r7, #18]
										k = 10;
 8001cf6:	230a      	movs	r3, #10
 8001cf8:	74fb      	strb	r3, [r7, #19]
										break; //sale del for o del case??
 8001cfa:	e011      	b.n	8001d20 <runBlockOut+0x1a4c>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001cfc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001d00:	b2db      	uxtb	r3, r3
 8001d02:	3301      	adds	r3, #1
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	747b      	strb	r3, [r7, #17]
 8001d08:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8001d0c:	4a3b      	ldr	r2, [pc, #236]	; (8001dfc <runBlockOut+0x1b28>)
 8001d0e:	f992 2000 	ldrsb.w	r2, [r2]
 8001d12:	493b      	ldr	r1, [pc, #236]	; (8001e00 <runBlockOut+0x1b2c>)
 8001d14:	0112      	lsls	r2, r2, #4
 8001d16:	440a      	add	r2, r1
 8001d18:	3201      	adds	r2, #1
 8001d1a:	7812      	ldrb	r2, [r2, #0]
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	dbab      	blt.n	8001c78 <runBlockOut+0x19a4>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001d20:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	3301      	adds	r3, #1
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	74bb      	strb	r3, [r7, #18]
 8001d2c:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001d30:	4a32      	ldr	r2, [pc, #200]	; (8001dfc <runBlockOut+0x1b28>)
 8001d32:	f992 2000 	ldrsb.w	r2, [r2]
 8001d36:	4932      	ldr	r1, [pc, #200]	; (8001e00 <runBlockOut+0x1b2c>)
 8001d38:	0112      	lsls	r2, r2, #4
 8001d3a:	440a      	add	r2, r1
 8001d3c:	3201      	adds	r2, #1
 8001d3e:	7812      	ldrb	r2, [r2, #0]
 8001d40:	4293      	cmp	r3, r2
 8001d42:	db96      	blt.n	8001c72 <runBlockOut+0x199e>
 8001d44:	e02f      	b.n	8001da6 <runBlockOut+0x1ad2>
							} //end for x
						} //end for za

					}else{ //si está debajo del cubo...

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001d46:	2300      	movs	r3, #0
 8001d48:	743b      	strb	r3, [r7, #16]
 8001d4a:	e020      	b.n	8001d8e <runBlockOut+0x1aba>
							if ( pieza[index_pieza].matriz[k][j] != 0  ){
 8001d4c:	4b2b      	ldr	r3, [pc, #172]	; (8001dfc <runBlockOut+0x1b28>)
 8001d4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001d52:	4a2b      	ldr	r2, [pc, #172]	; (8001e00 <runBlockOut+0x1b2c>)
 8001d54:	011b      	lsls	r3, r3, #4
 8001d56:	4413      	add	r3, r2
 8001d58:	3304      	adds	r3, #4
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4413      	add	r3, r2
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001d6a:	4413      	add	r3, r2
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d007      	beq.n	8001d82 <runBlockOut+0x1aae>
								//anula el movimiento
								flag_movGiroProhibido = 1;
 8001d72:	4b29      	ldr	r3, [pc, #164]	; (8001e18 <runBlockOut+0x1b44>)
 8001d74:	2201      	movs	r2, #1
 8001d76:	701a      	strb	r2, [r3, #0]
								j = 10;
 8001d78:	230a      	movs	r3, #10
 8001d7a:	743b      	strb	r3, [r7, #16]
								k = 10;
 8001d7c:	230a      	movs	r3, #10
 8001d7e:	74fb      	strb	r3, [r7, #19]
								break; //sale del for o del case??
 8001d80:	e011      	b.n	8001da6 <runBlockOut+0x1ad2>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001d82:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	3301      	adds	r3, #1
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	743b      	strb	r3, [r7, #16]
 8001d8e:	f997 3010 	ldrsb.w	r3, [r7, #16]
 8001d92:	4a1a      	ldr	r2, [pc, #104]	; (8001dfc <runBlockOut+0x1b28>)
 8001d94:	f992 2000 	ldrsb.w	r2, [r2]
 8001d98:	4919      	ldr	r1, [pc, #100]	; (8001e00 <runBlockOut+0x1b2c>)
 8001d9a:	0112      	lsls	r2, r2, #4
 8001d9c:	440a      	add	r2, r1
 8001d9e:	3201      	adds	r2, #1
 8001da0:	7812      	ldrb	r2, [r2, #0]
 8001da2:	4293      	cmp	r3, r2
 8001da4:	dbd2      	blt.n	8001d4c <runBlockOut+0x1a78>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001da6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	3301      	adds	r3, #1
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	74fb      	strb	r3, [r7, #19]
 8001db2:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8001db6:	4a11      	ldr	r2, [pc, #68]	; (8001dfc <runBlockOut+0x1b28>)
 8001db8:	f992 2000 	ldrsb.w	r2, [r2]
 8001dbc:	4910      	ldr	r1, [pc, #64]	; (8001e00 <runBlockOut+0x1b2c>)
 8001dbe:	0112      	lsls	r2, r2, #4
 8001dc0:	440a      	add	r2, r1
 8001dc2:	3201      	adds	r2, #1
 8001dc4:	7812      	ldrb	r2, [r2, #0]
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	f6ff af48 	blt.w	8001c5c <runBlockOut+0x1988>
//						} //end for za
//					} //end for x
//					flag_movGiroProhibido = 0;
//				} //end if (flag_movGiroProhibido != 0)

				if (flag_movGiroProhibido != 0){
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <runBlockOut+0x1b44>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	f000 8091 	beq.w	8001ef8 <runBlockOut+0x1c24>
					pos_piezaZ++;
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <runBlockOut+0x1b3c>)
 8001dd8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	3301      	adds	r3, #1
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	b25a      	sxtb	r2, r3
 8001de4:	4b0a      	ldr	r3, [pc, #40]	; (8001e10 <runBlockOut+0x1b3c>)
 8001de6:	701a      	strb	r2, [r3, #0]
					flag_pieza = 0;
 8001de8:	4b0f      	ldr	r3, [pc, #60]	; (8001e28 <runBlockOut+0x1b54>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	701a      	strb	r2, [r3, #0]
					//llena la matriz de ocupacion
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001dee:	2300      	movs	r3, #0
 8001df0:	73fb      	strb	r3, [r7, #15]
 8001df2:	e072      	b.n	8001eda <runBlockOut+0x1c06>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001df4:	2300      	movs	r3, #0
 8001df6:	73bb      	strb	r3, [r7, #14]
 8001df8:	e05d      	b.n	8001eb6 <runBlockOut+0x1be2>
 8001dfa:	bf00      	nop
 8001dfc:	20000238 	.word	0x20000238
 8001e00:	20000028 	.word	0x20000028
 8001e04:	20000229 	.word	0x20000229
 8001e08:	20000178 	.word	0x20000178
 8001e0c:	20000176 	.word	0x20000176
 8001e10:	20000239 	.word	0x20000239
 8001e14:	20000177 	.word	0x20000177
 8001e18:	20000175 	.word	0x20000175
 8001e1c:	20000228 	.word	0x20000228
 8001e20:	2000017c 	.word	0x2000017c
 8001e24:	2000021c 	.word	0x2000021c
 8001e28:	20000174 	.word	0x20000174
							ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
 8001e2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e30:	4ab5      	ldr	r2, [pc, #724]	; (8002108 <runBlockOut+0x1e34>)
 8001e32:	f992 2000 	ldrsb.w	r2, [r2]
 8001e36:	441a      	add	r2, r3
 8001e38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e3c:	49b3      	ldr	r1, [pc, #716]	; (800210c <runBlockOut+0x1e38>)
 8001e3e:	f991 1000 	ldrsb.w	r1, [r1]
 8001e42:	440b      	add	r3, r1
 8001e44:	49b2      	ldr	r1, [pc, #712]	; (8002110 <runBlockOut+0x1e3c>)
 8001e46:	00d2      	lsls	r2, r2, #3
 8001e48:	440a      	add	r2, r1
 8001e4a:	4413      	add	r3, r2
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	b25a      	sxtb	r2, r3
 8001e50:	4bb0      	ldr	r3, [pc, #704]	; (8002114 <runBlockOut+0x1e40>)
 8001e52:	f993 3000 	ldrsb.w	r3, [r3]
 8001e56:	49b0      	ldr	r1, [pc, #704]	; (8002118 <runBlockOut+0x1e44>)
 8001e58:	011b      	lsls	r3, r3, #4
 8001e5a:	440b      	add	r3, r1
 8001e5c:	3304      	adds	r3, #4
 8001e5e:	6819      	ldr	r1, [r3, #0]
 8001e60:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e64:	009b      	lsls	r3, r3, #2
 8001e66:	440b      	add	r3, r1
 8001e68:	6819      	ldr	r1, [r3, #0]
 8001e6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e6e:	440b      	add	r3, r1
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	4619      	mov	r1, r3
 8001e74:	4ba9      	ldr	r3, [pc, #676]	; (800211c <runBlockOut+0x1e48>)
 8001e76:	f993 3000 	ldrsb.w	r3, [r3]
 8001e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7e:	b25b      	sxtb	r3, r3
 8001e80:	4313      	orrs	r3, r2
 8001e82:	b258      	sxtb	r0, r3
 8001e84:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001e88:	4a9f      	ldr	r2, [pc, #636]	; (8002108 <runBlockOut+0x1e34>)
 8001e8a:	f992 2000 	ldrsb.w	r2, [r2]
 8001e8e:	441a      	add	r2, r3
 8001e90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e94:	499d      	ldr	r1, [pc, #628]	; (800210c <runBlockOut+0x1e38>)
 8001e96:	f991 1000 	ldrsb.w	r1, [r1]
 8001e9a:	440b      	add	r3, r1
 8001e9c:	b2c0      	uxtb	r0, r0
 8001e9e:	499c      	ldr	r1, [pc, #624]	; (8002110 <runBlockOut+0x1e3c>)
 8001ea0:	00d2      	lsls	r2, r2, #3
 8001ea2:	440a      	add	r2, r1
 8001ea4:	4413      	add	r3, r2
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001eaa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001eae:	b2db      	uxtb	r3, r3
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	73bb      	strb	r3, [r7, #14]
 8001eb6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001eba:	4a96      	ldr	r2, [pc, #600]	; (8002114 <runBlockOut+0x1e40>)
 8001ebc:	f992 2000 	ldrsb.w	r2, [r2]
 8001ec0:	4995      	ldr	r1, [pc, #596]	; (8002118 <runBlockOut+0x1e44>)
 8001ec2:	0112      	lsls	r2, r2, #4
 8001ec4:	440a      	add	r2, r1
 8001ec6:	3201      	adds	r2, #1
 8001ec8:	7812      	ldrb	r2, [r2, #0]
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	dbae      	blt.n	8001e2c <runBlockOut+0x1b58>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ed2:	b2db      	uxtb	r3, r3
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	73fb      	strb	r3, [r7, #15]
 8001eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ede:	4a8d      	ldr	r2, [pc, #564]	; (8002114 <runBlockOut+0x1e40>)
 8001ee0:	f992 2000 	ldrsb.w	r2, [r2]
 8001ee4:	498c      	ldr	r1, [pc, #560]	; (8002118 <runBlockOut+0x1e44>)
 8001ee6:	0112      	lsls	r2, r2, #4
 8001ee8:	440a      	add	r2, r1
 8001eea:	3201      	adds	r2, #1
 8001eec:	7812      	ldrb	r2, [r2, #0]
 8001eee:	4293      	cmp	r3, r2
 8001ef0:	db80      	blt.n	8001df4 <runBlockOut+0x1b20>
						} //end for z
					} //end for x

					flag_movGiroProhibido = 0;
 8001ef2:	4b8b      	ldr	r3, [pc, #556]	; (8002120 <runBlockOut+0x1e4c>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	701a      	strb	r2, [r3, #0]
				} //end if (flag_movGiroProhibido != 0)

				flag_timeoutCaer = 0;
 8001ef8:	4b8a      	ldr	r3, [pc, #552]	; (8002124 <runBlockOut+0x1e50>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	701a      	strb	r2, [r3, #0]
			} //end if flag_timeoutCaer != 0

			estatus_juego = CHECK_PISO_LLENO;
 8001efe:	4b8a      	ldr	r3, [pc, #552]	; (8002128 <runBlockOut+0x1e54>)
 8001f00:	2205      	movs	r2, #5
 8001f02:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;
		break;
 8001f04:	e08c      	b.n	8002020 <runBlockOut+0x1d4c>
		case CHECK_PISO_LLENO:
			completaPiso = 0;
 8001f06:	4b89      	ldr	r3, [pc, #548]	; (800212c <runBlockOut+0x1e58>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]

			for (int8_t k = 0; k < 8; k++){
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	737b      	strb	r3, [r7, #13]
 8001f10:	e07d      	b.n	800200e <runBlockOut+0x1d3a>

				for (int8_t j = 0; j < 8; j++){
 8001f12:	2300      	movs	r3, #0
 8001f14:	733b      	strb	r3, [r7, #12]
 8001f16:	e01c      	b.n	8001f52 <runBlockOut+0x1c7e>
					if (ocupacion[k][j] == 0xFF){
 8001f18:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8001f1c:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001f20:	497b      	ldr	r1, [pc, #492]	; (8002110 <runBlockOut+0x1e3c>)
 8001f22:	00d2      	lsls	r2, r2, #3
 8001f24:	440a      	add	r2, r1
 8001f26:	4413      	add	r3, r2
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	2bff      	cmp	r3, #255	; 0xff
 8001f2c:	d106      	bne.n	8001f3c <runBlockOut+0x1c68>
						completaPiso++;
 8001f2e:	4b7f      	ldr	r3, [pc, #508]	; (800212c <runBlockOut+0x1e58>)
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	3301      	adds	r3, #1
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	4b7d      	ldr	r3, [pc, #500]	; (800212c <runBlockOut+0x1e58>)
 8001f38:	701a      	strb	r2, [r3, #0]
 8001f3a:	e004      	b.n	8001f46 <runBlockOut+0x1c72>
					}else{
						completaPiso = 0;
 8001f3c:	4b7b      	ldr	r3, [pc, #492]	; (800212c <runBlockOut+0x1e58>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	701a      	strb	r2, [r3, #0]
						j = 8; //asquerosidad para terminar el bucle
 8001f42:	2308      	movs	r3, #8
 8001f44:	733b      	strb	r3, [r7, #12]
				for (int8_t j = 0; j < 8; j++){
 8001f46:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001f4a:	b2db      	uxtb	r3, r3
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	b2db      	uxtb	r3, r3
 8001f50:	733b      	strb	r3, [r7, #12]
 8001f52:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8001f56:	2b07      	cmp	r3, #7
 8001f58:	ddde      	ble.n	8001f18 <runBlockOut+0x1c44>
					} //end if (ocupacion[ka][j] == 0xFF)
				} //end for j

				 if (completaPiso == 8){
 8001f5a:	4b74      	ldr	r3, [pc, #464]	; (800212c <runBlockOut+0x1e58>)
 8001f5c:	781b      	ldrb	r3, [r3, #0]
 8001f5e:	2b08      	cmp	r3, #8
 8001f60:	d14f      	bne.n	8002002 <runBlockOut+0x1d2e>

					 flag_updateJuego = 1;
 8001f62:	4b73      	ldr	r3, [pc, #460]	; (8002130 <runBlockOut+0x1e5c>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	701a      	strb	r2, [r3, #0]

					 for (int8_t q = k; q < 8; q++){
 8001f68:	7b7b      	ldrb	r3, [r7, #13]
 8001f6a:	72fb      	strb	r3, [r7, #11]
 8001f6c:	e042      	b.n	8001ff4 <runBlockOut+0x1d20>

						 if (q == 7){ //llegue al piso 7
 8001f6e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001f72:	2b07      	cmp	r3, #7
 8001f74:	d117      	bne.n	8001fa6 <runBlockOut+0x1cd2>
							 for (int8_t j = 0; j < 8; j++){
 8001f76:	2300      	movs	r3, #0
 8001f78:	72bb      	strb	r3, [r7, #10]
 8001f7a:	e00f      	b.n	8001f9c <runBlockOut+0x1cc8>
								 ocupacion[k][j] = 0;
 8001f7c:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8001f80:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001f84:	4962      	ldr	r1, [pc, #392]	; (8002110 <runBlockOut+0x1e3c>)
 8001f86:	00d2      	lsls	r2, r2, #3
 8001f88:	440a      	add	r2, r1
 8001f8a:	4413      	add	r3, r2
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	701a      	strb	r2, [r3, #0]
							 for (int8_t j = 0; j < 8; j++){
 8001f90:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	3301      	adds	r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	72bb      	strb	r3, [r7, #10]
 8001f9c:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8001fa0:	2b07      	cmp	r3, #7
 8001fa2:	ddeb      	ble.n	8001f7c <runBlockOut+0x1ca8>
 8001fa4:	e020      	b.n	8001fe8 <runBlockOut+0x1d14>
							 } //end for j
						 }else{ //si no llegue al piso 7
							for (int8_t j = 0; j < 8; j++){
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	727b      	strb	r3, [r7, #9]
 8001faa:	e019      	b.n	8001fe0 <runBlockOut+0x1d0c>
								 ocupacion[k][j] = ocupacion[k + 1][j];
 8001fac:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8001fb0:	1c58      	adds	r0, r3, #1
 8001fb2:	f997 1009 	ldrsb.w	r1, [r7, #9]
 8001fb6:	f997 200d 	ldrsb.w	r2, [r7, #13]
 8001fba:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001fbe:	4c54      	ldr	r4, [pc, #336]	; (8002110 <runBlockOut+0x1e3c>)
 8001fc0:	00c0      	lsls	r0, r0, #3
 8001fc2:	4420      	add	r0, r4
 8001fc4:	4401      	add	r1, r0
 8001fc6:	7808      	ldrb	r0, [r1, #0]
 8001fc8:	4951      	ldr	r1, [pc, #324]	; (8002110 <runBlockOut+0x1e3c>)
 8001fca:	00d2      	lsls	r2, r2, #3
 8001fcc:	440a      	add	r2, r1
 8001fce:	4413      	add	r3, r2
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < 8; j++){
 8001fd4:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	3301      	adds	r3, #1
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	727b      	strb	r3, [r7, #9]
 8001fe0:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8001fe4:	2b07      	cmp	r3, #7
 8001fe6:	dde1      	ble.n	8001fac <runBlockOut+0x1cd8>
					 for (int8_t q = k; q < 8; q++){
 8001fe8:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	72fb      	strb	r3, [r7, #11]
 8001ff4:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8001ff8:	2b07      	cmp	r3, #7
 8001ffa:	ddb8      	ble.n	8001f6e <runBlockOut+0x1c9a>
							 } //end for j
						 } //end if q == 7

					 } //end for q
					 completaPiso = 0;
 8001ffc:	4b4b      	ldr	r3, [pc, #300]	; (800212c <runBlockOut+0x1e58>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	701a      	strb	r2, [r3, #0]
			for (int8_t k = 0; k < 8; k++){
 8002002:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002006:	b2db      	uxtb	r3, r3
 8002008:	3301      	adds	r3, #1
 800200a:	b2db      	uxtb	r3, r3
 800200c:	737b      	strb	r3, [r7, #13]
 800200e:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8002012:	2b07      	cmp	r3, #7
 8002014:	f77f af7d 	ble.w	8001f12 <runBlockOut+0x1c3e>
				 } //end if (completaPiso == 8)
			} //end for j

			estatus_juego = CHECK_PIEZA;
 8002018:	4b43      	ldr	r3, [pc, #268]	; (8002128 <runBlockOut+0x1e54>)
 800201a:	2202      	movs	r2, #2
 800201c:	701a      	strb	r2, [r3, #0]
		default:
		break;
 800201e:	bf00      	nop
	} //end switch estatus_juego

	if (flag_updateJuego != 0){
 8002020:	4b43      	ldr	r3, [pc, #268]	; (8002130 <runBlockOut+0x1e5c>)
 8002022:	781b      	ldrb	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	f000 8113 	beq.w	8002250 <runBlockOut+0x1f7c>

		//limpia el cubo
		for (uint8_t k = 0; k < 8; k++){
 800202a:	2300      	movs	r3, #0
 800202c:	723b      	strb	r3, [r7, #8]
 800202e:	e013      	b.n	8002058 <runBlockOut+0x1d84>
			for (uint8_t j = 0; j < 8; j++){
 8002030:	2300      	movs	r3, #0
 8002032:	71fb      	strb	r3, [r7, #7]
 8002034:	e00a      	b.n	800204c <runBlockOut+0x1d78>
				cube[k][j] =0;
 8002036:	7a3a      	ldrb	r2, [r7, #8]
 8002038:	79fb      	ldrb	r3, [r7, #7]
 800203a:	493e      	ldr	r1, [pc, #248]	; (8002134 <runBlockOut+0x1e60>)
 800203c:	00d2      	lsls	r2, r2, #3
 800203e:	440a      	add	r2, r1
 8002040:	4413      	add	r3, r2
 8002042:	2200      	movs	r2, #0
 8002044:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < 8; j++){
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	3301      	adds	r3, #1
 800204a:	71fb      	strb	r3, [r7, #7]
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	2b07      	cmp	r3, #7
 8002050:	d9f1      	bls.n	8002036 <runBlockOut+0x1d62>
		for (uint8_t k = 0; k < 8; k++){
 8002052:	7a3b      	ldrb	r3, [r7, #8]
 8002054:	3301      	adds	r3, #1
 8002056:	723b      	strb	r3, [r7, #8]
 8002058:	7a3b      	ldrb	r3, [r7, #8]
 800205a:	2b07      	cmp	r3, #7
 800205c:	d9e8      	bls.n	8002030 <runBlockOut+0x1d5c>
			} //end for j
		} //end for k

		//imprime matriz de ocupacion
		for (uint8_t i = 0; i < 8; i++){
 800205e:	2300      	movs	r3, #0
 8002060:	71bb      	strb	r3, [r7, #6]
 8002062:	e03f      	b.n	80020e4 <runBlockOut+0x1e10>
			for (uint8_t k = 0; k < 8; k++){
 8002064:	2300      	movs	r3, #0
 8002066:	717b      	strb	r3, [r7, #5]
 8002068:	e036      	b.n	80020d8 <runBlockOut+0x1e04>
				for (uint8_t j = 0; j < 8; j++){
 800206a:	2300      	movs	r3, #0
 800206c:	713b      	strb	r3, [r7, #4]
 800206e:	e02d      	b.n	80020cc <runBlockOut+0x1df8>
					if (ocupacion[k][j] & (0b1 << i) ){
 8002070:	797a      	ldrb	r2, [r7, #5]
 8002072:	793b      	ldrb	r3, [r7, #4]
 8002074:	4926      	ldr	r1, [pc, #152]	; (8002110 <runBlockOut+0x1e3c>)
 8002076:	00d2      	lsls	r2, r2, #3
 8002078:	440a      	add	r2, r1
 800207a:	4413      	add	r3, r2
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	461a      	mov	r2, r3
 8002080:	79bb      	ldrb	r3, [r7, #6]
 8002082:	fa42 f303 	asr.w	r3, r2, r3
 8002086:	f003 0301 	and.w	r3, r3, #1
 800208a:	2b00      	cmp	r3, #0
 800208c:	d01b      	beq.n	80020c6 <runBlockOut+0x1df2>
						cube[7 - k][j] |= (0x01 << i );
 800208e:	797b      	ldrb	r3, [r7, #5]
 8002090:	f1c3 0207 	rsb	r2, r3, #7
 8002094:	793b      	ldrb	r3, [r7, #4]
 8002096:	4927      	ldr	r1, [pc, #156]	; (8002134 <runBlockOut+0x1e60>)
 8002098:	00d2      	lsls	r2, r2, #3
 800209a:	440a      	add	r2, r1
 800209c:	4413      	add	r3, r2
 800209e:	781b      	ldrb	r3, [r3, #0]
 80020a0:	b25a      	sxtb	r2, r3
 80020a2:	79bb      	ldrb	r3, [r7, #6]
 80020a4:	2101      	movs	r1, #1
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	b25b      	sxtb	r3, r3
 80020ac:	4313      	orrs	r3, r2
 80020ae:	b259      	sxtb	r1, r3
 80020b0:	797b      	ldrb	r3, [r7, #5]
 80020b2:	f1c3 0207 	rsb	r2, r3, #7
 80020b6:	793b      	ldrb	r3, [r7, #4]
 80020b8:	b2c8      	uxtb	r0, r1
 80020ba:	491e      	ldr	r1, [pc, #120]	; (8002134 <runBlockOut+0x1e60>)
 80020bc:	00d2      	lsls	r2, r2, #3
 80020be:	440a      	add	r2, r1
 80020c0:	4413      	add	r3, r2
 80020c2:	4602      	mov	r2, r0
 80020c4:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 80020c6:	793b      	ldrb	r3, [r7, #4]
 80020c8:	3301      	adds	r3, #1
 80020ca:	713b      	strb	r3, [r7, #4]
 80020cc:	793b      	ldrb	r3, [r7, #4]
 80020ce:	2b07      	cmp	r3, #7
 80020d0:	d9ce      	bls.n	8002070 <runBlockOut+0x1d9c>
			for (uint8_t k = 0; k < 8; k++){
 80020d2:	797b      	ldrb	r3, [r7, #5]
 80020d4:	3301      	adds	r3, #1
 80020d6:	717b      	strb	r3, [r7, #5]
 80020d8:	797b      	ldrb	r3, [r7, #5]
 80020da:	2b07      	cmp	r3, #7
 80020dc:	d9c5      	bls.n	800206a <runBlockOut+0x1d96>
		for (uint8_t i = 0; i < 8; i++){
 80020de:	79bb      	ldrb	r3, [r7, #6]
 80020e0:	3301      	adds	r3, #1
 80020e2:	71bb      	strb	r3, [r7, #6]
 80020e4:	79bb      	ldrb	r3, [r7, #6]
 80020e6:	2b07      	cmp	r3, #7
 80020e8:	d9bc      	bls.n	8002064 <runBlockOut+0x1d90>
					} //end if ocupacion...
				} //end for j
			} //end for ja
		} //end for i

		if (flag_pieza != 0){
 80020ea:	4b13      	ldr	r3, [pc, #76]	; (8002138 <runBlockOut+0x1e64>)
 80020ec:	781b      	ldrb	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 80ab 	beq.w	800224a <runBlockOut+0x1f76>
			//dibuja la pieza
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80020f4:	2300      	movs	r3, #0
 80020f6:	70fb      	strb	r3, [r7, #3]
 80020f8:	e09a      	b.n	8002230 <runBlockOut+0x1f5c>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80020fa:	2300      	movs	r3, #0
 80020fc:	70bb      	strb	r3, [r7, #2]
 80020fe:	e084      	b.n	800220a <runBlockOut+0x1f36>
					//pieza[index_pieza].matriz[ka][j] = pieza[index_pieza].matrizAux[ka][j];
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8002100:	2300      	movs	r3, #0
 8002102:	707b      	strb	r3, [r7, #1]
 8002104:	e06f      	b.n	80021e6 <runBlockOut+0x1f12>
 8002106:	bf00      	nop
 8002108:	20000239 	.word	0x20000239
 800210c:	20000228 	.word	0x20000228
 8002110:	2000017c 	.word	0x2000017c
 8002114:	20000238 	.word	0x20000238
 8002118:	20000028 	.word	0x20000028
 800211c:	2000021c 	.word	0x2000021c
 8002120:	20000175 	.word	0x20000175
 8002124:	20000176 	.word	0x20000176
 8002128:	20000178 	.word	0x20000178
 800212c:	20000179 	.word	0x20000179
 8002130:	20000177 	.word	0x20000177
 8002134:	200003e4 	.word	0x200003e4
 8002138:	20000174 	.word	0x20000174
						if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800213c:	4b46      	ldr	r3, [pc, #280]	; (8002258 <runBlockOut+0x1f84>)
 800213e:	f993 3000 	ldrsb.w	r3, [r3]
 8002142:	4a46      	ldr	r2, [pc, #280]	; (800225c <runBlockOut+0x1f88>)
 8002144:	011b      	lsls	r3, r3, #4
 8002146:	4413      	add	r3, r2
 8002148:	3304      	adds	r3, #4
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800215a:	4413      	add	r3, r2
 800215c:	781b      	ldrb	r3, [r3, #0]
 800215e:	461a      	mov	r2, r3
 8002160:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8002164:	fa42 f303 	asr.w	r3, r2, r3
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d034      	beq.n	80021da <runBlockOut+0x1f06>
							cube[7 - k - pos_piezaZ][j + pos_piezaY] |= (0x01 << (i + pos_piezaX) );
 8002170:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002174:	f1c3 0307 	rsb	r3, r3, #7
 8002178:	4a39      	ldr	r2, [pc, #228]	; (8002260 <runBlockOut+0x1f8c>)
 800217a:	f992 2000 	ldrsb.w	r2, [r2]
 800217e:	1a9a      	subs	r2, r3, r2
 8002180:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002184:	4937      	ldr	r1, [pc, #220]	; (8002264 <runBlockOut+0x1f90>)
 8002186:	f991 1000 	ldrsb.w	r1, [r1]
 800218a:	440b      	add	r3, r1
 800218c:	4936      	ldr	r1, [pc, #216]	; (8002268 <runBlockOut+0x1f94>)
 800218e:	00d2      	lsls	r2, r2, #3
 8002190:	440a      	add	r2, r1
 8002192:	4413      	add	r3, r2
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	b25a      	sxtb	r2, r3
 8002198:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800219c:	4933      	ldr	r1, [pc, #204]	; (800226c <runBlockOut+0x1f98>)
 800219e:	f991 1000 	ldrsb.w	r1, [r1]
 80021a2:	440b      	add	r3, r1
 80021a4:	2101      	movs	r1, #1
 80021a6:	fa01 f303 	lsl.w	r3, r1, r3
 80021aa:	b25b      	sxtb	r3, r3
 80021ac:	4313      	orrs	r3, r2
 80021ae:	b258      	sxtb	r0, r3
 80021b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80021b4:	f1c3 0307 	rsb	r3, r3, #7
 80021b8:	4a29      	ldr	r2, [pc, #164]	; (8002260 <runBlockOut+0x1f8c>)
 80021ba:	f992 2000 	ldrsb.w	r2, [r2]
 80021be:	1a9a      	subs	r2, r3, r2
 80021c0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80021c4:	4927      	ldr	r1, [pc, #156]	; (8002264 <runBlockOut+0x1f90>)
 80021c6:	f991 1000 	ldrsb.w	r1, [r1]
 80021ca:	440b      	add	r3, r1
 80021cc:	b2c0      	uxtb	r0, r0
 80021ce:	4926      	ldr	r1, [pc, #152]	; (8002268 <runBlockOut+0x1f94>)
 80021d0:	00d2      	lsls	r2, r2, #3
 80021d2:	440a      	add	r2, r1
 80021d4:	4413      	add	r3, r2
 80021d6:	4602      	mov	r2, r0
 80021d8:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80021da:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	3301      	adds	r3, #1
 80021e2:	b2db      	uxtb	r3, r3
 80021e4:	707b      	strb	r3, [r7, #1]
 80021e6:	f997 3001 	ldrsb.w	r3, [r7, #1]
 80021ea:	4a1b      	ldr	r2, [pc, #108]	; (8002258 <runBlockOut+0x1f84>)
 80021ec:	f992 2000 	ldrsb.w	r2, [r2]
 80021f0:	491a      	ldr	r1, [pc, #104]	; (800225c <runBlockOut+0x1f88>)
 80021f2:	0112      	lsls	r2, r2, #4
 80021f4:	440a      	add	r2, r1
 80021f6:	3201      	adds	r2, #1
 80021f8:	7812      	ldrb	r2, [r2, #0]
 80021fa:	4293      	cmp	r3, r2
 80021fc:	db9e      	blt.n	800213c <runBlockOut+0x1e68>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80021fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002202:	b2db      	uxtb	r3, r3
 8002204:	3301      	adds	r3, #1
 8002206:	b2db      	uxtb	r3, r3
 8002208:	70bb      	strb	r3, [r7, #2]
 800220a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800220e:	4a12      	ldr	r2, [pc, #72]	; (8002258 <runBlockOut+0x1f84>)
 8002210:	f992 2000 	ldrsb.w	r2, [r2]
 8002214:	4911      	ldr	r1, [pc, #68]	; (800225c <runBlockOut+0x1f88>)
 8002216:	0112      	lsls	r2, r2, #4
 8002218:	440a      	add	r2, r1
 800221a:	3201      	adds	r2, #1
 800221c:	7812      	ldrb	r2, [r2, #0]
 800221e:	4293      	cmp	r3, r2
 8002220:	f6ff af6e 	blt.w	8002100 <runBlockOut+0x1e2c>
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8002224:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002228:	b2db      	uxtb	r3, r3
 800222a:	3301      	adds	r3, #1
 800222c:	b2db      	uxtb	r3, r3
 800222e:	70fb      	strb	r3, [r7, #3]
 8002230:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002234:	4a08      	ldr	r2, [pc, #32]	; (8002258 <runBlockOut+0x1f84>)
 8002236:	f992 2000 	ldrsb.w	r2, [r2]
 800223a:	4908      	ldr	r1, [pc, #32]	; (800225c <runBlockOut+0x1f88>)
 800223c:	0112      	lsls	r2, r2, #4
 800223e:	440a      	add	r2, r1
 8002240:	3201      	adds	r2, #1
 8002242:	7812      	ldrb	r2, [r2, #0]
 8002244:	4293      	cmp	r3, r2
 8002246:	f6ff af58 	blt.w	80020fa <runBlockOut+0x1e26>
					} //end for z
				} //end for za
			} //end for x
		} //end if flag_pieza

		flag_updateJuego = 0;
 800224a:	4b09      	ldr	r3, [pc, #36]	; (8002270 <runBlockOut+0x1f9c>)
 800224c:	2200      	movs	r2, #0
 800224e:	701a      	strb	r2, [r3, #0]

	} //end if flag_updateJuego
} //end runBlockOut()
 8002250:	bf00      	nop
 8002252:	374c      	adds	r7, #76	; 0x4c
 8002254:	46bd      	mov	sp, r7
 8002256:	bd90      	pop	{r4, r7, pc}
 8002258:	20000238 	.word	0x20000238
 800225c:	20000028 	.word	0x20000028
 8002260:	20000239 	.word	0x20000239
 8002264:	20000228 	.word	0x20000228
 8002268:	200003e4 	.word	0x200003e4
 800226c:	2000021c 	.word	0x2000021c
 8002270:	20000177 	.word	0x20000177

08002274 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 8002278:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800227c:	4811      	ldr	r0, [pc, #68]	; (80022c4 <lecturaTeclas+0x50>)
 800227e:	f001 fd41 	bl	8003d04 <HAL_GPIO_ReadPin>
 8002282:	4603      	mov	r3, r0
 8002284:	461a      	mov	r2, r3
 8002286:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <lecturaTeclas+0x54>)
 8002288:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 800228a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800228e:	480d      	ldr	r0, [pc, #52]	; (80022c4 <lecturaTeclas+0x50>)
 8002290:	f001 fd38 	bl	8003d04 <HAL_GPIO_ReadPin>
 8002294:	4603      	mov	r3, r0
 8002296:	461a      	mov	r2, r3
 8002298:	4b0b      	ldr	r3, [pc, #44]	; (80022c8 <lecturaTeclas+0x54>)
 800229a:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 800229c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80022a0:	4808      	ldr	r0, [pc, #32]	; (80022c4 <lecturaTeclas+0x50>)
 80022a2:	f001 fd2f 	bl	8003d04 <HAL_GPIO_ReadPin>
 80022a6:	4603      	mov	r3, r0
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b07      	ldr	r3, [pc, #28]	; (80022c8 <lecturaTeclas+0x54>)
 80022ac:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 80022ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80022b2:	4804      	ldr	r0, [pc, #16]	; (80022c4 <lecturaTeclas+0x50>)
 80022b4:	f001 fd26 	bl	8003d04 <HAL_GPIO_ReadPin>
 80022b8:	4603      	mov	r3, r0
 80022ba:	461a      	mov	r2, r3
 80022bc:	4b02      	ldr	r3, [pc, #8]	; (80022c8 <lecturaTeclas+0x54>)
 80022be:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 80022c0:	bf00      	nop
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40010c00 	.word	0x40010c00
 80022c8:	200000d8 	.word	0x200000d8

080022cc <update_teclas>:

void update_teclas (void){
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 80022d0:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <update_teclas+0x2c>)
 80022d2:	781a      	ldrb	r2, [r3, #0]
 80022d4:	4b09      	ldr	r3, [pc, #36]	; (80022fc <update_teclas+0x30>)
 80022d6:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 80022d8:	4b07      	ldr	r3, [pc, #28]	; (80022f8 <update_teclas+0x2c>)
 80022da:	785a      	ldrb	r2, [r3, #1]
 80022dc:	4b07      	ldr	r3, [pc, #28]	; (80022fc <update_teclas+0x30>)
 80022de:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 80022e0:	4b05      	ldr	r3, [pc, #20]	; (80022f8 <update_teclas+0x2c>)
 80022e2:	789a      	ldrb	r2, [r3, #2]
 80022e4:	4b05      	ldr	r3, [pc, #20]	; (80022fc <update_teclas+0x30>)
 80022e6:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 80022e8:	4b03      	ldr	r3, [pc, #12]	; (80022f8 <update_teclas+0x2c>)
 80022ea:	78da      	ldrb	r2, [r3, #3]
 80022ec:	4b03      	ldr	r3, [pc, #12]	; (80022fc <update_teclas+0x30>)
 80022ee:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 80022f0:	bf00      	nop
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	200000d8 	.word	0x200000d8
 80022fc:	200000dc 	.word	0x200000dc

08002300 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 8002300:	b480      	push	{r7}
 8002302:	b083      	sub	sp, #12
 8002304:	af00      	add	r7, sp, #0
 8002306:	4603      	mov	r3, r0
 8002308:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	4a0c      	ldr	r2, [pc, #48]	; (8002340 <getStatBoton+0x40>)
 800230e:	5cd3      	ldrb	r3, [r2, r3]
 8002310:	2b00      	cmp	r3, #0
 8002312:	d008      	beq.n	8002326 <getStatBoton+0x26>
		if (last_boton[b] != 0){
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	4a0b      	ldr	r2, [pc, #44]	; (8002344 <getStatBoton+0x44>)
 8002318:	5cd3      	ldrb	r3, [r2, r3]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <getStatBoton+0x22>
			return HIGH_L;
 800231e:	2301      	movs	r3, #1
 8002320:	e009      	b.n	8002336 <getStatBoton+0x36>
		}else{
			return RISE;
 8002322:	2303      	movs	r3, #3
 8002324:	e007      	b.n	8002336 <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	4a06      	ldr	r2, [pc, #24]	; (8002344 <getStatBoton+0x44>)
 800232a:	5cd3      	ldrb	r3, [r2, r3]
 800232c:	2b00      	cmp	r3, #0
 800232e:	d001      	beq.n	8002334 <getStatBoton+0x34>
			return FALL;
 8002330:	2302      	movs	r3, #2
 8002332:	e000      	b.n	8002336 <getStatBoton+0x36>
		}else{
			return LOW_L;
 8002334:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	bc80      	pop	{r7}
 800233e:	4770      	bx	lr
 8002340:	200000d8 	.word	0x200000d8
 8002344:	200000dc 	.word	0x200000dc

08002348 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800234e:	f107 0310 	add.w	r3, r7, #16
 8002352:	2200      	movs	r2, #0
 8002354:	601a      	str	r2, [r3, #0]
 8002356:	605a      	str	r2, [r3, #4]
 8002358:	609a      	str	r2, [r3, #8]
 800235a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800235c:	4b3d      	ldr	r3, [pc, #244]	; (8002454 <MX_GPIO_Init+0x10c>)
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	4a3c      	ldr	r2, [pc, #240]	; (8002454 <MX_GPIO_Init+0x10c>)
 8002362:	f043 0310 	orr.w	r3, r3, #16
 8002366:	6193      	str	r3, [r2, #24]
 8002368:	4b3a      	ldr	r3, [pc, #232]	; (8002454 <MX_GPIO_Init+0x10c>)
 800236a:	699b      	ldr	r3, [r3, #24]
 800236c:	f003 0310 	and.w	r3, r3, #16
 8002370:	60fb      	str	r3, [r7, #12]
 8002372:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002374:	4b37      	ldr	r3, [pc, #220]	; (8002454 <MX_GPIO_Init+0x10c>)
 8002376:	699b      	ldr	r3, [r3, #24]
 8002378:	4a36      	ldr	r2, [pc, #216]	; (8002454 <MX_GPIO_Init+0x10c>)
 800237a:	f043 0320 	orr.w	r3, r3, #32
 800237e:	6193      	str	r3, [r2, #24]
 8002380:	4b34      	ldr	r3, [pc, #208]	; (8002454 <MX_GPIO_Init+0x10c>)
 8002382:	699b      	ldr	r3, [r3, #24]
 8002384:	f003 0320 	and.w	r3, r3, #32
 8002388:	60bb      	str	r3, [r7, #8]
 800238a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800238c:	4b31      	ldr	r3, [pc, #196]	; (8002454 <MX_GPIO_Init+0x10c>)
 800238e:	699b      	ldr	r3, [r3, #24]
 8002390:	4a30      	ldr	r2, [pc, #192]	; (8002454 <MX_GPIO_Init+0x10c>)
 8002392:	f043 0304 	orr.w	r3, r3, #4
 8002396:	6193      	str	r3, [r2, #24]
 8002398:	4b2e      	ldr	r3, [pc, #184]	; (8002454 <MX_GPIO_Init+0x10c>)
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0304 	and.w	r3, r3, #4
 80023a0:	607b      	str	r3, [r7, #4]
 80023a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a4:	4b2b      	ldr	r3, [pc, #172]	; (8002454 <MX_GPIO_Init+0x10c>)
 80023a6:	699b      	ldr	r3, [r3, #24]
 80023a8:	4a2a      	ldr	r2, [pc, #168]	; (8002454 <MX_GPIO_Init+0x10c>)
 80023aa:	f043 0308 	orr.w	r3, r3, #8
 80023ae:	6193      	str	r3, [r2, #24]
 80023b0:	4b28      	ldr	r3, [pc, #160]	; (8002454 <MX_GPIO_Init+0x10c>)
 80023b2:	699b      	ldr	r3, [r3, #24]
 80023b4:	f003 0308 	and.w	r3, r3, #8
 80023b8:	603b      	str	r3, [r7, #0]
 80023ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80023bc:	2200      	movs	r2, #0
 80023be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80023c2:	4825      	ldr	r0, [pc, #148]	; (8002458 <MX_GPIO_Init+0x110>)
 80023c4:	f001 fcb5 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 80023c8:	2200      	movs	r2, #0
 80023ca:	2103      	movs	r1, #3
 80023cc:	4823      	ldr	r0, [pc, #140]	; (800245c <MX_GPIO_Init+0x114>)
 80023ce:	f001 fcb0 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2101      	movs	r1, #1
 80023d6:	4822      	ldr	r0, [pc, #136]	; (8002460 <MX_GPIO_Init+0x118>)
 80023d8:	f001 fcab 	bl	8003d32 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80023dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e2:	2301      	movs	r3, #1
 80023e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e6:	2300      	movs	r3, #0
 80023e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023ea:	2302      	movs	r3, #2
 80023ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ee:	f107 0310 	add.w	r3, r7, #16
 80023f2:	4619      	mov	r1, r3
 80023f4:	4818      	ldr	r0, [pc, #96]	; (8002458 <MX_GPIO_Init+0x110>)
 80023f6:	f001 fb2b 	bl	8003a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 80023fa:	2303      	movs	r3, #3
 80023fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023fe:	2301      	movs	r3, #1
 8002400:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002406:	2302      	movs	r3, #2
 8002408:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800240a:	f107 0310 	add.w	r3, r7, #16
 800240e:	4619      	mov	r1, r3
 8002410:	4812      	ldr	r0, [pc, #72]	; (800245c <MX_GPIO_Init+0x114>)
 8002412:	f001 fb1d 	bl	8003a50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 8002416:	2301      	movs	r3, #1
 8002418:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800241a:	2301      	movs	r3, #1
 800241c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800241e:	2300      	movs	r3, #0
 8002420:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002422:	2302      	movs	r3, #2
 8002424:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 8002426:	f107 0310 	add.w	r3, r7, #16
 800242a:	4619      	mov	r1, r3
 800242c:	480c      	ldr	r0, [pc, #48]	; (8002460 <MX_GPIO_Init+0x118>)
 800242e:	f001 fb0f 	bl	8003a50 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 8002432:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8002436:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002438:	2300      	movs	r3, #0
 800243a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800243c:	2301      	movs	r3, #1
 800243e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002440:	f107 0310 	add.w	r3, r7, #16
 8002444:	4619      	mov	r1, r3
 8002446:	4806      	ldr	r0, [pc, #24]	; (8002460 <MX_GPIO_Init+0x118>)
 8002448:	f001 fb02 	bl	8003a50 <HAL_GPIO_Init>

}
 800244c:	bf00      	nop
 800244e:	3720      	adds	r7, #32
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	40021000 	.word	0x40021000
 8002458:	40011000 	.word	0x40011000
 800245c:	40010800 	.word	0x40010800
 8002460:	40010c00 	.word	0x40010c00

08002464 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002468:	4b12      	ldr	r3, [pc, #72]	; (80024b4 <MX_I2C1_Init+0x50>)
 800246a:	4a13      	ldr	r2, [pc, #76]	; (80024b8 <MX_I2C1_Init+0x54>)
 800246c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800246e:	4b11      	ldr	r3, [pc, #68]	; (80024b4 <MX_I2C1_Init+0x50>)
 8002470:	4a12      	ldr	r2, [pc, #72]	; (80024bc <MX_I2C1_Init+0x58>)
 8002472:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002474:	4b0f      	ldr	r3, [pc, #60]	; (80024b4 <MX_I2C1_Init+0x50>)
 8002476:	2200      	movs	r2, #0
 8002478:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800247a:	4b0e      	ldr	r3, [pc, #56]	; (80024b4 <MX_I2C1_Init+0x50>)
 800247c:	2200      	movs	r2, #0
 800247e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002480:	4b0c      	ldr	r3, [pc, #48]	; (80024b4 <MX_I2C1_Init+0x50>)
 8002482:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002486:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002488:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <MX_I2C1_Init+0x50>)
 800248a:	2200      	movs	r2, #0
 800248c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800248e:	4b09      	ldr	r3, [pc, #36]	; (80024b4 <MX_I2C1_Init+0x50>)
 8002490:	2200      	movs	r2, #0
 8002492:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002494:	4b07      	ldr	r3, [pc, #28]	; (80024b4 <MX_I2C1_Init+0x50>)
 8002496:	2200      	movs	r2, #0
 8002498:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800249a:	4b06      	ldr	r3, [pc, #24]	; (80024b4 <MX_I2C1_Init+0x50>)
 800249c:	2200      	movs	r2, #0
 800249e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80024a0:	4804      	ldr	r0, [pc, #16]	; (80024b4 <MX_I2C1_Init+0x50>)
 80024a2:	f001 fc5f 	bl	8003d64 <HAL_I2C_Init>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d001      	beq.n	80024b0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80024ac:	f000 fa82 	bl	80029b4 <Error_Handler>
  }

}
 80024b0:	bf00      	nop
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	2000023c 	.word	0x2000023c
 80024b8:	40005400 	.word	0x40005400
 80024bc:	000186a0 	.word	0x000186a0

080024c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b088      	sub	sp, #32
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024c8:	f107 0310 	add.w	r3, r7, #16
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	605a      	str	r2, [r3, #4]
 80024d2:	609a      	str	r2, [r3, #8]
 80024d4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	4a15      	ldr	r2, [pc, #84]	; (8002530 <HAL_I2C_MspInit+0x70>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d123      	bne.n	8002528 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024e0:	4b14      	ldr	r3, [pc, #80]	; (8002534 <HAL_I2C_MspInit+0x74>)
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	4a13      	ldr	r2, [pc, #76]	; (8002534 <HAL_I2C_MspInit+0x74>)
 80024e6:	f043 0308 	orr.w	r3, r3, #8
 80024ea:	6193      	str	r3, [r2, #24]
 80024ec:	4b11      	ldr	r3, [pc, #68]	; (8002534 <HAL_I2C_MspInit+0x74>)
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	60fb      	str	r3, [r7, #12]
 80024f6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024f8:	23c0      	movs	r3, #192	; 0xc0
 80024fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024fc:	2312      	movs	r3, #18
 80024fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002500:	2303      	movs	r3, #3
 8002502:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002504:	f107 0310 	add.w	r3, r7, #16
 8002508:	4619      	mov	r1, r3
 800250a:	480b      	ldr	r0, [pc, #44]	; (8002538 <HAL_I2C_MspInit+0x78>)
 800250c:	f001 faa0 	bl	8003a50 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002510:	4b08      	ldr	r3, [pc, #32]	; (8002534 <HAL_I2C_MspInit+0x74>)
 8002512:	69db      	ldr	r3, [r3, #28]
 8002514:	4a07      	ldr	r2, [pc, #28]	; (8002534 <HAL_I2C_MspInit+0x74>)
 8002516:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800251a:	61d3      	str	r3, [r2, #28]
 800251c:	4b05      	ldr	r3, [pc, #20]	; (8002534 <HAL_I2C_MspInit+0x74>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002524:	60bb      	str	r3, [r7, #8]
 8002526:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002528:	bf00      	nop
 800252a:	3720      	adds	r7, #32
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40005400 	.word	0x40005400
 8002534:	40021000 	.word	0x40021000
 8002538:	40010c00 	.word	0x40010c00

0800253c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800253c:	b598      	push	{r3, r4, r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002540:	f000 fcf2 	bl	8002f28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002544:	f000 f94a 	bl	80027dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002548:	f7ff fefe 	bl	8002348 <MX_GPIO_Init>
  MX_I2C1_Init();
 800254c:	f7ff ff8a 	bl	8002464 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002550:	f000 fa36 	bl	80029c0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002554:	f000 fc44 	bl	8002de0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8002558:	f7fd fe42 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 800255c:	f000 fb66 	bl	8002c2c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002560:	f000 fbb0 	bl	8002cc4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 8002564:	2201      	movs	r2, #1
 8002566:	4988      	ldr	r1, [pc, #544]	; (8002788 <main+0x24c>)
 8002568:	4888      	ldr	r0, [pc, #544]	; (800278c <main+0x250>)
 800256a:	f7fd fdef 	bl	800014c <spi_74HC595_init>

  loading = 1;
 800256e:	4b88      	ldr	r3, [pc, #544]	; (8002790 <main+0x254>)
 8002570:	2201      	movs	r2, #1
 8002572:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8002574:	4a87      	ldr	r2, [pc, #540]	; (8002794 <main+0x258>)
 8002576:	f04f 0300 	mov.w	r3, #0
 800257a:	f04f 0400 	mov.w	r4, #0
 800257e:	e9c2 3400 	strd	r3, r4, [r2]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 8002582:	4885      	ldr	r0, [pc, #532]	; (8002798 <main+0x25c>)
 8002584:	f000 fe2c 	bl	80031e0 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 8002588:	4883      	ldr	r0, [pc, #524]	; (8002798 <main+0x25c>)
 800258a:	f000 ff03 	bl	8003394 <HAL_ADC_GetValue>
 800258e:	4603      	mov	r3, r0
 8002590:	b29a      	uxth	r2, r3
 8002592:	4b82      	ldr	r3, [pc, #520]	; (800279c <main+0x260>)
 8002594:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 8002596:	4b81      	ldr	r3, [pc, #516]	; (800279c <main+0x260>)
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f003 fd32 	bl	8006004 <srand>
  HAL_ADC_Stop(&hadc1);
 80025a0:	487d      	ldr	r0, [pc, #500]	; (8002798 <main+0x25c>)
 80025a2:	f000 fecb 	bl	800333c <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80025a6:	2200      	movs	r2, #0
 80025a8:	2101      	movs	r1, #1
 80025aa:	487d      	ldr	r0, [pc, #500]	; (80027a0 <main+0x264>)
 80025ac:	f001 fbc1 	bl	8003d32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80025b0:	2201      	movs	r2, #1
 80025b2:	2102      	movs	r1, #2
 80025b4:	487a      	ldr	r0, [pc, #488]	; (80027a0 <main+0x264>)
 80025b6:	f001 fbbc 	bl	8003d32 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 80025ba:	2201      	movs	r2, #1
 80025bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025c0:	4878      	ldr	r0, [pc, #480]	; (80027a4 <main+0x268>)
 80025c2:	f001 fbb6 	bl	8003d32 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 80025c6:	4878      	ldr	r0, [pc, #480]	; (80027a8 <main+0x26c>)
 80025c8:	f002 fc8c 	bl	8004ee4 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 80025cc:	4877      	ldr	r0, [pc, #476]	; (80027ac <main+0x270>)
 80025ce:	f002 fc89 	bl	8004ee4 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 80025d2:	2201      	movs	r2, #1
 80025d4:	4976      	ldr	r1, [pc, #472]	; (80027b0 <main+0x274>)
 80025d6:	4877      	ldr	r0, [pc, #476]	; (80027b4 <main+0x278>)
 80025d8:	f003 f86f 	bl	80056ba <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 80025dc:	f7ff fe76 	bl	80022cc <update_teclas>
//	  check_menu();

	  if (flag_tim3 != 0){
 80025e0:	4b75      	ldr	r3, [pc, #468]	; (80027b8 <main+0x27c>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d033      	beq.n	8002650 <main+0x114>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 80025e8:	4b74      	ldr	r3, [pc, #464]	; (80027bc <main+0x280>)
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d006      	beq.n	80025fe <main+0xc2>
			  antiRebote--;
 80025f0:	4b72      	ldr	r3, [pc, #456]	; (80027bc <main+0x280>)
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b2da      	uxtb	r2, r3
 80025f8:	4b70      	ldr	r3, [pc, #448]	; (80027bc <main+0x280>)
 80025fa:	701a      	strb	r2, [r3, #0]
 80025fc:	e004      	b.n	8002608 <main+0xcc>
		  }else{
			  lecturaTeclas();
 80025fe:	f7ff fe39 	bl	8002274 <lecturaTeclas>

			  antiRebote = 1;
 8002602:	4b6e      	ldr	r3, [pc, #440]	; (80027bc <main+0x280>)
 8002604:	2201      	movs	r2, #1
 8002606:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 8002608:	4b6d      	ldr	r3, [pc, #436]	; (80027c0 <main+0x284>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d00b      	beq.n	8002628 <main+0xec>

			  entradaJoystick = (char)rxChar;
 8002610:	4b67      	ldr	r3, [pc, #412]	; (80027b0 <main+0x274>)
 8002612:	781a      	ldrb	r2, [r3, #0]
 8002614:	4b6b      	ldr	r3, [pc, #428]	; (80027c4 <main+0x288>)
 8002616:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 8002618:	2201      	movs	r2, #1
 800261a:	4965      	ldr	r1, [pc, #404]	; (80027b0 <main+0x274>)
 800261c:	4865      	ldr	r0, [pc, #404]	; (80027b4 <main+0x278>)
 800261e:	f003 f84c 	bl	80056ba <HAL_UART_Receive_IT>
			  flag_uart = 0;
 8002622:	4b67      	ldr	r3, [pc, #412]	; (80027c0 <main+0x284>)
 8002624:	2200      	movs	r2, #0
 8002626:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 8002628:	4b67      	ldr	r3, [pc, #412]	; (80027c8 <main+0x28c>)
 800262a:	881b      	ldrh	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d006      	beq.n	800263e <main+0x102>
			  periodo_blockOut--;
 8002630:	4b65      	ldr	r3, [pc, #404]	; (80027c8 <main+0x28c>)
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	3b01      	subs	r3, #1
 8002636:	b29a      	uxth	r2, r3
 8002638:	4b63      	ldr	r3, [pc, #396]	; (80027c8 <main+0x28c>)
 800263a:	801a      	strh	r2, [r3, #0]
 800263c:	e005      	b.n	800264a <main+0x10e>
		  }else{
			  periodo_blockOut = 150;
 800263e:	4b62      	ldr	r3, [pc, #392]	; (80027c8 <main+0x28c>)
 8002640:	2296      	movs	r2, #150	; 0x96
 8002642:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 8002644:	4b61      	ldr	r3, [pc, #388]	; (80027cc <main+0x290>)
 8002646:	2201      	movs	r2, #1
 8002648:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  flag_tim3 = 0;
 800264a:	4b5b      	ldr	r3, [pc, #364]	; (80027b8 <main+0x27c>)
 800264c:	2200      	movs	r2, #0
 800264e:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8002650:	4b50      	ldr	r3, [pc, #320]	; (8002794 <main+0x258>)
 8002652:	e9d3 1200 	ldrd	r1, r2, [r3]
 8002656:	1c4b      	adds	r3, r1, #1
 8002658:	f142 0400 	adc.w	r4, r2, #0
 800265c:	4a4d      	ldr	r2, [pc, #308]	; (8002794 <main+0x258>)
 800265e:	e9c2 3400 	strd	r3, r4, [r2]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 8002662:	2000      	movs	r0, #0
 8002664:	f7ff fe4c 	bl	8002300 <getStatBoton>
 8002668:	4603      	mov	r3, r0
 800266a:	2b02      	cmp	r3, #2
 800266c:	d138      	bne.n	80026e0 <main+0x1a4>
		  clearCube();
 800266e:	f000 f94f 	bl	8002910 <clearCube>
		  loading = 1;
 8002672:	4b47      	ldr	r3, [pc, #284]	; (8002790 <main+0x254>)
 8002674:	2201      	movs	r2, #1
 8002676:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002678:	4b55      	ldr	r3, [pc, #340]	; (80027d0 <main+0x294>)
 800267a:	2200      	movs	r2, #0
 800267c:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 800267e:	4b55      	ldr	r3, [pc, #340]	; (80027d4 <main+0x298>)
 8002680:	781b      	ldrb	r3, [r3, #0]
 8002682:	3301      	adds	r3, #1
 8002684:	b2da      	uxtb	r2, r3
 8002686:	4b53      	ldr	r3, [pc, #332]	; (80027d4 <main+0x298>)
 8002688:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 800268a:	4b52      	ldr	r3, [pc, #328]	; (80027d4 <main+0x298>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b09      	cmp	r3, #9
 8002690:	d102      	bne.n	8002698 <main+0x15c>
			  currentEffect = 0;
 8002692:	4b50      	ldr	r3, [pc, #320]	; (80027d4 <main+0x298>)
 8002694:	2200      	movs	r2, #0
 8002696:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002698:	4b3e      	ldr	r3, [pc, #248]	; (8002794 <main+0x258>)
 800269a:	cb18      	ldmia	r3, {r3, r4}
 800269c:	4618      	mov	r0, r3
 800269e:	f003 fcb1 	bl	8006004 <srand>
		  randomTimer = 0;
 80026a2:	4a3c      	ldr	r2, [pc, #240]	; (8002794 <main+0x258>)
 80026a4:	f04f 0300 	mov.w	r3, #0
 80026a8:	f04f 0400 	mov.w	r4, #0
 80026ac:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 80026b0:	2201      	movs	r2, #1
 80026b2:	2101      	movs	r1, #1
 80026b4:	483a      	ldr	r0, [pc, #232]	; (80027a0 <main+0x264>)
 80026b6:	f001 fb3c 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 80026ba:	2200      	movs	r2, #0
 80026bc:	2102      	movs	r1, #2
 80026be:	4838      	ldr	r0, [pc, #224]	; (80027a0 <main+0x264>)
 80026c0:	f001 fb37 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80026c4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80026c8:	f000 fc90 	bl	8002fec <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 80026cc:	2200      	movs	r2, #0
 80026ce:	2101      	movs	r1, #1
 80026d0:	4833      	ldr	r0, [pc, #204]	; (80027a0 <main+0x264>)
 80026d2:	f001 fb2e 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 80026d6:	2201      	movs	r2, #1
 80026d8:	2102      	movs	r1, #2
 80026da:	4831      	ldr	r0, [pc, #196]	; (80027a0 <main+0x264>)
 80026dc:	f001 fb29 	bl	8003d32 <HAL_GPIO_WritePin>
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 80026e0:	2001      	movs	r0, #1
 80026e2:	f7ff fe0d 	bl	8002300 <getStatBoton>
 80026e6:	4603      	mov	r3, r0
 80026e8:	2b02      	cmp	r3, #2
 80026ea:	d13f      	bne.n	800276c <main+0x230>
		  clearCube();
 80026ec:	f000 f910 	bl	8002910 <clearCube>
		  loading = 1;
 80026f0:	4b27      	ldr	r3, [pc, #156]	; (8002790 <main+0x254>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 80026f6:	4b36      	ldr	r3, [pc, #216]	; (80027d0 <main+0x294>)
 80026f8:	2200      	movs	r2, #0
 80026fa:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 80026fc:	4b35      	ldr	r3, [pc, #212]	; (80027d4 <main+0x298>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	3b01      	subs	r3, #1
 8002702:	b2da      	uxtb	r2, r3
 8002704:	4b33      	ldr	r3, [pc, #204]	; (80027d4 <main+0x298>)
 8002706:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8002708:	4b32      	ldr	r3, [pc, #200]	; (80027d4 <main+0x298>)
 800270a:	781b      	ldrb	r3, [r3, #0]
 800270c:	2b00      	cmp	r3, #0
 800270e:	d006      	beq.n	800271e <main+0x1e2>
			  currentEffect--;
 8002710:	4b30      	ldr	r3, [pc, #192]	; (80027d4 <main+0x298>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	3b01      	subs	r3, #1
 8002716:	b2da      	uxtb	r2, r3
 8002718:	4b2e      	ldr	r3, [pc, #184]	; (80027d4 <main+0x298>)
 800271a:	701a      	strb	r2, [r3, #0]
 800271c:	e002      	b.n	8002724 <main+0x1e8>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 800271e:	4b2d      	ldr	r3, [pc, #180]	; (80027d4 <main+0x298>)
 8002720:	2208      	movs	r2, #8
 8002722:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002724:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <main+0x258>)
 8002726:	cb18      	ldmia	r3, {r3, r4}
 8002728:	4618      	mov	r0, r3
 800272a:	f003 fc6b 	bl	8006004 <srand>
		  randomTimer = 0;
 800272e:	4a19      	ldr	r2, [pc, #100]	; (8002794 <main+0x258>)
 8002730:	f04f 0300 	mov.w	r3, #0
 8002734:	f04f 0400 	mov.w	r4, #0
 8002738:	e9c2 3400 	strd	r3, r4, [r2]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 800273c:	2201      	movs	r2, #1
 800273e:	2101      	movs	r1, #1
 8002740:	4817      	ldr	r0, [pc, #92]	; (80027a0 <main+0x264>)
 8002742:	f001 faf6 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8002746:	2200      	movs	r2, #0
 8002748:	2102      	movs	r1, #2
 800274a:	4815      	ldr	r0, [pc, #84]	; (80027a0 <main+0x264>)
 800274c:	f001 faf1 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8002750:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002754:	f000 fc4a 	bl	8002fec <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8002758:	2200      	movs	r2, #0
 800275a:	2101      	movs	r1, #1
 800275c:	4810      	ldr	r0, [pc, #64]	; (80027a0 <main+0x264>)
 800275e:	f001 fae8 	bl	8003d32 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002762:	2201      	movs	r2, #1
 8002764:	2102      	movs	r1, #2
 8002766:	480e      	ldr	r0, [pc, #56]	; (80027a0 <main+0x264>)
 8002768:	f001 fae3 	bl	8003d32 <HAL_GPIO_WritePin>
*/
//	  drawCube(0, 0, 0, 8);
//	  fireWork();
//	  testBlockOut();
//	  lightCube();
	  runBlockOut();
 800276c:	f7fd fdb2 	bl	80002d4 <runBlockOut>

	  if (flag_nextLevel != 0){
 8002770:	4b19      	ldr	r3, [pc, #100]	; (80027d8 <main+0x29c>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	2b00      	cmp	r3, #0
 8002776:	f43f af31 	beq.w	80025dc <main+0xa0>
		  renderCube();
 800277a:	f000 f88b 	bl	8002894 <renderCube>
		  flag_nextLevel = 0;
 800277e:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <main+0x29c>)
 8002780:	2200      	movs	r2, #0
 8002782:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8002784:	e72a      	b.n	80025dc <main+0xa0>
 8002786:	bf00      	nop
 8002788:	40010c00 	.word	0x40010c00
 800278c:	20000438 	.word	0x20000438
 8002790:	20000435 	.word	0x20000435
 8002794:	20000428 	.word	0x20000428
 8002798:	200001d8 	.word	0x200001d8
 800279c:	200003e0 	.word	0x200003e0
 80027a0:	40010800 	.word	0x40010800
 80027a4:	40011000 	.word	0x40011000
 80027a8:	200004d8 	.word	0x200004d8
 80027ac:	20000490 	.word	0x20000490
 80027b0:	20000430 	.word	0x20000430
 80027b4:	20000520 	.word	0x20000520
 80027b8:	20000434 	.word	0x20000434
 80027bc:	200000e1 	.word	0x200000e1
 80027c0:	200001be 	.word	0x200001be
 80027c4:	20000229 	.word	0x20000229
 80027c8:	200000e2 	.word	0x200000e2
 80027cc:	20000176 	.word	0x20000176
 80027d0:	200003de 	.word	0x200003de
 80027d4:	200000e0 	.word	0x200000e0
 80027d8:	200001bd 	.word	0x200001bd

080027dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b094      	sub	sp, #80	; 0x50
 80027e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027e6:	2228      	movs	r2, #40	; 0x28
 80027e8:	2100      	movs	r1, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f003 fba8 	bl	8005f40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027f0:	f107 0314 	add.w	r3, r7, #20
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002800:	1d3b      	adds	r3, r7, #4
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800280c:	2301      	movs	r3, #1
 800280e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002810:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002814:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002816:	2300      	movs	r3, #0
 8002818:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800281a:	2301      	movs	r3, #1
 800281c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800281e:	2302      	movs	r3, #2
 8002820:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002822:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002826:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002828:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800282c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800282e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002832:	4618      	mov	r0, r3
 8002834:	f001 fbce 	bl	8003fd4 <HAL_RCC_OscConfig>
 8002838:	4603      	mov	r3, r0
 800283a:	2b00      	cmp	r3, #0
 800283c:	d001      	beq.n	8002842 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800283e:	f000 f8b9 	bl	80029b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002842:	230f      	movs	r3, #15
 8002844:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002846:	2302      	movs	r3, #2
 8002848:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800284a:	2300      	movs	r3, #0
 800284c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800284e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002852:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002854:	2300      	movs	r3, #0
 8002856:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	2102      	movs	r1, #2
 800285e:	4618      	mov	r0, r3
 8002860:	f001 fe38 	bl	80044d4 <HAL_RCC_ClockConfig>
 8002864:	4603      	mov	r3, r0
 8002866:	2b00      	cmp	r3, #0
 8002868:	d001      	beq.n	800286e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800286a:	f000 f8a3 	bl	80029b4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800286e:	2302      	movs	r3, #2
 8002870:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002876:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002878:	1d3b      	adds	r3, r7, #4
 800287a:	4618      	mov	r0, r3
 800287c:	f001 ffc6 	bl	800480c <HAL_RCCEx_PeriphCLKConfig>
 8002880:	4603      	mov	r3, r0
 8002882:	2b00      	cmp	r3, #0
 8002884:	d001      	beq.n	800288a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002886:	f000 f895 	bl	80029b4 <Error_Handler>
  }
}
 800288a:	bf00      	nop
 800288c:	3750      	adds	r7, #80	; 0x50
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
	...

08002894 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 800289a:	4b1a      	ldr	r3, [pc, #104]	; (8002904 <renderCube+0x70>)
 800289c:	781b      	ldrb	r3, [r3, #0]
 800289e:	461a      	mov	r2, r3
 80028a0:	2301      	movs	r3, #1
 80028a2:	4093      	lsls	r3, r2
 80028a4:	b2da      	uxtb	r2, r3
 80028a6:	4b18      	ldr	r3, [pc, #96]	; (8002908 <renderCube+0x74>)
 80028a8:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 80028aa:	2300      	movs	r3, #0
 80028ac:	71fb      	strb	r3, [r7, #7]
 80028ae:	e00f      	b.n	80028d0 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 80028b0:	4b14      	ldr	r3, [pc, #80]	; (8002904 <renderCube+0x70>)
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	4619      	mov	r1, r3
 80028b6:	79fa      	ldrb	r2, [r7, #7]
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	3301      	adds	r3, #1
 80028bc:	4813      	ldr	r0, [pc, #76]	; (800290c <renderCube+0x78>)
 80028be:	00c9      	lsls	r1, r1, #3
 80028c0:	4401      	add	r1, r0
 80028c2:	440a      	add	r2, r1
 80028c4:	7811      	ldrb	r1, [r2, #0]
 80028c6:	4a10      	ldr	r2, [pc, #64]	; (8002908 <renderCube+0x74>)
 80028c8:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	3301      	adds	r3, #1
 80028ce:	71fb      	strb	r3, [r7, #7]
 80028d0:	79fb      	ldrb	r3, [r7, #7]
 80028d2:	2b07      	cmp	r3, #7
 80028d4:	d9ec      	bls.n	80028b0 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 80028d6:	2109      	movs	r1, #9
 80028d8:	480b      	ldr	r0, [pc, #44]	; (8002908 <renderCube+0x74>)
 80028da:	f7fd fc59 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 80028de:	4b09      	ldr	r3, [pc, #36]	; (8002904 <renderCube+0x70>)
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	3301      	adds	r3, #1
 80028e4:	b2da      	uxtb	r2, r3
 80028e6:	4b07      	ldr	r3, [pc, #28]	; (8002904 <renderCube+0x70>)
 80028e8:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 80028ea:	4b06      	ldr	r3, [pc, #24]	; (8002904 <renderCube+0x70>)
 80028ec:	781b      	ldrb	r3, [r3, #0]
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d102      	bne.n	80028f8 <renderCube+0x64>
		cube_level = 0;
 80028f2:	4b04      	ldr	r3, [pc, #16]	; (8002904 <renderCube+0x70>)
 80028f4:	2200      	movs	r2, #0
 80028f6:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 80028f8:	bf00      	nop

} //end renderCube()
 80028fa:	bf00      	nop
 80028fc:	3708      	adds	r7, #8
 80028fe:	46bd      	mov	sp, r7
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200001bc 	.word	0x200001bc
 8002908:	20000290 	.word	0x20000290
 800290c:	200003e4 	.word	0x200003e4

08002910 <clearCube>:
      cube[i][j] = 0xFF;
    }
  }
} //end lightCube()

void clearCube(void) {
 8002910:	b480      	push	{r7}
 8002912:	b083      	sub	sp, #12
 8002914:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 8002916:	2300      	movs	r3, #0
 8002918:	71fb      	strb	r3, [r7, #7]
 800291a:	e013      	b.n	8002944 <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 800291c:	2300      	movs	r3, #0
 800291e:	71bb      	strb	r3, [r7, #6]
 8002920:	e00a      	b.n	8002938 <clearCube+0x28>
      cube[i][j] = 0;
 8002922:	79fa      	ldrb	r2, [r7, #7]
 8002924:	79bb      	ldrb	r3, [r7, #6]
 8002926:	490b      	ldr	r1, [pc, #44]	; (8002954 <clearCube+0x44>)
 8002928:	00d2      	lsls	r2, r2, #3
 800292a:	440a      	add	r2, r1
 800292c:	4413      	add	r3, r2
 800292e:	2200      	movs	r2, #0
 8002930:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8002932:	79bb      	ldrb	r3, [r7, #6]
 8002934:	3301      	adds	r3, #1
 8002936:	71bb      	strb	r3, [r7, #6]
 8002938:	79bb      	ldrb	r3, [r7, #6]
 800293a:	2b07      	cmp	r3, #7
 800293c:	d9f1      	bls.n	8002922 <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 800293e:	79fb      	ldrb	r3, [r7, #7]
 8002940:	3301      	adds	r3, #1
 8002942:	71fb      	strb	r3, [r7, #7]
 8002944:	79fb      	ldrb	r3, [r7, #7]
 8002946:	2b07      	cmp	r3, #7
 8002948:	d9e8      	bls.n	800291c <clearCube+0xc>
    }
  }
} //end clearCube()
 800294a:	bf00      	nop
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	bc80      	pop	{r7}
 8002952:	4770      	bx	lr
 8002954:	200003e4 	.word	0x200003e4

08002958 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002968:	d102      	bne.n	8002970 <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 800296a:	4b08      	ldr	r3, [pc, #32]	; (800298c <HAL_TIM_PeriodElapsedCallback+0x34>)
 800296c:	2201      	movs	r2, #1
 800296e:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a06      	ldr	r2, [pc, #24]	; (8002990 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d102      	bne.n	8002980 <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 800297a:	4b06      	ldr	r3, [pc, #24]	; (8002994 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800297c:	2201      	movs	r2, #1
 800297e:	701a      	strb	r2, [r3, #0]
	}
}
 8002980:	bf00      	nop
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	bc80      	pop	{r7}
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	200001bd 	.word	0x200001bd
 8002990:	40000400 	.word	0x40000400
 8002994:	20000434 	.word	0x20000434

08002998 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002998:	b480      	push	{r7}
 800299a:	b083      	sub	sp, #12
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 80029a0:	4b03      	ldr	r3, [pc, #12]	; (80029b0 <HAL_UART_RxCpltCallback+0x18>)
 80029a2:	2201      	movs	r2, #1
 80029a4:	701a      	strb	r2, [r3, #0]
}
 80029a6:	bf00      	nop
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	200001be 	.word	0x200001be

080029b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029b4:	b480      	push	{r7}
 80029b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029b8:	bf00      	nop
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bc80      	pop	{r7}
 80029be:	4770      	bx	lr

080029c0 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80029c4:	4b18      	ldr	r3, [pc, #96]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029c6:	4a19      	ldr	r2, [pc, #100]	; (8002a2c <MX_SPI1_Init+0x6c>)
 80029c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80029ca:	4b17      	ldr	r3, [pc, #92]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029cc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80029d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80029d2:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80029d8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80029da:	4b13      	ldr	r3, [pc, #76]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029dc:	2200      	movs	r2, #0
 80029de:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80029e0:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029e2:	2200      	movs	r2, #0
 80029e4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80029e6:	4b10      	ldr	r3, [pc, #64]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029e8:	2200      	movs	r2, #0
 80029ea:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80029ec:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80029f2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029f6:	2230      	movs	r2, #48	; 0x30
 80029f8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80029fa:	4b0b      	ldr	r3, [pc, #44]	; (8002a28 <MX_SPI1_Init+0x68>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002a00:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <MX_SPI1_Init+0x68>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002a06:	4b08      	ldr	r3, [pc, #32]	; (8002a28 <MX_SPI1_Init+0x68>)
 8002a08:	2200      	movs	r2, #0
 8002a0a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002a0c:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <MX_SPI1_Init+0x68>)
 8002a0e:	220a      	movs	r2, #10
 8002a10:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002a12:	4805      	ldr	r0, [pc, #20]	; (8002a28 <MX_SPI1_Init+0x68>)
 8002a14:	f001 ffb0 	bl	8004978 <HAL_SPI_Init>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8002a1e:	f7ff ffc9 	bl	80029b4 <Error_Handler>
  }

}
 8002a22:	bf00      	nop
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	20000438 	.word	0x20000438
 8002a2c:	40013000 	.word	0x40013000

08002a30 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a38:	f107 0310 	add.w	r3, r7, #16
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	4a15      	ldr	r2, [pc, #84]	; (8002aa0 <HAL_SPI_MspInit+0x70>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d123      	bne.n	8002a98 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a50:	4b14      	ldr	r3, [pc, #80]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	4a13      	ldr	r2, [pc, #76]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a56:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002a5a:	6193      	str	r3, [r2, #24]
 8002a5c:	4b11      	ldr	r3, [pc, #68]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a5e:	699b      	ldr	r3, [r3, #24]
 8002a60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a68:	4b0e      	ldr	r3, [pc, #56]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a6a:	699b      	ldr	r3, [r3, #24]
 8002a6c:	4a0d      	ldr	r2, [pc, #52]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a6e:	f043 0304 	orr.w	r3, r3, #4
 8002a72:	6193      	str	r3, [r2, #24]
 8002a74:	4b0b      	ldr	r3, [pc, #44]	; (8002aa4 <HAL_SPI_MspInit+0x74>)
 8002a76:	699b      	ldr	r3, [r3, #24]
 8002a78:	f003 0304 	and.w	r3, r3, #4
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8002a80:	23a0      	movs	r3, #160	; 0xa0
 8002a82:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a84:	2302      	movs	r3, #2
 8002a86:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a88:	2303      	movs	r3, #3
 8002a8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a8c:	f107 0310 	add.w	r3, r7, #16
 8002a90:	4619      	mov	r1, r3
 8002a92:	4805      	ldr	r0, [pc, #20]	; (8002aa8 <HAL_SPI_MspInit+0x78>)
 8002a94:	f000 ffdc 	bl	8003a50 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002a98:	bf00      	nop
 8002a9a:	3720      	adds	r7, #32
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40013000 	.word	0x40013000
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	40010800 	.word	0x40010800

08002aac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b085      	sub	sp, #20
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002ab2:	4b15      	ldr	r3, [pc, #84]	; (8002b08 <HAL_MspInit+0x5c>)
 8002ab4:	699b      	ldr	r3, [r3, #24]
 8002ab6:	4a14      	ldr	r2, [pc, #80]	; (8002b08 <HAL_MspInit+0x5c>)
 8002ab8:	f043 0301 	orr.w	r3, r3, #1
 8002abc:	6193      	str	r3, [r2, #24]
 8002abe:	4b12      	ldr	r3, [pc, #72]	; (8002b08 <HAL_MspInit+0x5c>)
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
 8002ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002aca:	4b0f      	ldr	r3, [pc, #60]	; (8002b08 <HAL_MspInit+0x5c>)
 8002acc:	69db      	ldr	r3, [r3, #28]
 8002ace:	4a0e      	ldr	r2, [pc, #56]	; (8002b08 <HAL_MspInit+0x5c>)
 8002ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad4:	61d3      	str	r3, [r2, #28]
 8002ad6:	4b0c      	ldr	r3, [pc, #48]	; (8002b08 <HAL_MspInit+0x5c>)
 8002ad8:	69db      	ldr	r3, [r3, #28]
 8002ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ade:	607b      	str	r3, [r7, #4]
 8002ae0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002ae2:	4b0a      	ldr	r3, [pc, #40]	; (8002b0c <HAL_MspInit+0x60>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002af6:	60fb      	str	r3, [r7, #12]
 8002af8:	4a04      	ldr	r2, [pc, #16]	; (8002b0c <HAL_MspInit+0x60>)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002afe:	bf00      	nop
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40010000 	.word	0x40010000

08002b10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002b14:	bf00      	nop
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bc80      	pop	{r7}
 8002b1a:	4770      	bx	lr

08002b1c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 8002b20:	2200      	movs	r2, #0
 8002b22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b26:	4802      	ldr	r0, [pc, #8]	; (8002b30 <HardFault_Handler+0x14>)
 8002b28:	f001 f903 	bl	8003d32 <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b2c:	e7fe      	b.n	8002b2c <HardFault_Handler+0x10>
 8002b2e:	bf00      	nop
 8002b30:	40011000 	.word	0x40011000

08002b34 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b34:	b480      	push	{r7}
 8002b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b38:	e7fe      	b.n	8002b38 <MemManage_Handler+0x4>

08002b3a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b3e:	e7fe      	b.n	8002b3e <BusFault_Handler+0x4>

08002b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b40:	b480      	push	{r7}
 8002b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b44:	e7fe      	b.n	8002b44 <UsageFault_Handler+0x4>

08002b46 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b46:	b480      	push	{r7}
 8002b48:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b4a:	bf00      	nop
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bc80      	pop	{r7}
 8002b50:	4770      	bx	lr

08002b52 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b62:	bf00      	nop
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bc80      	pop	{r7}
 8002b68:	4770      	bx	lr

08002b6a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b6e:	f000 fa21 	bl	8002fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b72:	bf00      	nop
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b7c:	4802      	ldr	r0, [pc, #8]	; (8002b88 <TIM2_IRQHandler+0x10>)
 8002b7e:	f002 fa03 	bl	8004f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b82:	bf00      	nop
 8002b84:	bd80      	pop	{r7, pc}
 8002b86:	bf00      	nop
 8002b88:	200004d8 	.word	0x200004d8

08002b8c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002b90:	4802      	ldr	r0, [pc, #8]	; (8002b9c <TIM3_IRQHandler+0x10>)
 8002b92:	f002 f9f9 	bl	8004f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002b96:	bf00      	nop
 8002b98:	bd80      	pop	{r7, pc}
 8002b9a:	bf00      	nop
 8002b9c:	20000490 	.word	0x20000490

08002ba0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002ba4:	4802      	ldr	r0, [pc, #8]	; (8002bb0 <USART1_IRQHandler+0x10>)
 8002ba6:	f002 fdb9 	bl	800571c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002baa:	bf00      	nop
 8002bac:	bd80      	pop	{r7, pc}
 8002bae:	bf00      	nop
 8002bb0:	20000520 	.word	0x20000520

08002bb4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b086      	sub	sp, #24
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bbc:	4a14      	ldr	r2, [pc, #80]	; (8002c10 <_sbrk+0x5c>)
 8002bbe:	4b15      	ldr	r3, [pc, #84]	; (8002c14 <_sbrk+0x60>)
 8002bc0:	1ad3      	subs	r3, r2, r3
 8002bc2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002bc8:	4b13      	ldr	r3, [pc, #76]	; (8002c18 <_sbrk+0x64>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d102      	bne.n	8002bd6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bd0:	4b11      	ldr	r3, [pc, #68]	; (8002c18 <_sbrk+0x64>)
 8002bd2:	4a12      	ldr	r2, [pc, #72]	; (8002c1c <_sbrk+0x68>)
 8002bd4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bd6:	4b10      	ldr	r3, [pc, #64]	; (8002c18 <_sbrk+0x64>)
 8002bd8:	681a      	ldr	r2, [r3, #0]
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4413      	add	r3, r2
 8002bde:	693a      	ldr	r2, [r7, #16]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d207      	bcs.n	8002bf4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002be4:	f003 f97a 	bl	8005edc <__errno>
 8002be8:	4602      	mov	r2, r0
 8002bea:	230c      	movs	r3, #12
 8002bec:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002bee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bf2:	e009      	b.n	8002c08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002bf4:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <_sbrk+0x64>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002bfa:	4b07      	ldr	r3, [pc, #28]	; (8002c18 <_sbrk+0x64>)
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	4413      	add	r3, r2
 8002c02:	4a05      	ldr	r2, [pc, #20]	; (8002c18 <_sbrk+0x64>)
 8002c04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c06:	68fb      	ldr	r3, [r7, #12]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	3718      	adds	r7, #24
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}
 8002c10:	20005000 	.word	0x20005000
 8002c14:	00000400 	.word	0x00000400
 8002c18:	200001c0 	.word	0x200001c0
 8002c1c:	20000570 	.word	0x20000570

08002c20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002c20:	b480      	push	{r7}
 8002c22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c24:	bf00      	nop
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr

08002c2c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c32:	f107 0308 	add.w	r3, r7, #8
 8002c36:	2200      	movs	r2, #0
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	605a      	str	r2, [r3, #4]
 8002c3c:	609a      	str	r2, [r3, #8]
 8002c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c40:	463b      	mov	r3, r7
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8002c48:	4b1d      	ldr	r3, [pc, #116]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002c4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 8002c50:	4b1b      	ldr	r3, [pc, #108]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c52:	22e0      	movs	r2, #224	; 0xe0
 8002c54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c56:	4b1a      	ldr	r3, [pc, #104]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002c5c:	4b18      	ldr	r3, [pc, #96]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002c62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c64:	4b16      	ldr	r3, [pc, #88]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c6a:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c70:	4813      	ldr	r0, [pc, #76]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c72:	f002 f8e7 	bl	8004e44 <HAL_TIM_Base_Init>
 8002c76:	4603      	mov	r3, r0
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d001      	beq.n	8002c80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002c7c:	f7ff fe9a 	bl	80029b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c86:	f107 0308 	add.w	r3, r7, #8
 8002c8a:	4619      	mov	r1, r3
 8002c8c:	480c      	ldr	r0, [pc, #48]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002c8e:	f002 fa83 	bl	8005198 <HAL_TIM_ConfigClockSource>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002c98:	f7ff fe8c 	bl	80029b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002ca4:	463b      	mov	r3, r7
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	4805      	ldr	r0, [pc, #20]	; (8002cc0 <MX_TIM2_Init+0x94>)
 8002caa:	f002 fc49 	bl	8005540 <HAL_TIMEx_MasterConfigSynchronization>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d001      	beq.n	8002cb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002cb4:	f7ff fe7e 	bl	80029b4 <Error_Handler>
  }

}
 8002cb8:	bf00      	nop
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	200004d8 	.word	0x200004d8

08002cc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002cca:	f107 0308 	add.w	r3, r7, #8
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]
 8002cd2:	605a      	str	r2, [r3, #4]
 8002cd4:	609a      	str	r2, [r3, #8]
 8002cd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cd8:	463b      	mov	r3, r7
 8002cda:	2200      	movs	r2, #0
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8002ce0:	4b1d      	ldr	r3, [pc, #116]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002ce2:	4a1e      	ldr	r2, [pc, #120]	; (8002d5c <MX_TIM3_Init+0x98>)
 8002ce4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8002ce6:	4b1c      	ldr	r3, [pc, #112]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002ce8:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002cec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cee:	4b1a      	ldr	r3, [pc, #104]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002cf0:	2200      	movs	r2, #0
 8002cf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8002cf4:	4b18      	ldr	r3, [pc, #96]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002cf6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002cfe:	2200      	movs	r2, #0
 8002d00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d02:	4b15      	ldr	r3, [pc, #84]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d08:	4813      	ldr	r0, [pc, #76]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002d0a:	f002 f89b 	bl	8004e44 <HAL_TIM_Base_Init>
 8002d0e:	4603      	mov	r3, r0
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d001      	beq.n	8002d18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8002d14:	f7ff fe4e 	bl	80029b4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d1e:	f107 0308 	add.w	r3, r7, #8
 8002d22:	4619      	mov	r1, r3
 8002d24:	480c      	ldr	r0, [pc, #48]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002d26:	f002 fa37 	bl	8005198 <HAL_TIM_ConfigClockSource>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d001      	beq.n	8002d34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002d30:	f7ff fe40 	bl	80029b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d34:	2300      	movs	r3, #0
 8002d36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d3c:	463b      	mov	r3, r7
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4805      	ldr	r0, [pc, #20]	; (8002d58 <MX_TIM3_Init+0x94>)
 8002d42:	f002 fbfd 	bl	8005540 <HAL_TIMEx_MasterConfigSynchronization>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002d4c:	f7ff fe32 	bl	80029b4 <Error_Handler>
  }

}
 8002d50:	bf00      	nop
 8002d52:	3718      	adds	r7, #24
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000490 	.word	0x20000490
 8002d5c:	40000400 	.word	0x40000400

08002d60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d70:	d114      	bne.n	8002d9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002d72:	4b19      	ldr	r3, [pc, #100]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002d74:	69db      	ldr	r3, [r3, #28]
 8002d76:	4a18      	ldr	r2, [pc, #96]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002d78:	f043 0301 	orr.w	r3, r3, #1
 8002d7c:	61d3      	str	r3, [r2, #28]
 8002d7e:	4b16      	ldr	r3, [pc, #88]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002d80:	69db      	ldr	r3, [r3, #28]
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2100      	movs	r1, #0
 8002d8e:	201c      	movs	r0, #28
 8002d90:	f000 fd77 	bl	8003882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002d94:	201c      	movs	r0, #28
 8002d96:	f000 fd90 	bl	80038ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8002d9a:	e018      	b.n	8002dce <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0e      	ldr	r2, [pc, #56]	; (8002ddc <HAL_TIM_Base_MspInit+0x7c>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d113      	bne.n	8002dce <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002da6:	4b0c      	ldr	r3, [pc, #48]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002da8:	69db      	ldr	r3, [r3, #28]
 8002daa:	4a0b      	ldr	r2, [pc, #44]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002dac:	f043 0302 	orr.w	r3, r3, #2
 8002db0:	61d3      	str	r3, [r2, #28]
 8002db2:	4b09      	ldr	r3, [pc, #36]	; (8002dd8 <HAL_TIM_Base_MspInit+0x78>)
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	f003 0302 	and.w	r3, r3, #2
 8002dba:	60bb      	str	r3, [r7, #8]
 8002dbc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	2100      	movs	r1, #0
 8002dc2:	201d      	movs	r0, #29
 8002dc4:	f000 fd5d 	bl	8003882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dc8:	201d      	movs	r0, #29
 8002dca:	f000 fd76 	bl	80038ba <HAL_NVIC_EnableIRQ>
}
 8002dce:	bf00      	nop
 8002dd0:	3710      	adds	r7, #16
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	40021000 	.word	0x40021000
 8002ddc:	40000400 	.word	0x40000400

08002de0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002de4:	4b11      	ldr	r3, [pc, #68]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002de6:	4a12      	ldr	r2, [pc, #72]	; (8002e30 <MX_USART1_UART_Init+0x50>)
 8002de8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002dea:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002dec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002df0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002df2:	4b0e      	ldr	r3, [pc, #56]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002df4:	2200      	movs	r2, #0
 8002df6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002df8:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002dfa:	2200      	movs	r2, #0
 8002dfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002dfe:	4b0b      	ldr	r3, [pc, #44]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002e04:	4b09      	ldr	r3, [pc, #36]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002e06:	220c      	movs	r2, #12
 8002e08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002e0a:	4b08      	ldr	r3, [pc, #32]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002e10:	4b06      	ldr	r3, [pc, #24]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002e16:	4805      	ldr	r0, [pc, #20]	; (8002e2c <MX_USART1_UART_Init+0x4c>)
 8002e18:	f002 fc02 	bl	8005620 <HAL_UART_Init>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d001      	beq.n	8002e26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002e22:	f7ff fdc7 	bl	80029b4 <Error_Handler>
  }

}
 8002e26:	bf00      	nop
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	bf00      	nop
 8002e2c:	20000520 	.word	0x20000520
 8002e30:	40013800 	.word	0x40013800

08002e34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b088      	sub	sp, #32
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e3c:	f107 0310 	add.w	r3, r7, #16
 8002e40:	2200      	movs	r2, #0
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	605a      	str	r2, [r3, #4]
 8002e46:	609a      	str	r2, [r3, #8]
 8002e48:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a20      	ldr	r2, [pc, #128]	; (8002ed0 <HAL_UART_MspInit+0x9c>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d139      	bne.n	8002ec8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e54:	4b1f      	ldr	r3, [pc, #124]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e56:	699b      	ldr	r3, [r3, #24]
 8002e58:	4a1e      	ldr	r2, [pc, #120]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e5e:	6193      	str	r3, [r2, #24]
 8002e60:	4b1c      	ldr	r3, [pc, #112]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e68:	60fb      	str	r3, [r7, #12]
 8002e6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6c:	4b19      	ldr	r3, [pc, #100]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	4a18      	ldr	r2, [pc, #96]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e72:	f043 0304 	orr.w	r3, r3, #4
 8002e76:	6193      	str	r3, [r2, #24]
 8002e78:	4b16      	ldr	r3, [pc, #88]	; (8002ed4 <HAL_UART_MspInit+0xa0>)
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	f003 0304 	and.w	r3, r3, #4
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8a:	2302      	movs	r3, #2
 8002e8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e92:	f107 0310 	add.w	r3, r7, #16
 8002e96:	4619      	mov	r1, r3
 8002e98:	480f      	ldr	r0, [pc, #60]	; (8002ed8 <HAL_UART_MspInit+0xa4>)
 8002e9a:	f000 fdd9 	bl	8003a50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ea2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eac:	f107 0310 	add.w	r3, r7, #16
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	4809      	ldr	r0, [pc, #36]	; (8002ed8 <HAL_UART_MspInit+0xa4>)
 8002eb4:	f000 fdcc 	bl	8003a50 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2100      	movs	r1, #0
 8002ebc:	2025      	movs	r0, #37	; 0x25
 8002ebe:	f000 fce0 	bl	8003882 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ec2:	2025      	movs	r0, #37	; 0x25
 8002ec4:	f000 fcf9 	bl	80038ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002ec8:	bf00      	nop
 8002eca:	3720      	adds	r7, #32
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	40013800 	.word	0x40013800
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40010800 	.word	0x40010800

08002edc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002edc:	480c      	ldr	r0, [pc, #48]	; (8002f10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002ede:	490d      	ldr	r1, [pc, #52]	; (8002f14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002ee0:	4a0d      	ldr	r2, [pc, #52]	; (8002f18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002ee2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ee4:	e002      	b.n	8002eec <LoopCopyDataInit>

08002ee6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ee6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ee8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002eea:	3304      	adds	r3, #4

08002eec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002eec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002eee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ef0:	d3f9      	bcc.n	8002ee6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ef2:	4a0a      	ldr	r2, [pc, #40]	; (8002f1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ef4:	4c0a      	ldr	r4, [pc, #40]	; (8002f20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ef6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ef8:	e001      	b.n	8002efe <LoopFillZerobss>

08002efa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002efa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002efc:	3204      	adds	r2, #4

08002efe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002efe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f00:	d3fb      	bcc.n	8002efa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002f02:	f7ff fe8d 	bl	8002c20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f06:	f002 ffef 	bl	8005ee8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f0a:	f7ff fb17 	bl	800253c <main>
  bx lr
 8002f0e:	4770      	bx	lr
  ldr r0, =_sdata
 8002f10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f14:	20000154 	.word	0x20000154
  ldr r2, =_sidata
 8002f18:	08006124 	.word	0x08006124
  ldr r2, =_sbss
 8002f1c:	20000158 	.word	0x20000158
  ldr r4, =_ebss
 8002f20:	2000056c 	.word	0x2000056c

08002f24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f24:	e7fe      	b.n	8002f24 <ADC1_2_IRQHandler>
	...

08002f28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f2c:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <HAL_Init+0x28>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	; (8002f50 <HAL_Init+0x28>)
 8002f32:	f043 0310 	orr.w	r3, r3, #16
 8002f36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f000 fc97 	bl	800386c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3e:	2000      	movs	r0, #0
 8002f40:	f000 f808 	bl	8002f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f44:	f7ff fdb2 	bl	8002aac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40022000 	.word	0x40022000

08002f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f5c:	4b12      	ldr	r3, [pc, #72]	; (8002fa8 <HAL_InitTick+0x54>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b12      	ldr	r3, [pc, #72]	; (8002fac <HAL_InitTick+0x58>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fcaf 	bl	80038d6 <HAL_SYSTICK_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00e      	b.n	8002fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b0f      	cmp	r3, #15
 8002f86:	d80a      	bhi.n	8002f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f88:	2200      	movs	r2, #0
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f90:	f000 fc77 	bl	8003882 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f94:	4a06      	ldr	r2, [pc, #24]	; (8002fb0 <HAL_InitTick+0x5c>)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e000      	b.n	8002fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	200000e4 	.word	0x200000e4
 8002fac:	200000ec 	.word	0x200000ec
 8002fb0:	200000e8 	.word	0x200000e8

08002fb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb8:	4b05      	ldr	r3, [pc, #20]	; (8002fd0 <HAL_IncTick+0x1c>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b05      	ldr	r3, [pc, #20]	; (8002fd4 <HAL_IncTick+0x20>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a03      	ldr	r2, [pc, #12]	; (8002fd4 <HAL_IncTick+0x20>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	200000ec 	.word	0x200000ec
 8002fd4:	20000564 	.word	0x20000564

08002fd8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	af00      	add	r7, sp, #0
  return uwTick;
 8002fdc:	4b02      	ldr	r3, [pc, #8]	; (8002fe8 <HAL_GetTick+0x10>)
 8002fde:	681b      	ldr	r3, [r3, #0]
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr
 8002fe8:	20000564 	.word	0x20000564

08002fec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ff4:	f7ff fff0 	bl	8002fd8 <HAL_GetTick>
 8002ff8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003004:	d005      	beq.n	8003012 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003006:	4b09      	ldr	r3, [pc, #36]	; (800302c <HAL_Delay+0x40>)
 8003008:	781b      	ldrb	r3, [r3, #0]
 800300a:	461a      	mov	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4413      	add	r3, r2
 8003010:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003012:	bf00      	nop
 8003014:	f7ff ffe0 	bl	8002fd8 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	429a      	cmp	r2, r3
 8003022:	d8f7      	bhi.n	8003014 <HAL_Delay+0x28>
  {
  }
}
 8003024:	bf00      	nop
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	200000ec 	.word	0x200000ec

08003030 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003040:	2300      	movs	r3, #0
 8003042:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e0be      	b.n	80031d0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	2b00      	cmp	r3, #0
 800305e:	d109      	bne.n	8003074 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800306e:	6878      	ldr	r0, [r7, #4]
 8003070:	f7fd f8f4 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	f000 faeb 	bl	8003650 <ADC_ConversionStop_Disable>
 800307a:	4603      	mov	r3, r0
 800307c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003082:	f003 0310 	and.w	r3, r3, #16
 8003086:	2b00      	cmp	r3, #0
 8003088:	f040 8099 	bne.w	80031be <HAL_ADC_Init+0x18e>
 800308c:	7dfb      	ldrb	r3, [r7, #23]
 800308e:	2b00      	cmp	r3, #0
 8003090:	f040 8095 	bne.w	80031be <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003098:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800309c:	f023 0302 	bic.w	r3, r3, #2
 80030a0:	f043 0202 	orr.w	r2, r3, #2
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030b0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	7b1b      	ldrb	r3, [r3, #12]
 80030b6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80030b8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	4313      	orrs	r3, r2
 80030be:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030c8:	d003      	beq.n	80030d2 <HAL_ADC_Init+0xa2>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	2b01      	cmp	r3, #1
 80030d0:	d102      	bne.n	80030d8 <HAL_ADC_Init+0xa8>
 80030d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030d6:	e000      	b.n	80030da <HAL_ADC_Init+0xaa>
 80030d8:	2300      	movs	r3, #0
 80030da:	693a      	ldr	r2, [r7, #16]
 80030dc:	4313      	orrs	r3, r2
 80030de:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	7d1b      	ldrb	r3, [r3, #20]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d119      	bne.n	800311c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7b1b      	ldrb	r3, [r3, #12]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d109      	bne.n	8003104 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	699b      	ldr	r3, [r3, #24]
 80030f4:	3b01      	subs	r3, #1
 80030f6:	035a      	lsls	r2, r3, #13
 80030f8:	693b      	ldr	r3, [r7, #16]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003100:	613b      	str	r3, [r7, #16]
 8003102:	e00b      	b.n	800311c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003108:	f043 0220 	orr.w	r2, r3, #32
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003114:	f043 0201 	orr.w	r2, r3, #1
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	430a      	orrs	r2, r1
 800312e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	689a      	ldr	r2, [r3, #8]
 8003136:	4b28      	ldr	r3, [pc, #160]	; (80031d8 <HAL_ADC_Init+0x1a8>)
 8003138:	4013      	ands	r3, r2
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	6812      	ldr	r2, [r2, #0]
 800313e:	68b9      	ldr	r1, [r7, #8]
 8003140:	430b      	orrs	r3, r1
 8003142:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800314c:	d003      	beq.n	8003156 <HAL_ADC_Init+0x126>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d104      	bne.n	8003160 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	691b      	ldr	r3, [r3, #16]
 800315a:	3b01      	subs	r3, #1
 800315c:	051b      	lsls	r3, r3, #20
 800315e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003166:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68fa      	ldr	r2, [r7, #12]
 8003170:	430a      	orrs	r2, r1
 8003172:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	689a      	ldr	r2, [r3, #8]
 800317a:	4b18      	ldr	r3, [pc, #96]	; (80031dc <HAL_ADC_Init+0x1ac>)
 800317c:	4013      	ands	r3, r2
 800317e:	68ba      	ldr	r2, [r7, #8]
 8003180:	429a      	cmp	r2, r3
 8003182:	d10b      	bne.n	800319c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2200      	movs	r2, #0
 8003188:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800318e:	f023 0303 	bic.w	r3, r3, #3
 8003192:	f043 0201 	orr.w	r2, r3, #1
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800319a:	e018      	b.n	80031ce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a0:	f023 0312 	bic.w	r3, r3, #18
 80031a4:	f043 0210 	orr.w	r2, r3, #16
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b0:	f043 0201 	orr.w	r2, r3, #1
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80031bc:	e007      	b.n	80031ce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c2:	f043 0210 	orr.w	r2, r3, #16
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80031d0:	4618      	mov	r0, r3
 80031d2:	3718      	adds	r7, #24
 80031d4:	46bd      	mov	sp, r7
 80031d6:	bd80      	pop	{r7, pc}
 80031d8:	ffe1f7fd 	.word	0xffe1f7fd
 80031dc:	ff1f0efe 	.word	0xff1f0efe

080031e0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b084      	sub	sp, #16
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031e8:	2300      	movs	r3, #0
 80031ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031f2:	2b01      	cmp	r3, #1
 80031f4:	d101      	bne.n	80031fa <HAL_ADC_Start+0x1a>
 80031f6:	2302      	movs	r3, #2
 80031f8:	e098      	b.n	800332c <HAL_ADC_Start+0x14c>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2201      	movs	r2, #1
 80031fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f9ca 	bl	800359c <ADC_Enable>
 8003208:	4603      	mov	r3, r0
 800320a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800320c:	7bfb      	ldrb	r3, [r7, #15]
 800320e:	2b00      	cmp	r3, #0
 8003210:	f040 8087 	bne.w	8003322 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003218:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a41      	ldr	r2, [pc, #260]	; (8003334 <HAL_ADC_Start+0x154>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d105      	bne.n	800323e <HAL_ADC_Start+0x5e>
 8003232:	4b41      	ldr	r3, [pc, #260]	; (8003338 <HAL_ADC_Start+0x158>)
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d115      	bne.n	800326a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003242:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003254:	2b00      	cmp	r3, #0
 8003256:	d026      	beq.n	80032a6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800325c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003260:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003268:	e01d      	b.n	80032a6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a2f      	ldr	r2, [pc, #188]	; (8003338 <HAL_ADC_Start+0x158>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d004      	beq.n	800328a <HAL_ADC_Start+0xaa>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a2b      	ldr	r2, [pc, #172]	; (8003334 <HAL_ADC_Start+0x154>)
 8003286:	4293      	cmp	r3, r2
 8003288:	d10d      	bne.n	80032a6 <HAL_ADC_Start+0xc6>
 800328a:	4b2b      	ldr	r3, [pc, #172]	; (8003338 <HAL_ADC_Start+0x158>)
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003292:	2b00      	cmp	r3, #0
 8003294:	d007      	beq.n	80032a6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800329e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032aa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d006      	beq.n	80032c0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	f023 0206 	bic.w	r2, r3, #6
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	62da      	str	r2, [r3, #44]	; 0x2c
 80032be:	e002      	b.n	80032c6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f06f 0202 	mvn.w	r2, #2
 80032d6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80032e2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80032e6:	d113      	bne.n	8003310 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032ec:	4a11      	ldr	r2, [pc, #68]	; (8003334 <HAL_ADC_Start+0x154>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d105      	bne.n	80032fe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032f2:	4b11      	ldr	r3, [pc, #68]	; (8003338 <HAL_ADC_Start+0x158>)
 80032f4:	685b      	ldr	r3, [r3, #4]
 80032f6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d108      	bne.n	8003310 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	689a      	ldr	r2, [r3, #8]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 800330c:	609a      	str	r2, [r3, #8]
 800330e:	e00c      	b.n	800332a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689a      	ldr	r2, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	e003      	b.n	800332a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800332a:	7bfb      	ldrb	r3, [r7, #15]
}
 800332c:	4618      	mov	r0, r3
 800332e:	3710      	adds	r7, #16
 8003330:	46bd      	mov	sp, r7
 8003332:	bd80      	pop	{r7, pc}
 8003334:	40012800 	.word	0x40012800
 8003338:	40012400 	.word	0x40012400

0800333c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b084      	sub	sp, #16
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003344:	2300      	movs	r3, #0
 8003346:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800334e:	2b01      	cmp	r3, #1
 8003350:	d101      	bne.n	8003356 <HAL_ADC_Stop+0x1a>
 8003352:	2302      	movs	r3, #2
 8003354:	e01a      	b.n	800338c <HAL_ADC_Stop+0x50>
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800335e:	6878      	ldr	r0, [r7, #4]
 8003360:	f000 f976 	bl	8003650 <ADC_ConversionStop_Disable>
 8003364:	4603      	mov	r3, r0
 8003366:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003368:	7bfb      	ldrb	r3, [r7, #15]
 800336a:	2b00      	cmp	r3, #0
 800336c:	d109      	bne.n	8003382 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003372:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003376:	f023 0301 	bic.w	r3, r3, #1
 800337a:	f043 0201 	orr.w	r2, r3, #1
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800338a:	7bfb      	ldrb	r3, [r7, #15]
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	370c      	adds	r7, #12
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bc80      	pop	{r7}
 80033aa:	4770      	bx	lr

080033ac <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80033b6:	2300      	movs	r3, #0
 80033b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80033ba:	2300      	movs	r3, #0
 80033bc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_ADC_ConfigChannel+0x20>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e0dc      	b.n	8003586 <HAL_ADC_ConfigChannel+0x1da>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	2b06      	cmp	r3, #6
 80033da:	d81c      	bhi.n	8003416 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b05      	subs	r3, #5
 80033ee:	221f      	movs	r2, #31
 80033f0:	fa02 f303 	lsl.w	r3, r2, r3
 80033f4:	43db      	mvns	r3, r3
 80033f6:	4019      	ands	r1, r3
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	6818      	ldr	r0, [r3, #0]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	685a      	ldr	r2, [r3, #4]
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	3b05      	subs	r3, #5
 8003408:	fa00 f203 	lsl.w	r2, r0, r3
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	430a      	orrs	r2, r1
 8003412:	635a      	str	r2, [r3, #52]	; 0x34
 8003414:	e03c      	b.n	8003490 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b0c      	cmp	r3, #12
 800341c:	d81c      	bhi.n	8003458 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	4613      	mov	r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	4413      	add	r3, r2
 800342e:	3b23      	subs	r3, #35	; 0x23
 8003430:	221f      	movs	r2, #31
 8003432:	fa02 f303 	lsl.w	r3, r2, r3
 8003436:	43db      	mvns	r3, r3
 8003438:	4019      	ands	r1, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	6818      	ldr	r0, [r3, #0]
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	685a      	ldr	r2, [r3, #4]
 8003442:	4613      	mov	r3, r2
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	4413      	add	r3, r2
 8003448:	3b23      	subs	r3, #35	; 0x23
 800344a:	fa00 f203 	lsl.w	r2, r0, r3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	430a      	orrs	r2, r1
 8003454:	631a      	str	r2, [r3, #48]	; 0x30
 8003456:	e01b      	b.n	8003490 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	4613      	mov	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	4413      	add	r3, r2
 8003468:	3b41      	subs	r3, #65	; 0x41
 800346a:	221f      	movs	r2, #31
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	4019      	ands	r1, r3
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	6818      	ldr	r0, [r3, #0]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685a      	ldr	r2, [r3, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	009b      	lsls	r3, r3, #2
 8003480:	4413      	add	r3, r2
 8003482:	3b41      	subs	r3, #65	; 0x41
 8003484:	fa00 f203 	lsl.w	r2, r0, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	430a      	orrs	r2, r1
 800348e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	2b09      	cmp	r3, #9
 8003496:	d91c      	bls.n	80034d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	68d9      	ldr	r1, [r3, #12]
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	4613      	mov	r3, r2
 80034a4:	005b      	lsls	r3, r3, #1
 80034a6:	4413      	add	r3, r2
 80034a8:	3b1e      	subs	r3, #30
 80034aa:	2207      	movs	r2, #7
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	4019      	ands	r1, r3
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	6898      	ldr	r0, [r3, #8]
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	4613      	mov	r3, r2
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	4413      	add	r3, r2
 80034c2:	3b1e      	subs	r3, #30
 80034c4:	fa00 f203 	lsl.w	r2, r0, r3
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	430a      	orrs	r2, r1
 80034ce:	60da      	str	r2, [r3, #12]
 80034d0:	e019      	b.n	8003506 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	6919      	ldr	r1, [r3, #16]
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	4613      	mov	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	4413      	add	r3, r2
 80034e2:	2207      	movs	r2, #7
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	4019      	ands	r1, r3
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6898      	ldr	r0, [r3, #8]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	4613      	mov	r3, r2
 80034f6:	005b      	lsls	r3, r3, #1
 80034f8:	4413      	add	r3, r2
 80034fa:	fa00 f203 	lsl.w	r2, r0, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b10      	cmp	r3, #16
 800350c:	d003      	beq.n	8003516 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003512:	2b11      	cmp	r3, #17
 8003514:	d132      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4a1d      	ldr	r2, [pc, #116]	; (8003590 <HAL_ADC_ConfigChannel+0x1e4>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d125      	bne.n	800356c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800352a:	2b00      	cmp	r3, #0
 800352c:	d126      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	689a      	ldr	r2, [r3, #8]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800353c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	2b10      	cmp	r3, #16
 8003544:	d11a      	bne.n	800357c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003546:	4b13      	ldr	r3, [pc, #76]	; (8003594 <HAL_ADC_ConfigChannel+0x1e8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a13      	ldr	r2, [pc, #76]	; (8003598 <HAL_ADC_ConfigChannel+0x1ec>)
 800354c:	fba2 2303 	umull	r2, r3, r2, r3
 8003550:	0c9a      	lsrs	r2, r3, #18
 8003552:	4613      	mov	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	4413      	add	r3, r2
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800355c:	e002      	b.n	8003564 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	3b01      	subs	r3, #1
 8003562:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d1f9      	bne.n	800355e <HAL_ADC_ConfigChannel+0x1b2>
 800356a:	e007      	b.n	800357c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003570:	f043 0220 	orr.w	r2, r3, #32
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003584:	7bfb      	ldrb	r3, [r7, #15]
}
 8003586:	4618      	mov	r0, r3
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	bc80      	pop	{r7}
 800358e:	4770      	bx	lr
 8003590:	40012400 	.word	0x40012400
 8003594:	200000e4 	.word	0x200000e4
 8003598:	431bde83 	.word	0x431bde83

0800359c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80035a4:	2300      	movs	r3, #0
 80035a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80035a8:	2300      	movs	r3, #0
 80035aa:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 0301 	and.w	r3, r3, #1
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d040      	beq.n	800363c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	689a      	ldr	r2, [r3, #8]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f042 0201 	orr.w	r2, r2, #1
 80035c8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80035ca:	4b1f      	ldr	r3, [pc, #124]	; (8003648 <ADC_Enable+0xac>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	4a1f      	ldr	r2, [pc, #124]	; (800364c <ADC_Enable+0xb0>)
 80035d0:	fba2 2303 	umull	r2, r3, r2, r3
 80035d4:	0c9b      	lsrs	r3, r3, #18
 80035d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035d8:	e002      	b.n	80035e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	3b01      	subs	r3, #1
 80035de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f9      	bne.n	80035da <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80035e6:	f7ff fcf7 	bl	8002fd8 <HAL_GetTick>
 80035ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80035ec:	e01f      	b.n	800362e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80035ee:	f7ff fcf3 	bl	8002fd8 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	2b02      	cmp	r3, #2
 80035fa:	d918      	bls.n	800362e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b01      	cmp	r3, #1
 8003608:	d011      	beq.n	800362e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	f043 0210 	orr.w	r2, r3, #16
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2200      	movs	r2, #0
 8003626:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e007      	b.n	800363e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	f003 0301 	and.w	r3, r3, #1
 8003638:	2b01      	cmp	r3, #1
 800363a:	d1d8      	bne.n	80035ee <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	200000e4 	.word	0x200000e4
 800364c:	431bde83 	.word	0x431bde83

08003650 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003658:	2300      	movs	r3, #0
 800365a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f003 0301 	and.w	r3, r3, #1
 8003666:	2b01      	cmp	r3, #1
 8003668:	d12e      	bne.n	80036c8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f022 0201 	bic.w	r2, r2, #1
 8003678:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800367a:	f7ff fcad 	bl	8002fd8 <HAL_GetTick>
 800367e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003680:	e01b      	b.n	80036ba <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003682:	f7ff fca9 	bl	8002fd8 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	2b02      	cmp	r3, #2
 800368e:	d914      	bls.n	80036ba <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	689b      	ldr	r3, [r3, #8]
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	2b01      	cmp	r3, #1
 800369c:	d10d      	bne.n	80036ba <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036a2:	f043 0210 	orr.w	r2, r3, #16
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ae:	f043 0201 	orr.w	r2, r3, #1
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	e007      	b.n	80036ca <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d0dc      	beq.n	8003682 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80036c8:	2300      	movs	r3, #0
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
	...

080036d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036d4:	b480      	push	{r7}
 80036d6:	b085      	sub	sp, #20
 80036d8:	af00      	add	r7, sp, #0
 80036da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80036e4:	4b0c      	ldr	r3, [pc, #48]	; (8003718 <__NVIC_SetPriorityGrouping+0x44>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036f0:	4013      	ands	r3, r2
 80036f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003706:	4a04      	ldr	r2, [pc, #16]	; (8003718 <__NVIC_SetPriorityGrouping+0x44>)
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	60d3      	str	r3, [r2, #12]
}
 800370c:	bf00      	nop
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	bc80      	pop	{r7}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	e000ed00 	.word	0xe000ed00

0800371c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003720:	4b04      	ldr	r3, [pc, #16]	; (8003734 <__NVIC_GetPriorityGrouping+0x18>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	0a1b      	lsrs	r3, r3, #8
 8003726:	f003 0307 	and.w	r3, r3, #7
}
 800372a:	4618      	mov	r0, r3
 800372c:	46bd      	mov	sp, r7
 800372e:	bc80      	pop	{r7}
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	e000ed00 	.word	0xe000ed00

08003738 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	4603      	mov	r3, r0
 8003740:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003742:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003746:	2b00      	cmp	r3, #0
 8003748:	db0b      	blt.n	8003762 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800374a:	79fb      	ldrb	r3, [r7, #7]
 800374c:	f003 021f 	and.w	r2, r3, #31
 8003750:	4906      	ldr	r1, [pc, #24]	; (800376c <__NVIC_EnableIRQ+0x34>)
 8003752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003756:	095b      	lsrs	r3, r3, #5
 8003758:	2001      	movs	r0, #1
 800375a:	fa00 f202 	lsl.w	r2, r0, r2
 800375e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr
 800376c:	e000e100 	.word	0xe000e100

08003770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003770:	b480      	push	{r7}
 8003772:	b083      	sub	sp, #12
 8003774:	af00      	add	r7, sp, #0
 8003776:	4603      	mov	r3, r0
 8003778:	6039      	str	r1, [r7, #0]
 800377a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003780:	2b00      	cmp	r3, #0
 8003782:	db0a      	blt.n	800379a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	b2da      	uxtb	r2, r3
 8003788:	490c      	ldr	r1, [pc, #48]	; (80037bc <__NVIC_SetPriority+0x4c>)
 800378a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800378e:	0112      	lsls	r2, r2, #4
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	440b      	add	r3, r1
 8003794:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003798:	e00a      	b.n	80037b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	b2da      	uxtb	r2, r3
 800379e:	4908      	ldr	r1, [pc, #32]	; (80037c0 <__NVIC_SetPriority+0x50>)
 80037a0:	79fb      	ldrb	r3, [r7, #7]
 80037a2:	f003 030f 	and.w	r3, r3, #15
 80037a6:	3b04      	subs	r3, #4
 80037a8:	0112      	lsls	r2, r2, #4
 80037aa:	b2d2      	uxtb	r2, r2
 80037ac:	440b      	add	r3, r1
 80037ae:	761a      	strb	r2, [r3, #24]
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bc80      	pop	{r7}
 80037b8:	4770      	bx	lr
 80037ba:	bf00      	nop
 80037bc:	e000e100 	.word	0xe000e100
 80037c0:	e000ed00 	.word	0xe000ed00

080037c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b089      	sub	sp, #36	; 0x24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	60f8      	str	r0, [r7, #12]
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f1c3 0307 	rsb	r3, r3, #7
 80037de:	2b04      	cmp	r3, #4
 80037e0:	bf28      	it	cs
 80037e2:	2304      	movcs	r3, #4
 80037e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	3304      	adds	r3, #4
 80037ea:	2b06      	cmp	r3, #6
 80037ec:	d902      	bls.n	80037f4 <NVIC_EncodePriority+0x30>
 80037ee:	69fb      	ldr	r3, [r7, #28]
 80037f0:	3b03      	subs	r3, #3
 80037f2:	e000      	b.n	80037f6 <NVIC_EncodePriority+0x32>
 80037f4:	2300      	movs	r3, #0
 80037f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43da      	mvns	r2, r3
 8003804:	68bb      	ldr	r3, [r7, #8]
 8003806:	401a      	ands	r2, r3
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800380c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	fa01 f303 	lsl.w	r3, r1, r3
 8003816:	43d9      	mvns	r1, r3
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800381c:	4313      	orrs	r3, r2
         );
}
 800381e:	4618      	mov	r0, r3
 8003820:	3724      	adds	r7, #36	; 0x24
 8003822:	46bd      	mov	sp, r7
 8003824:	bc80      	pop	{r7}
 8003826:	4770      	bx	lr

08003828 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3b01      	subs	r3, #1
 8003834:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003838:	d301      	bcc.n	800383e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800383a:	2301      	movs	r3, #1
 800383c:	e00f      	b.n	800385e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800383e:	4a0a      	ldr	r2, [pc, #40]	; (8003868 <SysTick_Config+0x40>)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	3b01      	subs	r3, #1
 8003844:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003846:	210f      	movs	r1, #15
 8003848:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800384c:	f7ff ff90 	bl	8003770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <SysTick_Config+0x40>)
 8003852:	2200      	movs	r2, #0
 8003854:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003856:	4b04      	ldr	r3, [pc, #16]	; (8003868 <SysTick_Config+0x40>)
 8003858:	2207      	movs	r2, #7
 800385a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800385c:	2300      	movs	r3, #0
}
 800385e:	4618      	mov	r0, r3
 8003860:	3708      	adds	r7, #8
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	e000e010 	.word	0xe000e010

0800386c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003874:	6878      	ldr	r0, [r7, #4]
 8003876:	f7ff ff2d 	bl	80036d4 <__NVIC_SetPriorityGrouping>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003882:	b580      	push	{r7, lr}
 8003884:	b086      	sub	sp, #24
 8003886:	af00      	add	r7, sp, #0
 8003888:	4603      	mov	r3, r0
 800388a:	60b9      	str	r1, [r7, #8]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003890:	2300      	movs	r3, #0
 8003892:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003894:	f7ff ff42 	bl	800371c <__NVIC_GetPriorityGrouping>
 8003898:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	68b9      	ldr	r1, [r7, #8]
 800389e:	6978      	ldr	r0, [r7, #20]
 80038a0:	f7ff ff90 	bl	80037c4 <NVIC_EncodePriority>
 80038a4:	4602      	mov	r2, r0
 80038a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038aa:	4611      	mov	r1, r2
 80038ac:	4618      	mov	r0, r3
 80038ae:	f7ff ff5f 	bl	8003770 <__NVIC_SetPriority>
}
 80038b2:	bf00      	nop
 80038b4:	3718      	adds	r7, #24
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}

080038ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038ba:	b580      	push	{r7, lr}
 80038bc:	b082      	sub	sp, #8
 80038be:	af00      	add	r7, sp, #0
 80038c0:	4603      	mov	r3, r0
 80038c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c8:	4618      	mov	r0, r3
 80038ca:	f7ff ff35 	bl	8003738 <__NVIC_EnableIRQ>
}
 80038ce:	bf00      	nop
 80038d0:	3708      	adds	r7, #8
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}

080038d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038d6:	b580      	push	{r7, lr}
 80038d8:	b082      	sub	sp, #8
 80038da:	af00      	add	r7, sp, #0
 80038dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7ff ffa2 	bl	8003828 <SysTick_Config>
 80038e4:	4603      	mov	r3, r0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3708      	adds	r7, #8
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b085      	sub	sp, #20
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038f6:	2300      	movs	r3, #0
 80038f8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003900:	2b02      	cmp	r3, #2
 8003902:	d008      	beq.n	8003916 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2204      	movs	r2, #4
 8003908:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2200      	movs	r2, #0
 800390e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e020      	b.n	8003958 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 020e 	bic.w	r2, r2, #14
 8003924:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f022 0201 	bic.w	r2, r2, #1
 8003934:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800393e:	2101      	movs	r1, #1
 8003940:	fa01 f202 	lsl.w	r2, r1, r2
 8003944:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2201      	movs	r2, #1
 800394a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003956:	7bfb      	ldrb	r3, [r7, #15]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
	...

08003964 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003964:	b580      	push	{r7, lr}
 8003966:	b084      	sub	sp, #16
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003976:	2b02      	cmp	r3, #2
 8003978:	d005      	beq.n	8003986 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2204      	movs	r2, #4
 800397e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	73fb      	strb	r3, [r7, #15]
 8003984:	e051      	b.n	8003a2a <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f022 020e 	bic.w	r2, r2, #14
 8003994:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	681a      	ldr	r2, [r3, #0]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f022 0201 	bic.w	r2, r2, #1
 80039a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a22      	ldr	r2, [pc, #136]	; (8003a34 <HAL_DMA_Abort_IT+0xd0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d029      	beq.n	8003a04 <HAL_DMA_Abort_IT+0xa0>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a20      	ldr	r2, [pc, #128]	; (8003a38 <HAL_DMA_Abort_IT+0xd4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d022      	beq.n	8003a00 <HAL_DMA_Abort_IT+0x9c>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a1f      	ldr	r2, [pc, #124]	; (8003a3c <HAL_DMA_Abort_IT+0xd8>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d01a      	beq.n	80039fa <HAL_DMA_Abort_IT+0x96>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a1d      	ldr	r2, [pc, #116]	; (8003a40 <HAL_DMA_Abort_IT+0xdc>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d012      	beq.n	80039f4 <HAL_DMA_Abort_IT+0x90>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a1c      	ldr	r2, [pc, #112]	; (8003a44 <HAL_DMA_Abort_IT+0xe0>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d00a      	beq.n	80039ee <HAL_DMA_Abort_IT+0x8a>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a1a      	ldr	r2, [pc, #104]	; (8003a48 <HAL_DMA_Abort_IT+0xe4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d102      	bne.n	80039e8 <HAL_DMA_Abort_IT+0x84>
 80039e2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80039e6:	e00e      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 80039e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80039ec:	e00b      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 80039ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80039f2:	e008      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 80039f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039f8:	e005      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 80039fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80039fe:	e002      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 8003a00:	2310      	movs	r3, #16
 8003a02:	e000      	b.n	8003a06 <HAL_DMA_Abort_IT+0xa2>
 8003a04:	2301      	movs	r3, #1
 8003a06:	4a11      	ldr	r2, [pc, #68]	; (8003a4c <HAL_DMA_Abort_IT+0xe8>)
 8003a08:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d003      	beq.n	8003a2a <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	4798      	blx	r3
    } 
  }
  return status;
 8003a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	40020008 	.word	0x40020008
 8003a38:	4002001c 	.word	0x4002001c
 8003a3c:	40020030 	.word	0x40020030
 8003a40:	40020044 	.word	0x40020044
 8003a44:	40020058 	.word	0x40020058
 8003a48:	4002006c 	.word	0x4002006c
 8003a4c:	40020000 	.word	0x40020000

08003a50 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a50:	b480      	push	{r7}
 8003a52:	b08b      	sub	sp, #44	; 0x2c
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
 8003a58:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a5e:	2300      	movs	r3, #0
 8003a60:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a62:	e127      	b.n	8003cb4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a64:	2201      	movs	r2, #1
 8003a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a68:	fa02 f303 	lsl.w	r3, r2, r3
 8003a6c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	69fa      	ldr	r2, [r7, #28]
 8003a74:	4013      	ands	r3, r2
 8003a76:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a78:	69ba      	ldr	r2, [r7, #24]
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	f040 8116 	bne.w	8003cae <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	2b12      	cmp	r3, #18
 8003a88:	d034      	beq.n	8003af4 <HAL_GPIO_Init+0xa4>
 8003a8a:	2b12      	cmp	r3, #18
 8003a8c:	d80d      	bhi.n	8003aaa <HAL_GPIO_Init+0x5a>
 8003a8e:	2b02      	cmp	r3, #2
 8003a90:	d02b      	beq.n	8003aea <HAL_GPIO_Init+0x9a>
 8003a92:	2b02      	cmp	r3, #2
 8003a94:	d804      	bhi.n	8003aa0 <HAL_GPIO_Init+0x50>
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d031      	beq.n	8003afe <HAL_GPIO_Init+0xae>
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d01c      	beq.n	8003ad8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003a9e:	e048      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003aa0:	2b03      	cmp	r3, #3
 8003aa2:	d043      	beq.n	8003b2c <HAL_GPIO_Init+0xdc>
 8003aa4:	2b11      	cmp	r3, #17
 8003aa6:	d01b      	beq.n	8003ae0 <HAL_GPIO_Init+0x90>
          break;
 8003aa8:	e043      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003aaa:	4a89      	ldr	r2, [pc, #548]	; (8003cd0 <HAL_GPIO_Init+0x280>)
 8003aac:	4293      	cmp	r3, r2
 8003aae:	d026      	beq.n	8003afe <HAL_GPIO_Init+0xae>
 8003ab0:	4a87      	ldr	r2, [pc, #540]	; (8003cd0 <HAL_GPIO_Init+0x280>)
 8003ab2:	4293      	cmp	r3, r2
 8003ab4:	d806      	bhi.n	8003ac4 <HAL_GPIO_Init+0x74>
 8003ab6:	4a87      	ldr	r2, [pc, #540]	; (8003cd4 <HAL_GPIO_Init+0x284>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d020      	beq.n	8003afe <HAL_GPIO_Init+0xae>
 8003abc:	4a86      	ldr	r2, [pc, #536]	; (8003cd8 <HAL_GPIO_Init+0x288>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d01d      	beq.n	8003afe <HAL_GPIO_Init+0xae>
          break;
 8003ac2:	e036      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ac4:	4a85      	ldr	r2, [pc, #532]	; (8003cdc <HAL_GPIO_Init+0x28c>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d019      	beq.n	8003afe <HAL_GPIO_Init+0xae>
 8003aca:	4a85      	ldr	r2, [pc, #532]	; (8003ce0 <HAL_GPIO_Init+0x290>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d016      	beq.n	8003afe <HAL_GPIO_Init+0xae>
 8003ad0:	4a84      	ldr	r2, [pc, #528]	; (8003ce4 <HAL_GPIO_Init+0x294>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d013      	beq.n	8003afe <HAL_GPIO_Init+0xae>
          break;
 8003ad6:	e02c      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	623b      	str	r3, [r7, #32]
          break;
 8003ade:	e028      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	3304      	adds	r3, #4
 8003ae6:	623b      	str	r3, [r7, #32]
          break;
 8003ae8:	e023      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003aea:	683b      	ldr	r3, [r7, #0]
 8003aec:	68db      	ldr	r3, [r3, #12]
 8003aee:	3308      	adds	r3, #8
 8003af0:	623b      	str	r3, [r7, #32]
          break;
 8003af2:	e01e      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	330c      	adds	r3, #12
 8003afa:	623b      	str	r3, [r7, #32]
          break;
 8003afc:	e019      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	689b      	ldr	r3, [r3, #8]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d102      	bne.n	8003b0c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b06:	2304      	movs	r3, #4
 8003b08:	623b      	str	r3, [r7, #32]
          break;
 8003b0a:	e012      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d105      	bne.n	8003b20 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b14:	2308      	movs	r3, #8
 8003b16:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	69fa      	ldr	r2, [r7, #28]
 8003b1c:	611a      	str	r2, [r3, #16]
          break;
 8003b1e:	e008      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b20:	2308      	movs	r3, #8
 8003b22:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	69fa      	ldr	r2, [r7, #28]
 8003b28:	615a      	str	r2, [r3, #20]
          break;
 8003b2a:	e002      	b.n	8003b32 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	623b      	str	r3, [r7, #32]
          break;
 8003b30:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	2bff      	cmp	r3, #255	; 0xff
 8003b36:	d801      	bhi.n	8003b3c <HAL_GPIO_Init+0xec>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	e001      	b.n	8003b40 <HAL_GPIO_Init+0xf0>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	2bff      	cmp	r3, #255	; 0xff
 8003b46:	d802      	bhi.n	8003b4e <HAL_GPIO_Init+0xfe>
 8003b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	e002      	b.n	8003b54 <HAL_GPIO_Init+0x104>
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b50:	3b08      	subs	r3, #8
 8003b52:	009b      	lsls	r3, r3, #2
 8003b54:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	210f      	movs	r1, #15
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b62:	43db      	mvns	r3, r3
 8003b64:	401a      	ands	r2, r3
 8003b66:	6a39      	ldr	r1, [r7, #32]
 8003b68:	693b      	ldr	r3, [r7, #16]
 8003b6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6e:	431a      	orrs	r2, r3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	f000 8096 	beq.w	8003cae <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b82:	4b59      	ldr	r3, [pc, #356]	; (8003ce8 <HAL_GPIO_Init+0x298>)
 8003b84:	699b      	ldr	r3, [r3, #24]
 8003b86:	4a58      	ldr	r2, [pc, #352]	; (8003ce8 <HAL_GPIO_Init+0x298>)
 8003b88:	f043 0301 	orr.w	r3, r3, #1
 8003b8c:	6193      	str	r3, [r2, #24]
 8003b8e:	4b56      	ldr	r3, [pc, #344]	; (8003ce8 <HAL_GPIO_Init+0x298>)
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f003 0301 	and.w	r3, r3, #1
 8003b96:	60bb      	str	r3, [r7, #8]
 8003b98:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003b9a:	4a54      	ldr	r2, [pc, #336]	; (8003cec <HAL_GPIO_Init+0x29c>)
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9e:	089b      	lsrs	r3, r3, #2
 8003ba0:	3302      	adds	r3, #2
 8003ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ba6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003baa:	f003 0303 	and.w	r3, r3, #3
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	220f      	movs	r2, #15
 8003bb2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	4a4b      	ldr	r2, [pc, #300]	; (8003cf0 <HAL_GPIO_Init+0x2a0>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d013      	beq.n	8003bee <HAL_GPIO_Init+0x19e>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	4a4a      	ldr	r2, [pc, #296]	; (8003cf4 <HAL_GPIO_Init+0x2a4>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00d      	beq.n	8003bea <HAL_GPIO_Init+0x19a>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a49      	ldr	r2, [pc, #292]	; (8003cf8 <HAL_GPIO_Init+0x2a8>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d007      	beq.n	8003be6 <HAL_GPIO_Init+0x196>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a48      	ldr	r2, [pc, #288]	; (8003cfc <HAL_GPIO_Init+0x2ac>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d101      	bne.n	8003be2 <HAL_GPIO_Init+0x192>
 8003bde:	2303      	movs	r3, #3
 8003be0:	e006      	b.n	8003bf0 <HAL_GPIO_Init+0x1a0>
 8003be2:	2304      	movs	r3, #4
 8003be4:	e004      	b.n	8003bf0 <HAL_GPIO_Init+0x1a0>
 8003be6:	2302      	movs	r3, #2
 8003be8:	e002      	b.n	8003bf0 <HAL_GPIO_Init+0x1a0>
 8003bea:	2301      	movs	r3, #1
 8003bec:	e000      	b.n	8003bf0 <HAL_GPIO_Init+0x1a0>
 8003bee:	2300      	movs	r3, #0
 8003bf0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bf2:	f002 0203 	and.w	r2, r2, #3
 8003bf6:	0092      	lsls	r2, r2, #2
 8003bf8:	4093      	lsls	r3, r2
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c00:	493a      	ldr	r1, [pc, #232]	; (8003cec <HAL_GPIO_Init+0x29c>)
 8003c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c04:	089b      	lsrs	r3, r3, #2
 8003c06:	3302      	adds	r3, #2
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d006      	beq.n	8003c28 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c1a:	4b39      	ldr	r3, [pc, #228]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	4938      	ldr	r1, [pc, #224]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	600b      	str	r3, [r1, #0]
 8003c26:	e006      	b.n	8003c36 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c28:	4b35      	ldr	r3, [pc, #212]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c2a:	681a      	ldr	r2, [r3, #0]
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	43db      	mvns	r3, r3
 8003c30:	4933      	ldr	r1, [pc, #204]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c32:	4013      	ands	r3, r2
 8003c34:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d006      	beq.n	8003c50 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c42:	4b2f      	ldr	r3, [pc, #188]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c44:	685a      	ldr	r2, [r3, #4]
 8003c46:	492e      	ldr	r1, [pc, #184]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c48:	69bb      	ldr	r3, [r7, #24]
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	604b      	str	r3, [r1, #4]
 8003c4e:	e006      	b.n	8003c5e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c50:	4b2b      	ldr	r3, [pc, #172]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	69bb      	ldr	r3, [r7, #24]
 8003c56:	43db      	mvns	r3, r3
 8003c58:	4929      	ldr	r1, [pc, #164]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c5a:	4013      	ands	r3, r2
 8003c5c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d006      	beq.n	8003c78 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c6a:	4b25      	ldr	r3, [pc, #148]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	4924      	ldr	r1, [pc, #144]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	608b      	str	r3, [r1, #8]
 8003c76:	e006      	b.n	8003c86 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c78:	4b21      	ldr	r3, [pc, #132]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c7a:	689a      	ldr	r2, [r3, #8]
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	43db      	mvns	r3, r3
 8003c80:	491f      	ldr	r1, [pc, #124]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c82:	4013      	ands	r3, r2
 8003c84:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c86:	683b      	ldr	r3, [r7, #0]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d006      	beq.n	8003ca0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003c92:	4b1b      	ldr	r3, [pc, #108]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c94:	68da      	ldr	r2, [r3, #12]
 8003c96:	491a      	ldr	r1, [pc, #104]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	60cb      	str	r3, [r1, #12]
 8003c9e:	e006      	b.n	8003cae <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003ca0:	4b17      	ldr	r3, [pc, #92]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003ca2:	68da      	ldr	r2, [r3, #12]
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	43db      	mvns	r3, r3
 8003ca8:	4915      	ldr	r1, [pc, #84]	; (8003d00 <HAL_GPIO_Init+0x2b0>)
 8003caa:	4013      	ands	r3, r2
 8003cac:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cb4:	683b      	ldr	r3, [r7, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cba:	fa22 f303 	lsr.w	r3, r2, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	f47f aed0 	bne.w	8003a64 <HAL_GPIO_Init+0x14>
  }
}
 8003cc4:	bf00      	nop
 8003cc6:	372c      	adds	r7, #44	; 0x2c
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bc80      	pop	{r7}
 8003ccc:	4770      	bx	lr
 8003cce:	bf00      	nop
 8003cd0:	10210000 	.word	0x10210000
 8003cd4:	10110000 	.word	0x10110000
 8003cd8:	10120000 	.word	0x10120000
 8003cdc:	10310000 	.word	0x10310000
 8003ce0:	10320000 	.word	0x10320000
 8003ce4:	10220000 	.word	0x10220000
 8003ce8:	40021000 	.word	0x40021000
 8003cec:	40010000 	.word	0x40010000
 8003cf0:	40010800 	.word	0x40010800
 8003cf4:	40010c00 	.word	0x40010c00
 8003cf8:	40011000 	.word	0x40011000
 8003cfc:	40011400 	.word	0x40011400
 8003d00:	40010400 	.word	0x40010400

08003d04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d04:	b480      	push	{r7}
 8003d06:	b085      	sub	sp, #20
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	6078      	str	r0, [r7, #4]
 8003d0c:	460b      	mov	r3, r1
 8003d0e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	887b      	ldrh	r3, [r7, #2]
 8003d16:	4013      	ands	r3, r2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d002      	beq.n	8003d22 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	73fb      	strb	r3, [r7, #15]
 8003d20:	e001      	b.n	8003d26 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d22:	2300      	movs	r3, #0
 8003d24:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d26:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3714      	adds	r7, #20
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bc80      	pop	{r7}
 8003d30:	4770      	bx	lr

08003d32 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	460b      	mov	r3, r1
 8003d3c:	807b      	strh	r3, [r7, #2]
 8003d3e:	4613      	mov	r3, r2
 8003d40:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d42:	787b      	ldrb	r3, [r7, #1]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d003      	beq.n	8003d50 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d48:	887a      	ldrh	r2, [r7, #2]
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d4e:	e003      	b.n	8003d58 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d50:	887b      	ldrh	r3, [r7, #2]
 8003d52:	041a      	lsls	r2, r3, #16
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	611a      	str	r2, [r3, #16]
}
 8003d58:	bf00      	nop
 8003d5a:	370c      	adds	r7, #12
 8003d5c:	46bd      	mov	sp, r7
 8003d5e:	bc80      	pop	{r7}
 8003d60:	4770      	bx	lr
	...

08003d64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b084      	sub	sp, #16
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e11f      	b.n	8003fb6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d106      	bne.n	8003d90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7fe fb98 	bl	80024c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2224      	movs	r2, #36	; 0x24
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f022 0201 	bic.w	r2, r2, #1
 8003da6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003db6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003dc6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003dc8:	f000 fcda 	bl	8004780 <HAL_RCC_GetPCLK1Freq>
 8003dcc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	4a7b      	ldr	r2, [pc, #492]	; (8003fc0 <HAL_I2C_Init+0x25c>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d807      	bhi.n	8003de8 <HAL_I2C_Init+0x84>
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	4a7a      	ldr	r2, [pc, #488]	; (8003fc4 <HAL_I2C_Init+0x260>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	bf94      	ite	ls
 8003de0:	2301      	movls	r3, #1
 8003de2:	2300      	movhi	r3, #0
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	e006      	b.n	8003df6 <HAL_I2C_Init+0x92>
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	4a77      	ldr	r2, [pc, #476]	; (8003fc8 <HAL_I2C_Init+0x264>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	bf94      	ite	ls
 8003df0:	2301      	movls	r3, #1
 8003df2:	2300      	movhi	r3, #0
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e0db      	b.n	8003fb6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	4a72      	ldr	r2, [pc, #456]	; (8003fcc <HAL_I2C_Init+0x268>)
 8003e02:	fba2 2303 	umull	r2, r3, r2, r3
 8003e06:	0c9b      	lsrs	r3, r3, #18
 8003e08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	68ba      	ldr	r2, [r7, #8]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	6a1b      	ldr	r3, [r3, #32]
 8003e24:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	4a64      	ldr	r2, [pc, #400]	; (8003fc0 <HAL_I2C_Init+0x25c>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d802      	bhi.n	8003e38 <HAL_I2C_Init+0xd4>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	3301      	adds	r3, #1
 8003e36:	e009      	b.n	8003e4c <HAL_I2C_Init+0xe8>
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e3e:	fb02 f303 	mul.w	r3, r2, r3
 8003e42:	4a63      	ldr	r2, [pc, #396]	; (8003fd0 <HAL_I2C_Init+0x26c>)
 8003e44:	fba2 2303 	umull	r2, r3, r2, r3
 8003e48:	099b      	lsrs	r3, r3, #6
 8003e4a:	3301      	adds	r3, #1
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	6812      	ldr	r2, [r2, #0]
 8003e50:	430b      	orrs	r3, r1
 8003e52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	69db      	ldr	r3, [r3, #28]
 8003e5a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e5e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	4956      	ldr	r1, [pc, #344]	; (8003fc0 <HAL_I2C_Init+0x25c>)
 8003e68:	428b      	cmp	r3, r1
 8003e6a:	d80d      	bhi.n	8003e88 <HAL_I2C_Init+0x124>
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	1e59      	subs	r1, r3, #1
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	685b      	ldr	r3, [r3, #4]
 8003e74:	005b      	lsls	r3, r3, #1
 8003e76:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e80:	2b04      	cmp	r3, #4
 8003e82:	bf38      	it	cc
 8003e84:	2304      	movcc	r3, #4
 8003e86:	e04f      	b.n	8003f28 <HAL_I2C_Init+0x1c4>
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d111      	bne.n	8003eb4 <HAL_I2C_Init+0x150>
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	1e58      	subs	r0, r3, #1
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6859      	ldr	r1, [r3, #4]
 8003e98:	460b      	mov	r3, r1
 8003e9a:	005b      	lsls	r3, r3, #1
 8003e9c:	440b      	add	r3, r1
 8003e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ea2:	3301      	adds	r3, #1
 8003ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	e012      	b.n	8003eda <HAL_I2C_Init+0x176>
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	1e58      	subs	r0, r3, #1
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6859      	ldr	r1, [r3, #4]
 8003ebc:	460b      	mov	r3, r1
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	440b      	add	r3, r1
 8003ec2:	0099      	lsls	r1, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eca:	3301      	adds	r3, #1
 8003ecc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	bf0c      	ite	eq
 8003ed4:	2301      	moveq	r3, #1
 8003ed6:	2300      	movne	r3, #0
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <HAL_I2C_Init+0x17e>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e022      	b.n	8003f28 <HAL_I2C_Init+0x1c4>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	689b      	ldr	r3, [r3, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d10e      	bne.n	8003f08 <HAL_I2C_Init+0x1a4>
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	1e58      	subs	r0, r3, #1
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6859      	ldr	r1, [r3, #4]
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	005b      	lsls	r3, r3, #1
 8003ef6:	440b      	add	r3, r1
 8003ef8:	fbb0 f3f3 	udiv	r3, r0, r3
 8003efc:	3301      	adds	r3, #1
 8003efe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f06:	e00f      	b.n	8003f28 <HAL_I2C_Init+0x1c4>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	1e58      	subs	r0, r3, #1
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6859      	ldr	r1, [r3, #4]
 8003f10:	460b      	mov	r3, r1
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	440b      	add	r3, r1
 8003f16:	0099      	lsls	r1, r3, #2
 8003f18:	440b      	add	r3, r1
 8003f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003f1e:	3301      	adds	r3, #1
 8003f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f28:	6879      	ldr	r1, [r7, #4]
 8003f2a:	6809      	ldr	r1, [r1, #0]
 8003f2c:	4313      	orrs	r3, r2
 8003f2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	69da      	ldr	r2, [r3, #28]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a1b      	ldr	r3, [r3, #32]
 8003f42:	431a      	orrs	r2, r3
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	430a      	orrs	r2, r1
 8003f4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6911      	ldr	r1, [r2, #16]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	68d2      	ldr	r2, [r2, #12]
 8003f62:	4311      	orrs	r1, r2
 8003f64:	687a      	ldr	r2, [r7, #4]
 8003f66:	6812      	ldr	r2, [r2, #0]
 8003f68:	430b      	orrs	r3, r1
 8003f6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	699b      	ldr	r3, [r3, #24]
 8003f7e:	431a      	orrs	r2, r3
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f042 0201 	orr.w	r2, r2, #1
 8003f96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	2200      	movs	r2, #0
 8003faa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2200      	movs	r2, #0
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003fb4:	2300      	movs	r3, #0
}
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	3710      	adds	r7, #16
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	000186a0 	.word	0x000186a0
 8003fc4:	001e847f 	.word	0x001e847f
 8003fc8:	003d08ff 	.word	0x003d08ff
 8003fcc:	431bde83 	.word	0x431bde83
 8003fd0:	10624dd3 	.word	0x10624dd3

08003fd4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b086      	sub	sp, #24
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d101      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003fe2:	2301      	movs	r3, #1
 8003fe4:	e26c      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0301 	and.w	r3, r3, #1
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 8087 	beq.w	8004102 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003ff4:	4b92      	ldr	r3, [pc, #584]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d00c      	beq.n	800401a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004000:	4b8f      	ldr	r3, [pc, #572]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f003 030c 	and.w	r3, r3, #12
 8004008:	2b08      	cmp	r3, #8
 800400a:	d112      	bne.n	8004032 <HAL_RCC_OscConfig+0x5e>
 800400c:	4b8c      	ldr	r3, [pc, #560]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004018:	d10b      	bne.n	8004032 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800401a:	4b89      	ldr	r3, [pc, #548]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004022:	2b00      	cmp	r3, #0
 8004024:	d06c      	beq.n	8004100 <HAL_RCC_OscConfig+0x12c>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d168      	bne.n	8004100 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e246      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800403a:	d106      	bne.n	800404a <HAL_RCC_OscConfig+0x76>
 800403c:	4b80      	ldr	r3, [pc, #512]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a7f      	ldr	r2, [pc, #508]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004042:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004046:	6013      	str	r3, [r2, #0]
 8004048:	e02e      	b.n	80040a8 <HAL_RCC_OscConfig+0xd4>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	2b00      	cmp	r3, #0
 8004050:	d10c      	bne.n	800406c <HAL_RCC_OscConfig+0x98>
 8004052:	4b7b      	ldr	r3, [pc, #492]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4a7a      	ldr	r2, [pc, #488]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004058:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800405c:	6013      	str	r3, [r2, #0]
 800405e:	4b78      	ldr	r3, [pc, #480]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a77      	ldr	r2, [pc, #476]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004064:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004068:	6013      	str	r3, [r2, #0]
 800406a:	e01d      	b.n	80040a8 <HAL_RCC_OscConfig+0xd4>
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	685b      	ldr	r3, [r3, #4]
 8004070:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004074:	d10c      	bne.n	8004090 <HAL_RCC_OscConfig+0xbc>
 8004076:	4b72      	ldr	r3, [pc, #456]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a71      	ldr	r2, [pc, #452]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800407c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004080:	6013      	str	r3, [r2, #0]
 8004082:	4b6f      	ldr	r3, [pc, #444]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a6e      	ldr	r2, [pc, #440]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004088:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800408c:	6013      	str	r3, [r2, #0]
 800408e:	e00b      	b.n	80040a8 <HAL_RCC_OscConfig+0xd4>
 8004090:	4b6b      	ldr	r3, [pc, #428]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	4a6a      	ldr	r2, [pc, #424]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004096:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800409a:	6013      	str	r3, [r2, #0]
 800409c:	4b68      	ldr	r3, [pc, #416]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4a67      	ldr	r2, [pc, #412]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 80040a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040a6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d013      	beq.n	80040d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b0:	f7fe ff92 	bl	8002fd8 <HAL_GetTick>
 80040b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040b6:	e008      	b.n	80040ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040b8:	f7fe ff8e 	bl	8002fd8 <HAL_GetTick>
 80040bc:	4602      	mov	r2, r0
 80040be:	693b      	ldr	r3, [r7, #16]
 80040c0:	1ad3      	subs	r3, r2, r3
 80040c2:	2b64      	cmp	r3, #100	; 0x64
 80040c4:	d901      	bls.n	80040ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040c6:	2303      	movs	r3, #3
 80040c8:	e1fa      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ca:	4b5d      	ldr	r3, [pc, #372]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d0f0      	beq.n	80040b8 <HAL_RCC_OscConfig+0xe4>
 80040d6:	e014      	b.n	8004102 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d8:	f7fe ff7e 	bl	8002fd8 <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e0:	f7fe ff7a 	bl	8002fd8 <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	; 0x64
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e1e6      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040f2:	4b53      	ldr	r3, [pc, #332]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d1f0      	bne.n	80040e0 <HAL_RCC_OscConfig+0x10c>
 80040fe:	e000      	b.n	8004102 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004100:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0302 	and.w	r3, r3, #2
 800410a:	2b00      	cmp	r3, #0
 800410c:	d063      	beq.n	80041d6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800410e:	4b4c      	ldr	r3, [pc, #304]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f003 030c 	and.w	r3, r3, #12
 8004116:	2b00      	cmp	r3, #0
 8004118:	d00b      	beq.n	8004132 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800411a:	4b49      	ldr	r3, [pc, #292]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f003 030c 	and.w	r3, r3, #12
 8004122:	2b08      	cmp	r3, #8
 8004124:	d11c      	bne.n	8004160 <HAL_RCC_OscConfig+0x18c>
 8004126:	4b46      	ldr	r3, [pc, #280]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d116      	bne.n	8004160 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004132:	4b43      	ldr	r3, [pc, #268]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0302 	and.w	r3, r3, #2
 800413a:	2b00      	cmp	r3, #0
 800413c:	d005      	beq.n	800414a <HAL_RCC_OscConfig+0x176>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	2b01      	cmp	r3, #1
 8004144:	d001      	beq.n	800414a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e1ba      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800414a:	4b3d      	ldr	r3, [pc, #244]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	4939      	ldr	r1, [pc, #228]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800415a:	4313      	orrs	r3, r2
 800415c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415e:	e03a      	b.n	80041d6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	2b00      	cmp	r3, #0
 8004166:	d020      	beq.n	80041aa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004168:	4b36      	ldr	r3, [pc, #216]	; (8004244 <HAL_RCC_OscConfig+0x270>)
 800416a:	2201      	movs	r2, #1
 800416c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800416e:	f7fe ff33 	bl	8002fd8 <HAL_GetTick>
 8004172:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004174:	e008      	b.n	8004188 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004176:	f7fe ff2f 	bl	8002fd8 <HAL_GetTick>
 800417a:	4602      	mov	r2, r0
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	1ad3      	subs	r3, r2, r3
 8004180:	2b02      	cmp	r3, #2
 8004182:	d901      	bls.n	8004188 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004184:	2303      	movs	r3, #3
 8004186:	e19b      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004188:	4b2d      	ldr	r3, [pc, #180]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0302 	and.w	r3, r3, #2
 8004190:	2b00      	cmp	r3, #0
 8004192:	d0f0      	beq.n	8004176 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004194:	4b2a      	ldr	r3, [pc, #168]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	695b      	ldr	r3, [r3, #20]
 80041a0:	00db      	lsls	r3, r3, #3
 80041a2:	4927      	ldr	r1, [pc, #156]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 80041a4:	4313      	orrs	r3, r2
 80041a6:	600b      	str	r3, [r1, #0]
 80041a8:	e015      	b.n	80041d6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041aa:	4b26      	ldr	r3, [pc, #152]	; (8004244 <HAL_RCC_OscConfig+0x270>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041b0:	f7fe ff12 	bl	8002fd8 <HAL_GetTick>
 80041b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b6:	e008      	b.n	80041ca <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041b8:	f7fe ff0e 	bl	8002fd8 <HAL_GetTick>
 80041bc:	4602      	mov	r2, r0
 80041be:	693b      	ldr	r3, [r7, #16]
 80041c0:	1ad3      	subs	r3, r2, r3
 80041c2:	2b02      	cmp	r3, #2
 80041c4:	d901      	bls.n	80041ca <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041c6:	2303      	movs	r3, #3
 80041c8:	e17a      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ca:	4b1d      	ldr	r3, [pc, #116]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d1f0      	bne.n	80041b8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0308 	and.w	r3, r3, #8
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d03a      	beq.n	8004258 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d019      	beq.n	800421e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ea:	4b17      	ldr	r3, [pc, #92]	; (8004248 <HAL_RCC_OscConfig+0x274>)
 80041ec:	2201      	movs	r2, #1
 80041ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80041f0:	f7fe fef2 	bl	8002fd8 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80041f8:	f7fe feee 	bl	8002fd8 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b02      	cmp	r3, #2
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e15a      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800420a:	4b0d      	ldr	r3, [pc, #52]	; (8004240 <HAL_RCC_OscConfig+0x26c>)
 800420c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004216:	2001      	movs	r0, #1
 8004218:	f000 fada 	bl	80047d0 <RCC_Delay>
 800421c:	e01c      	b.n	8004258 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800421e:	4b0a      	ldr	r3, [pc, #40]	; (8004248 <HAL_RCC_OscConfig+0x274>)
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004224:	f7fe fed8 	bl	8002fd8 <HAL_GetTick>
 8004228:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800422a:	e00f      	b.n	800424c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800422c:	f7fe fed4 	bl	8002fd8 <HAL_GetTick>
 8004230:	4602      	mov	r2, r0
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	1ad3      	subs	r3, r2, r3
 8004236:	2b02      	cmp	r3, #2
 8004238:	d908      	bls.n	800424c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800423a:	2303      	movs	r3, #3
 800423c:	e140      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
 800423e:	bf00      	nop
 8004240:	40021000 	.word	0x40021000
 8004244:	42420000 	.word	0x42420000
 8004248:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800424c:	4b9e      	ldr	r3, [pc, #632]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800424e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1e9      	bne.n	800422c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	f003 0304 	and.w	r3, r3, #4
 8004260:	2b00      	cmp	r3, #0
 8004262:	f000 80a6 	beq.w	80043b2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004266:	2300      	movs	r3, #0
 8004268:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800426a:	4b97      	ldr	r3, [pc, #604]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004272:	2b00      	cmp	r3, #0
 8004274:	d10d      	bne.n	8004292 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004276:	4b94      	ldr	r3, [pc, #592]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004278:	69db      	ldr	r3, [r3, #28]
 800427a:	4a93      	ldr	r2, [pc, #588]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800427c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004280:	61d3      	str	r3, [r2, #28]
 8004282:	4b91      	ldr	r3, [pc, #580]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004284:	69db      	ldr	r3, [r3, #28]
 8004286:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800428a:	60bb      	str	r3, [r7, #8]
 800428c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800428e:	2301      	movs	r3, #1
 8004290:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004292:	4b8e      	ldr	r3, [pc, #568]	; (80044cc <HAL_RCC_OscConfig+0x4f8>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800429a:	2b00      	cmp	r3, #0
 800429c:	d118      	bne.n	80042d0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800429e:	4b8b      	ldr	r3, [pc, #556]	; (80044cc <HAL_RCC_OscConfig+0x4f8>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a8a      	ldr	r2, [pc, #552]	; (80044cc <HAL_RCC_OscConfig+0x4f8>)
 80042a4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042a8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042aa:	f7fe fe95 	bl	8002fd8 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b2:	f7fe fe91 	bl	8002fd8 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b64      	cmp	r3, #100	; 0x64
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e0fd      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042c4:	4b81      	ldr	r3, [pc, #516]	; (80044cc <HAL_RCC_OscConfig+0x4f8>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d0f0      	beq.n	80042b2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d106      	bne.n	80042e6 <HAL_RCC_OscConfig+0x312>
 80042d8:	4b7b      	ldr	r3, [pc, #492]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80042da:	6a1b      	ldr	r3, [r3, #32]
 80042dc:	4a7a      	ldr	r2, [pc, #488]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	6213      	str	r3, [r2, #32]
 80042e4:	e02d      	b.n	8004342 <HAL_RCC_OscConfig+0x36e>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d10c      	bne.n	8004308 <HAL_RCC_OscConfig+0x334>
 80042ee:	4b76      	ldr	r3, [pc, #472]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80042f0:	6a1b      	ldr	r3, [r3, #32]
 80042f2:	4a75      	ldr	r2, [pc, #468]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80042f4:	f023 0301 	bic.w	r3, r3, #1
 80042f8:	6213      	str	r3, [r2, #32]
 80042fa:	4b73      	ldr	r3, [pc, #460]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80042fc:	6a1b      	ldr	r3, [r3, #32]
 80042fe:	4a72      	ldr	r2, [pc, #456]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004300:	f023 0304 	bic.w	r3, r3, #4
 8004304:	6213      	str	r3, [r2, #32]
 8004306:	e01c      	b.n	8004342 <HAL_RCC_OscConfig+0x36e>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	68db      	ldr	r3, [r3, #12]
 800430c:	2b05      	cmp	r3, #5
 800430e:	d10c      	bne.n	800432a <HAL_RCC_OscConfig+0x356>
 8004310:	4b6d      	ldr	r3, [pc, #436]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004312:	6a1b      	ldr	r3, [r3, #32]
 8004314:	4a6c      	ldr	r2, [pc, #432]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004316:	f043 0304 	orr.w	r3, r3, #4
 800431a:	6213      	str	r3, [r2, #32]
 800431c:	4b6a      	ldr	r3, [pc, #424]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800431e:	6a1b      	ldr	r3, [r3, #32]
 8004320:	4a69      	ldr	r2, [pc, #420]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004322:	f043 0301 	orr.w	r3, r3, #1
 8004326:	6213      	str	r3, [r2, #32]
 8004328:	e00b      	b.n	8004342 <HAL_RCC_OscConfig+0x36e>
 800432a:	4b67      	ldr	r3, [pc, #412]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	4a66      	ldr	r2, [pc, #408]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004330:	f023 0301 	bic.w	r3, r3, #1
 8004334:	6213      	str	r3, [r2, #32]
 8004336:	4b64      	ldr	r3, [pc, #400]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	4a63      	ldr	r2, [pc, #396]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800433c:	f023 0304 	bic.w	r3, r3, #4
 8004340:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	68db      	ldr	r3, [r3, #12]
 8004346:	2b00      	cmp	r3, #0
 8004348:	d015      	beq.n	8004376 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800434a:	f7fe fe45 	bl	8002fd8 <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004350:	e00a      	b.n	8004368 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004352:	f7fe fe41 	bl	8002fd8 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004360:	4293      	cmp	r3, r2
 8004362:	d901      	bls.n	8004368 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004364:	2303      	movs	r3, #3
 8004366:	e0ab      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004368:	4b57      	ldr	r3, [pc, #348]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800436a:	6a1b      	ldr	r3, [r3, #32]
 800436c:	f003 0302 	and.w	r3, r3, #2
 8004370:	2b00      	cmp	r3, #0
 8004372:	d0ee      	beq.n	8004352 <HAL_RCC_OscConfig+0x37e>
 8004374:	e014      	b.n	80043a0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004376:	f7fe fe2f 	bl	8002fd8 <HAL_GetTick>
 800437a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800437c:	e00a      	b.n	8004394 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437e:	f7fe fe2b 	bl	8002fd8 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	f241 3288 	movw	r2, #5000	; 0x1388
 800438c:	4293      	cmp	r3, r2
 800438e:	d901      	bls.n	8004394 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e095      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004394:	4b4c      	ldr	r3, [pc, #304]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004396:	6a1b      	ldr	r3, [r3, #32]
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1ee      	bne.n	800437e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043a0:	7dfb      	ldrb	r3, [r7, #23]
 80043a2:	2b01      	cmp	r3, #1
 80043a4:	d105      	bne.n	80043b2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043a6:	4b48      	ldr	r3, [pc, #288]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80043a8:	69db      	ldr	r3, [r3, #28]
 80043aa:	4a47      	ldr	r2, [pc, #284]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80043ac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043b0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	69db      	ldr	r3, [r3, #28]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	f000 8081 	beq.w	80044be <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043bc:	4b42      	ldr	r3, [pc, #264]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	f003 030c 	and.w	r3, r3, #12
 80043c4:	2b08      	cmp	r3, #8
 80043c6:	d061      	beq.n	800448c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	69db      	ldr	r3, [r3, #28]
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d146      	bne.n	800445e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043d0:	4b3f      	ldr	r3, [pc, #252]	; (80044d0 <HAL_RCC_OscConfig+0x4fc>)
 80043d2:	2200      	movs	r2, #0
 80043d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043d6:	f7fe fdff 	bl	8002fd8 <HAL_GetTick>
 80043da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043dc:	e008      	b.n	80043f0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80043de:	f7fe fdfb 	bl	8002fd8 <HAL_GetTick>
 80043e2:	4602      	mov	r2, r0
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	2b02      	cmp	r3, #2
 80043ea:	d901      	bls.n	80043f0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80043ec:	2303      	movs	r3, #3
 80043ee:	e067      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043f0:	4b35      	ldr	r3, [pc, #212]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d1f0      	bne.n	80043de <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	6a1b      	ldr	r3, [r3, #32]
 8004400:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004404:	d108      	bne.n	8004418 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004406:	4b30      	ldr	r3, [pc, #192]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	492d      	ldr	r1, [pc, #180]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004414:	4313      	orrs	r3, r2
 8004416:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004418:	4b2b      	ldr	r3, [pc, #172]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800441a:	685b      	ldr	r3, [r3, #4]
 800441c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6a19      	ldr	r1, [r3, #32]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004428:	430b      	orrs	r3, r1
 800442a:	4927      	ldr	r1, [pc, #156]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800442c:	4313      	orrs	r3, r2
 800442e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004430:	4b27      	ldr	r3, [pc, #156]	; (80044d0 <HAL_RCC_OscConfig+0x4fc>)
 8004432:	2201      	movs	r2, #1
 8004434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004436:	f7fe fdcf 	bl	8002fd8 <HAL_GetTick>
 800443a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800443c:	e008      	b.n	8004450 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443e:	f7fe fdcb 	bl	8002fd8 <HAL_GetTick>
 8004442:	4602      	mov	r2, r0
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	1ad3      	subs	r3, r2, r3
 8004448:	2b02      	cmp	r3, #2
 800444a:	d901      	bls.n	8004450 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e037      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004450:	4b1d      	ldr	r3, [pc, #116]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004458:	2b00      	cmp	r3, #0
 800445a:	d0f0      	beq.n	800443e <HAL_RCC_OscConfig+0x46a>
 800445c:	e02f      	b.n	80044be <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800445e:	4b1c      	ldr	r3, [pc, #112]	; (80044d0 <HAL_RCC_OscConfig+0x4fc>)
 8004460:	2200      	movs	r2, #0
 8004462:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004464:	f7fe fdb8 	bl	8002fd8 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800446c:	f7fe fdb4 	bl	8002fd8 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e020      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800447e:	4b12      	ldr	r3, [pc, #72]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d1f0      	bne.n	800446c <HAL_RCC_OscConfig+0x498>
 800448a:	e018      	b.n	80044be <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	69db      	ldr	r3, [r3, #28]
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004494:	2301      	movs	r3, #1
 8004496:	e013      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004498:	4b0b      	ldr	r3, [pc, #44]	; (80044c8 <HAL_RCC_OscConfig+0x4f4>)
 800449a:	685b      	ldr	r3, [r3, #4]
 800449c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d106      	bne.n	80044ba <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d001      	beq.n	80044be <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	e000      	b.n	80044c0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80044be:	2300      	movs	r3, #0
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000
 80044cc:	40007000 	.word	0x40007000
 80044d0:	42420060 	.word	0x42420060

080044d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b084      	sub	sp, #16
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d101      	bne.n	80044e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0d0      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80044e8:	4b6a      	ldr	r3, [pc, #424]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0307 	and.w	r3, r3, #7
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d910      	bls.n	8004518 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044f6:	4b67      	ldr	r3, [pc, #412]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f023 0207 	bic.w	r2, r3, #7
 80044fe:	4965      	ldr	r1, [pc, #404]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	4313      	orrs	r3, r2
 8004504:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	4b63      	ldr	r3, [pc, #396]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0307 	and.w	r3, r3, #7
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0b8      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d020      	beq.n	8004566 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d005      	beq.n	800453c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004530:	4b59      	ldr	r3, [pc, #356]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	4a58      	ldr	r2, [pc, #352]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004536:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800453a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004548:	4b53      	ldr	r3, [pc, #332]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	4a52      	ldr	r2, [pc, #328]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800454e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004552:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004554:	4b50      	ldr	r3, [pc, #320]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004556:	685b      	ldr	r3, [r3, #4]
 8004558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	494d      	ldr	r1, [pc, #308]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004562:	4313      	orrs	r3, r2
 8004564:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d040      	beq.n	80045f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d107      	bne.n	800458a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b47      	ldr	r3, [pc, #284]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d115      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e07f      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d107      	bne.n	80045a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004592:	4b41      	ldr	r3, [pc, #260]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800459a:	2b00      	cmp	r3, #0
 800459c:	d109      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e073      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045a2:	4b3d      	ldr	r3, [pc, #244]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d101      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e06b      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045b2:	4b39      	ldr	r3, [pc, #228]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	f023 0203 	bic.w	r2, r3, #3
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	4936      	ldr	r1, [pc, #216]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	4313      	orrs	r3, r2
 80045c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045c4:	f7fe fd08 	bl	8002fd8 <HAL_GetTick>
 80045c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ca:	e00a      	b.n	80045e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045cc:	f7fe fd04 	bl	8002fd8 <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80045da:	4293      	cmp	r3, r2
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e053      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045e2:	4b2d      	ldr	r3, [pc, #180]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	685b      	ldr	r3, [r3, #4]
 80045e6:	f003 020c 	and.w	r2, r3, #12
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	009b      	lsls	r3, r3, #2
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d1eb      	bne.n	80045cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80045f4:	4b27      	ldr	r3, [pc, #156]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	683a      	ldr	r2, [r7, #0]
 80045fe:	429a      	cmp	r2, r3
 8004600:	d210      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004602:	4b24      	ldr	r3, [pc, #144]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f023 0207 	bic.w	r2, r3, #7
 800460a:	4922      	ldr	r1, [pc, #136]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	4313      	orrs	r3, r2
 8004610:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b20      	ldr	r3, [pc, #128]	; (8004694 <HAL_RCC_ClockConfig+0x1c0>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 0307 	and.w	r3, r3, #7
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d001      	beq.n	8004624 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e032      	b.n	800468a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004630:	4b19      	ldr	r3, [pc, #100]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4916      	ldr	r1, [pc, #88]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800463e:	4313      	orrs	r3, r2
 8004640:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800464e:	4b12      	ldr	r3, [pc, #72]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	490e      	ldr	r1, [pc, #56]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	4313      	orrs	r3, r2
 8004660:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004662:	f000 f821 	bl	80046a8 <HAL_RCC_GetSysClockFreq>
 8004666:	4601      	mov	r1, r0
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <HAL_RCC_ClockConfig+0x1c4>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	4a0a      	ldr	r2, [pc, #40]	; (800469c <HAL_RCC_ClockConfig+0x1c8>)
 8004674:	5cd3      	ldrb	r3, [r2, r3]
 8004676:	fa21 f303 	lsr.w	r3, r1, r3
 800467a:	4a09      	ldr	r2, [pc, #36]	; (80046a0 <HAL_RCC_ClockConfig+0x1cc>)
 800467c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800467e:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <HAL_RCC_ClockConfig+0x1d0>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f7fe fc66 	bl	8002f54 <HAL_InitTick>

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40022000 	.word	0x40022000
 8004698:	40021000 	.word	0x40021000
 800469c:	08006104 	.word	0x08006104
 80046a0:	200000e4 	.word	0x200000e4
 80046a4:	200000e8 	.word	0x200000e8

080046a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a8:	b490      	push	{r4, r7}
 80046aa:	b08a      	sub	sp, #40	; 0x28
 80046ac:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046ae:	4b2a      	ldr	r3, [pc, #168]	; (8004758 <HAL_RCC_GetSysClockFreq+0xb0>)
 80046b0:	1d3c      	adds	r4, r7, #4
 80046b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80046b8:	4b28      	ldr	r3, [pc, #160]	; (800475c <HAL_RCC_GetSysClockFreq+0xb4>)
 80046ba:	881b      	ldrh	r3, [r3, #0]
 80046bc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	61fb      	str	r3, [r7, #28]
 80046c2:	2300      	movs	r3, #0
 80046c4:	61bb      	str	r3, [r7, #24]
 80046c6:	2300      	movs	r3, #0
 80046c8:	627b      	str	r3, [r7, #36]	; 0x24
 80046ca:	2300      	movs	r3, #0
 80046cc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046d2:	4b23      	ldr	r3, [pc, #140]	; (8004760 <HAL_RCC_GetSysClockFreq+0xb8>)
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80046d8:	69fb      	ldr	r3, [r7, #28]
 80046da:	f003 030c 	and.w	r3, r3, #12
 80046de:	2b04      	cmp	r3, #4
 80046e0:	d002      	beq.n	80046e8 <HAL_RCC_GetSysClockFreq+0x40>
 80046e2:	2b08      	cmp	r3, #8
 80046e4:	d003      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0x46>
 80046e6:	e02d      	b.n	8004744 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80046e8:	4b1e      	ldr	r3, [pc, #120]	; (8004764 <HAL_RCC_GetSysClockFreq+0xbc>)
 80046ea:	623b      	str	r3, [r7, #32]
      break;
 80046ec:	e02d      	b.n	800474a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	0c9b      	lsrs	r3, r3, #18
 80046f2:	f003 030f 	and.w	r3, r3, #15
 80046f6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80046fa:	4413      	add	r3, r2
 80046fc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004700:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004702:	69fb      	ldr	r3, [r7, #28]
 8004704:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800470c:	4b14      	ldr	r3, [pc, #80]	; (8004760 <HAL_RCC_GetSysClockFreq+0xb8>)
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	0c5b      	lsrs	r3, r3, #17
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800471a:	4413      	add	r3, r2
 800471c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004720:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	4a0f      	ldr	r2, [pc, #60]	; (8004764 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004726:	fb02 f203 	mul.w	r2, r2, r3
 800472a:	69bb      	ldr	r3, [r7, #24]
 800472c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004730:	627b      	str	r3, [r7, #36]	; 0x24
 8004732:	e004      	b.n	800473e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004734:	697b      	ldr	r3, [r7, #20]
 8004736:	4a0c      	ldr	r2, [pc, #48]	; (8004768 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004738:	fb02 f303 	mul.w	r3, r2, r3
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	623b      	str	r3, [r7, #32]
      break;
 8004742:	e002      	b.n	800474a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004744:	4b07      	ldr	r3, [pc, #28]	; (8004764 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004746:	623b      	str	r3, [r7, #32]
      break;
 8004748:	bf00      	nop
    }
  }
  return sysclockfreq;
 800474a:	6a3b      	ldr	r3, [r7, #32]
}
 800474c:	4618      	mov	r0, r3
 800474e:	3728      	adds	r7, #40	; 0x28
 8004750:	46bd      	mov	sp, r7
 8004752:	bc90      	pop	{r4, r7}
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	080060f0 	.word	0x080060f0
 800475c:	08006100 	.word	0x08006100
 8004760:	40021000 	.word	0x40021000
 8004764:	007a1200 	.word	0x007a1200
 8004768:	003d0900 	.word	0x003d0900

0800476c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800476c:	b480      	push	{r7}
 800476e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004770:	4b02      	ldr	r3, [pc, #8]	; (800477c <HAL_RCC_GetHCLKFreq+0x10>)
 8004772:	681b      	ldr	r3, [r3, #0]
}
 8004774:	4618      	mov	r0, r3
 8004776:	46bd      	mov	sp, r7
 8004778:	bc80      	pop	{r7}
 800477a:	4770      	bx	lr
 800477c:	200000e4 	.word	0x200000e4

08004780 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004784:	f7ff fff2 	bl	800476c <HAL_RCC_GetHCLKFreq>
 8004788:	4601      	mov	r1, r0
 800478a:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	0a1b      	lsrs	r3, r3, #8
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	4a03      	ldr	r2, [pc, #12]	; (80047a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004796:	5cd3      	ldrb	r3, [r2, r3]
 8004798:	fa21 f303 	lsr.w	r3, r1, r3
}
 800479c:	4618      	mov	r0, r3
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40021000 	.word	0x40021000
 80047a4:	08006114 	.word	0x08006114

080047a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80047ac:	f7ff ffde 	bl	800476c <HAL_RCC_GetHCLKFreq>
 80047b0:	4601      	mov	r1, r0
 80047b2:	4b05      	ldr	r3, [pc, #20]	; (80047c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80047b4:	685b      	ldr	r3, [r3, #4]
 80047b6:	0adb      	lsrs	r3, r3, #11
 80047b8:	f003 0307 	and.w	r3, r3, #7
 80047bc:	4a03      	ldr	r2, [pc, #12]	; (80047cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80047be:	5cd3      	ldrb	r3, [r2, r3]
 80047c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	bd80      	pop	{r7, pc}
 80047c8:	40021000 	.word	0x40021000
 80047cc:	08006114 	.word	0x08006114

080047d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047d0:	b480      	push	{r7}
 80047d2:	b085      	sub	sp, #20
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047d8:	4b0a      	ldr	r3, [pc, #40]	; (8004804 <RCC_Delay+0x34>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0a      	ldr	r2, [pc, #40]	; (8004808 <RCC_Delay+0x38>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	0a5b      	lsrs	r3, r3, #9
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	fb02 f303 	mul.w	r3, r2, r3
 80047ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047ec:	bf00      	nop
  }
  while (Delay --);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	1e5a      	subs	r2, r3, #1
 80047f2:	60fa      	str	r2, [r7, #12]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1f9      	bne.n	80047ec <RCC_Delay+0x1c>
}
 80047f8:	bf00      	nop
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bc80      	pop	{r7}
 8004800:	4770      	bx	lr
 8004802:	bf00      	nop
 8004804:	200000e4 	.word	0x200000e4
 8004808:	10624dd3 	.word	0x10624dd3

0800480c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004814:	2300      	movs	r3, #0
 8004816:	613b      	str	r3, [r7, #16]
 8004818:	2300      	movs	r3, #0
 800481a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0301 	and.w	r3, r3, #1
 8004824:	2b00      	cmp	r3, #0
 8004826:	d07d      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004828:	2300      	movs	r3, #0
 800482a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800482c:	4b4f      	ldr	r3, [pc, #316]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004834:	2b00      	cmp	r3, #0
 8004836:	d10d      	bne.n	8004854 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004838:	4b4c      	ldr	r3, [pc, #304]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800483a:	69db      	ldr	r3, [r3, #28]
 800483c:	4a4b      	ldr	r2, [pc, #300]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800483e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004842:	61d3      	str	r3, [r2, #28]
 8004844:	4b49      	ldr	r3, [pc, #292]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004846:	69db      	ldr	r3, [r3, #28]
 8004848:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004850:	2301      	movs	r3, #1
 8004852:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004854:	4b46      	ldr	r3, [pc, #280]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485c:	2b00      	cmp	r3, #0
 800485e:	d118      	bne.n	8004892 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004860:	4b43      	ldr	r3, [pc, #268]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4a42      	ldr	r2, [pc, #264]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004866:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800486c:	f7fe fbb4 	bl	8002fd8 <HAL_GetTick>
 8004870:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004872:	e008      	b.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004874:	f7fe fbb0 	bl	8002fd8 <HAL_GetTick>
 8004878:	4602      	mov	r2, r0
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	2b64      	cmp	r3, #100	; 0x64
 8004880:	d901      	bls.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004882:	2303      	movs	r3, #3
 8004884:	e06d      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004886:	4b3a      	ldr	r3, [pc, #232]	; (8004970 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800488e:	2b00      	cmp	r3, #0
 8004890:	d0f0      	beq.n	8004874 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004892:	4b36      	ldr	r3, [pc, #216]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004894:	6a1b      	ldr	r3, [r3, #32]
 8004896:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800489a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d02e      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80048aa:	68fa      	ldr	r2, [r7, #12]
 80048ac:	429a      	cmp	r2, r3
 80048ae:	d027      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80048b0:	4b2e      	ldr	r3, [pc, #184]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048b2:	6a1b      	ldr	r3, [r3, #32]
 80048b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80048ba:	4b2e      	ldr	r3, [pc, #184]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048bc:	2201      	movs	r2, #1
 80048be:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80048c0:	4b2c      	ldr	r3, [pc, #176]	; (8004974 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80048c6:	4a29      	ldr	r2, [pc, #164]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d014      	beq.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048d6:	f7fe fb7f 	bl	8002fd8 <HAL_GetTick>
 80048da:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048dc:	e00a      	b.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048de:	f7fe fb7b 	bl	8002fd8 <HAL_GetTick>
 80048e2:	4602      	mov	r2, r0
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	1ad3      	subs	r3, r2, r3
 80048e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d901      	bls.n	80048f4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	e036      	b.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80048f4:	4b1d      	ldr	r3, [pc, #116]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80048f6:	6a1b      	ldr	r3, [r3, #32]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d0ee      	beq.n	80048de <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004900:	4b1a      	ldr	r3, [pc, #104]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	4917      	ldr	r1, [pc, #92]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800490e:	4313      	orrs	r3, r2
 8004910:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004912:	7dfb      	ldrb	r3, [r7, #23]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d105      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004918:	4b14      	ldr	r3, [pc, #80]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491a:	69db      	ldr	r3, [r3, #28]
 800491c:	4a13      	ldr	r2, [pc, #76]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800491e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004922:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d008      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004930:	4b0e      	ldr	r3, [pc, #56]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	490b      	ldr	r1, [pc, #44]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800493e:	4313      	orrs	r3, r2
 8004940:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f003 0310 	and.w	r3, r3, #16
 800494a:	2b00      	cmp	r3, #0
 800494c:	d008      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800494e:	4b07      	ldr	r3, [pc, #28]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	4904      	ldr	r1, [pc, #16]	; (800496c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800495c:	4313      	orrs	r3, r2
 800495e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3718      	adds	r7, #24
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	40021000 	.word	0x40021000
 8004970:	40007000 	.word	0x40007000
 8004974:	42420440 	.word	0x42420440

08004978 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e076      	b.n	8004a78 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800498e:	2b00      	cmp	r3, #0
 8004990:	d108      	bne.n	80049a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800499a:	d009      	beq.n	80049b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	61da      	str	r2, [r3, #28]
 80049a2:	e005      	b.n	80049b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2200      	movs	r2, #0
 80049b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80049bc:	b2db      	uxtb	r3, r3
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d106      	bne.n	80049d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f7fe f830 	bl	8002a30 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2202      	movs	r2, #2
 80049d4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80049f8:	431a      	orrs	r2, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a02:	431a      	orrs	r2, r3
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	691b      	ldr	r3, [r3, #16]
 8004a08:	f003 0302 	and.w	r3, r3, #2
 8004a0c:	431a      	orrs	r2, r3
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	695b      	ldr	r3, [r3, #20]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	431a      	orrs	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	699b      	ldr	r3, [r3, #24]
 8004a1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004a20:	431a      	orrs	r2, r3
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	69db      	ldr	r3, [r3, #28]
 8004a26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a34:	ea42 0103 	orr.w	r1, r2, r3
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a3c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	0c1a      	lsrs	r2, r3, #16
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f002 0204 	and.w	r2, r2, #4
 8004a56:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	69da      	ldr	r2, [r3, #28]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a66:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2201      	movs	r2, #1
 8004a72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004a76:	2300      	movs	r3, #0
}
 8004a78:	4618      	mov	r0, r3
 8004a7a:	3708      	adds	r7, #8
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	bd80      	pop	{r7, pc}

08004a80 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	60f8      	str	r0, [r7, #12]
 8004a88:	60b9      	str	r1, [r7, #8]
 8004a8a:	603b      	str	r3, [r7, #0]
 8004a8c:	4613      	mov	r3, r2
 8004a8e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d101      	bne.n	8004aa2 <HAL_SPI_Transmit+0x22>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e126      	b.n	8004cf0 <HAL_SPI_Transmit+0x270>
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2201      	movs	r2, #1
 8004aa6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004aaa:	f7fe fa95 	bl	8002fd8 <HAL_GetTick>
 8004aae:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004ab0:	88fb      	ldrh	r3, [r7, #6]
 8004ab2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2b01      	cmp	r3, #1
 8004abe:	d002      	beq.n	8004ac6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ac4:	e10b      	b.n	8004cde <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d002      	beq.n	8004ad2 <HAL_SPI_Transmit+0x52>
 8004acc:	88fb      	ldrh	r3, [r7, #6]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d102      	bne.n	8004ad8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004ad6:	e102      	b.n	8004cde <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2203      	movs	r2, #3
 8004adc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	68ba      	ldr	r2, [r7, #8]
 8004aea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	88fa      	ldrh	r2, [r7, #6]
 8004af0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	88fa      	ldrh	r2, [r7, #6]
 8004af6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2200      	movs	r2, #0
 8004afc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	2200      	movs	r2, #0
 8004b02:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2200      	movs	r2, #0
 8004b08:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2200      	movs	r2, #0
 8004b14:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	689b      	ldr	r3, [r3, #8]
 8004b1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b1e:	d10f      	bne.n	8004b40 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	681a      	ldr	r2, [r3, #0]
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b2e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b3e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b4a:	2b40      	cmp	r3, #64	; 0x40
 8004b4c:	d007      	beq.n	8004b5e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004b5c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	68db      	ldr	r3, [r3, #12]
 8004b62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004b66:	d14b      	bne.n	8004c00 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d002      	beq.n	8004b76 <HAL_SPI_Transmit+0xf6>
 8004b70:	8afb      	ldrh	r3, [r7, #22]
 8004b72:	2b01      	cmp	r3, #1
 8004b74:	d13e      	bne.n	8004bf4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b7a:	881a      	ldrh	r2, [r3, #0]
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b86:	1c9a      	adds	r2, r3, #2
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3b01      	subs	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004b9a:	e02b      	b.n	8004bf4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f003 0302 	and.w	r3, r3, #2
 8004ba6:	2b02      	cmp	r3, #2
 8004ba8:	d112      	bne.n	8004bd0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bae:	881a      	ldrh	r2, [r3, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bba:	1c9a      	adds	r2, r3, #2
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	3b01      	subs	r3, #1
 8004bc8:	b29a      	uxth	r2, r3
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	86da      	strh	r2, [r3, #54]	; 0x36
 8004bce:	e011      	b.n	8004bf4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004bd0:	f7fe fa02 	bl	8002fd8 <HAL_GetTick>
 8004bd4:	4602      	mov	r2, r0
 8004bd6:	69bb      	ldr	r3, [r7, #24]
 8004bd8:	1ad3      	subs	r3, r2, r3
 8004bda:	683a      	ldr	r2, [r7, #0]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d803      	bhi.n	8004be8 <HAL_SPI_Transmit+0x168>
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004be6:	d102      	bne.n	8004bee <HAL_SPI_Transmit+0x16e>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d102      	bne.n	8004bf4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004bee:	2303      	movs	r3, #3
 8004bf0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004bf2:	e074      	b.n	8004cde <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bf8:	b29b      	uxth	r3, r3
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1ce      	bne.n	8004b9c <HAL_SPI_Transmit+0x11c>
 8004bfe:	e04c      	b.n	8004c9a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	685b      	ldr	r3, [r3, #4]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d002      	beq.n	8004c0e <HAL_SPI_Transmit+0x18e>
 8004c08:	8afb      	ldrh	r3, [r7, #22]
 8004c0a:	2b01      	cmp	r3, #1
 8004c0c:	d140      	bne.n	8004c90 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	330c      	adds	r3, #12
 8004c18:	7812      	ldrb	r2, [r2, #0]
 8004c1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c20:	1c5a      	adds	r2, r3, #1
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c2a:	b29b      	uxth	r3, r3
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	b29a      	uxth	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004c34:	e02c      	b.n	8004c90 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	f003 0302 	and.w	r3, r3, #2
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d113      	bne.n	8004c6c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	330c      	adds	r3, #12
 8004c4e:	7812      	ldrb	r2, [r2, #0]
 8004c50:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c56:	1c5a      	adds	r2, r3, #1
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c60:	b29b      	uxth	r3, r3
 8004c62:	3b01      	subs	r3, #1
 8004c64:	b29a      	uxth	r2, r3
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	86da      	strh	r2, [r3, #54]	; 0x36
 8004c6a:	e011      	b.n	8004c90 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004c6c:	f7fe f9b4 	bl	8002fd8 <HAL_GetTick>
 8004c70:	4602      	mov	r2, r0
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	1ad3      	subs	r3, r2, r3
 8004c76:	683a      	ldr	r2, [r7, #0]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	d803      	bhi.n	8004c84 <HAL_SPI_Transmit+0x204>
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c82:	d102      	bne.n	8004c8a <HAL_SPI_Transmit+0x20a>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d102      	bne.n	8004c90 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004c8a:	2303      	movs	r3, #3
 8004c8c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004c8e:	e026      	b.n	8004cde <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d1cd      	bne.n	8004c36 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	6839      	ldr	r1, [r7, #0]
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 f8b2 	bl	8004e08 <SPI_EndRxTxTransaction>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d002      	beq.n	8004cb0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	2220      	movs	r2, #32
 8004cae:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	689b      	ldr	r3, [r3, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d10a      	bne.n	8004cce <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	613b      	str	r3, [r7, #16]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	689b      	ldr	r3, [r3, #8]
 8004cca:	613b      	str	r3, [r7, #16]
 8004ccc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	77fb      	strb	r3, [r7, #31]
 8004cda:	e000      	b.n	8004cde <HAL_SPI_Transmit+0x25e>
  }

error:
 8004cdc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	2200      	movs	r2, #0
 8004cea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004cee:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	3720      	adds	r7, #32
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	603b      	str	r3, [r7, #0]
 8004d04:	4613      	mov	r3, r2
 8004d06:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d08:	f7fe f966 	bl	8002fd8 <HAL_GetTick>
 8004d0c:	4602      	mov	r2, r0
 8004d0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d10:	1a9b      	subs	r3, r3, r2
 8004d12:	683a      	ldr	r2, [r7, #0]
 8004d14:	4413      	add	r3, r2
 8004d16:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d18:	f7fe f95e 	bl	8002fd8 <HAL_GetTick>
 8004d1c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d1e:	4b39      	ldr	r3, [pc, #228]	; (8004e04 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	015b      	lsls	r3, r3, #5
 8004d24:	0d1b      	lsrs	r3, r3, #20
 8004d26:	69fa      	ldr	r2, [r7, #28]
 8004d28:	fb02 f303 	mul.w	r3, r2, r3
 8004d2c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d2e:	e054      	b.n	8004dda <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d36:	d050      	beq.n	8004dda <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d38:	f7fe f94e 	bl	8002fd8 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	69fa      	ldr	r2, [r7, #28]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d902      	bls.n	8004d4e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d13d      	bne.n	8004dca <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	685a      	ldr	r2, [r3, #4]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004d5c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d66:	d111      	bne.n	8004d8c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d70:	d004      	beq.n	8004d7c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004d7a:	d107      	bne.n	8004d8c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d8a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d94:	d10f      	bne.n	8004db6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	681a      	ldr	r2, [r3, #0]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004da4:	601a      	str	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	681a      	ldr	r2, [r3, #0]
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004db4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2201      	movs	r2, #1
 8004dba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e017      	b.n	8004dfa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d101      	bne.n	8004dd4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	689a      	ldr	r2, [r3, #8]
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	4013      	ands	r3, r2
 8004de4:	68ba      	ldr	r2, [r7, #8]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	bf0c      	ite	eq
 8004dea:	2301      	moveq	r3, #1
 8004dec:	2300      	movne	r3, #0
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	461a      	mov	r2, r3
 8004df2:	79fb      	ldrb	r3, [r7, #7]
 8004df4:	429a      	cmp	r2, r3
 8004df6:	d19b      	bne.n	8004d30 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3720      	adds	r7, #32
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}
 8004e02:	bf00      	nop
 8004e04:	200000e4 	.word	0x200000e4

08004e08 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b086      	sub	sp, #24
 8004e0c:	af02      	add	r7, sp, #8
 8004e0e:	60f8      	str	r0, [r7, #12]
 8004e10:	60b9      	str	r1, [r7, #8]
 8004e12:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	9300      	str	r3, [sp, #0]
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	2180      	movs	r1, #128	; 0x80
 8004e1e:	68f8      	ldr	r0, [r7, #12]
 8004e20:	f7ff ff6a 	bl	8004cf8 <SPI_WaitFlagStateUntilTimeout>
 8004e24:	4603      	mov	r3, r0
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d007      	beq.n	8004e3a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e2e:	f043 0220 	orr.w	r2, r3, #32
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e000      	b.n	8004e3c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	e041      	b.n	8004eda <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d106      	bne.n	8004e70 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fd ff78 	bl	8002d60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	3304      	adds	r3, #4
 8004e80:	4619      	mov	r1, r3
 8004e82:	4610      	mov	r0, r2
 8004e84:	f000 fa64 	bl	8005350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2201      	movs	r2, #1
 8004ebc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2201      	movs	r2, #1
 8004ecc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2201      	movs	r2, #1
 8004ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004ed8:	2300      	movs	r3, #0
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
	...

08004ee4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b085      	sub	sp, #20
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d001      	beq.n	8004efc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	e03a      	b.n	8004f72 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2202      	movs	r2, #2
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	68da      	ldr	r2, [r3, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f042 0201 	orr.w	r2, r2, #1
 8004f12:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a18      	ldr	r2, [pc, #96]	; (8004f7c <HAL_TIM_Base_Start_IT+0x98>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d00e      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0x58>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f26:	d009      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0x58>
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a14      	ldr	r2, [pc, #80]	; (8004f80 <HAL_TIM_Base_Start_IT+0x9c>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d004      	beq.n	8004f3c <HAL_TIM_Base_Start_IT+0x58>
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	4a13      	ldr	r2, [pc, #76]	; (8004f84 <HAL_TIM_Base_Start_IT+0xa0>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d111      	bne.n	8004f60 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	689b      	ldr	r3, [r3, #8]
 8004f42:	f003 0307 	and.w	r3, r3, #7
 8004f46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b06      	cmp	r3, #6
 8004f4c:	d010      	beq.n	8004f70 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	681a      	ldr	r2, [r3, #0]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f042 0201 	orr.w	r2, r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f5e:	e007      	b.n	8004f70 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f042 0201 	orr.w	r2, r2, #1
 8004f6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3714      	adds	r7, #20
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr
 8004f7c:	40012c00 	.word	0x40012c00
 8004f80:	40000400 	.word	0x40000400
 8004f84:	40000800 	.word	0x40000800

08004f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	691b      	ldr	r3, [r3, #16]
 8004f96:	f003 0302 	and.w	r3, r3, #2
 8004f9a:	2b02      	cmp	r3, #2
 8004f9c:	d122      	bne.n	8004fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f003 0302 	and.w	r3, r3, #2
 8004fa8:	2b02      	cmp	r3, #2
 8004faa:	d11b      	bne.n	8004fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f06f 0202 	mvn.w	r2, #2
 8004fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	699b      	ldr	r3, [r3, #24]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d003      	beq.n	8004fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004fca:	6878      	ldr	r0, [r7, #4]
 8004fcc:	f000 f9a4 	bl	8005318 <HAL_TIM_IC_CaptureCallback>
 8004fd0:	e005      	b.n	8004fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fd2:	6878      	ldr	r0, [r7, #4]
 8004fd4:	f000 f997 	bl	8005306 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fd8:	6878      	ldr	r0, [r7, #4]
 8004fda:	f000 f9a6 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	f003 0304 	and.w	r3, r3, #4
 8004fee:	2b04      	cmp	r3, #4
 8004ff0:	d122      	bne.n	8005038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68db      	ldr	r3, [r3, #12]
 8004ff8:	f003 0304 	and.w	r3, r3, #4
 8004ffc:	2b04      	cmp	r3, #4
 8004ffe:	d11b      	bne.n	8005038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f06f 0204 	mvn.w	r2, #4
 8005008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2202      	movs	r2, #2
 800500e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800501a:	2b00      	cmp	r3, #0
 800501c:	d003      	beq.n	8005026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f000 f97a 	bl	8005318 <HAL_TIM_IC_CaptureCallback>
 8005024:	e005      	b.n	8005032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 f96d 	bl	8005306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f000 f97c 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	691b      	ldr	r3, [r3, #16]
 800503e:	f003 0308 	and.w	r3, r3, #8
 8005042:	2b08      	cmp	r3, #8
 8005044:	d122      	bne.n	800508c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	68db      	ldr	r3, [r3, #12]
 800504c:	f003 0308 	and.w	r3, r3, #8
 8005050:	2b08      	cmp	r3, #8
 8005052:	d11b      	bne.n	800508c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f06f 0208 	mvn.w	r2, #8
 800505c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	2204      	movs	r2, #4
 8005062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	f003 0303 	and.w	r3, r3, #3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d003      	beq.n	800507a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f000 f950 	bl	8005318 <HAL_TIM_IC_CaptureCallback>
 8005078:	e005      	b.n	8005086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f943 	bl	8005306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005080:	6878      	ldr	r0, [r7, #4]
 8005082:	f000 f952 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f003 0310 	and.w	r3, r3, #16
 8005096:	2b10      	cmp	r3, #16
 8005098:	d122      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	f003 0310 	and.w	r3, r3, #16
 80050a4:	2b10      	cmp	r3, #16
 80050a6:	d11b      	bne.n	80050e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f06f 0210 	mvn.w	r2, #16
 80050b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2208      	movs	r2, #8
 80050b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	69db      	ldr	r3, [r3, #28]
 80050be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d003      	beq.n	80050ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050c6:	6878      	ldr	r0, [r7, #4]
 80050c8:	f000 f926 	bl	8005318 <HAL_TIM_IC_CaptureCallback>
 80050cc:	e005      	b.n	80050da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050ce:	6878      	ldr	r0, [r7, #4]
 80050d0:	f000 f919 	bl	8005306 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050d4:	6878      	ldr	r0, [r7, #4]
 80050d6:	f000 f928 	bl	800532a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	691b      	ldr	r3, [r3, #16]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b01      	cmp	r3, #1
 80050ec:	d10e      	bne.n	800510c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d107      	bne.n	800510c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f06f 0201 	mvn.w	r2, #1
 8005104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fd fc26 	bl	8002958 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	691b      	ldr	r3, [r3, #16]
 8005112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005116:	2b80      	cmp	r3, #128	; 0x80
 8005118:	d10e      	bne.n	8005138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005124:	2b80      	cmp	r3, #128	; 0x80
 8005126:	d107      	bne.n	8005138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f000 fa6b 	bl	800560e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	691b      	ldr	r3, [r3, #16]
 800513e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005142:	2b40      	cmp	r3, #64	; 0x40
 8005144:	d10e      	bne.n	8005164 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	68db      	ldr	r3, [r3, #12]
 800514c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005150:	2b40      	cmp	r3, #64	; 0x40
 8005152:	d107      	bne.n	8005164 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800515c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800515e:	6878      	ldr	r0, [r7, #4]
 8005160:	f000 f8ec 	bl	800533c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	f003 0320 	and.w	r3, r3, #32
 800516e:	2b20      	cmp	r3, #32
 8005170:	d10e      	bne.n	8005190 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	f003 0320 	and.w	r3, r3, #32
 800517c:	2b20      	cmp	r3, #32
 800517e:	d107      	bne.n	8005190 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f06f 0220 	mvn.w	r2, #32
 8005188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800518a:	6878      	ldr	r0, [r7, #4]
 800518c:	f000 fa36 	bl	80055fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}

08005198 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005198:	b580      	push	{r7, lr}
 800519a:	b084      	sub	sp, #16
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
 80051a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d101      	bne.n	80051b0 <HAL_TIM_ConfigClockSource+0x18>
 80051ac:	2302      	movs	r3, #2
 80051ae:	e0a6      	b.n	80052fe <HAL_TIM_ConfigClockSource+0x166>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2201      	movs	r2, #1
 80051b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2202      	movs	r2, #2
 80051bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80051ce:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80051d6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	68fa      	ldr	r2, [r7, #12]
 80051de:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	2b40      	cmp	r3, #64	; 0x40
 80051e6:	d067      	beq.n	80052b8 <HAL_TIM_ConfigClockSource+0x120>
 80051e8:	2b40      	cmp	r3, #64	; 0x40
 80051ea:	d80b      	bhi.n	8005204 <HAL_TIM_ConfigClockSource+0x6c>
 80051ec:	2b10      	cmp	r3, #16
 80051ee:	d073      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0x140>
 80051f0:	2b10      	cmp	r3, #16
 80051f2:	d802      	bhi.n	80051fa <HAL_TIM_ConfigClockSource+0x62>
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d06f      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80051f8:	e078      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80051fa:	2b20      	cmp	r3, #32
 80051fc:	d06c      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0x140>
 80051fe:	2b30      	cmp	r3, #48	; 0x30
 8005200:	d06a      	beq.n	80052d8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8005202:	e073      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005204:	2b70      	cmp	r3, #112	; 0x70
 8005206:	d00d      	beq.n	8005224 <HAL_TIM_ConfigClockSource+0x8c>
 8005208:	2b70      	cmp	r3, #112	; 0x70
 800520a:	d804      	bhi.n	8005216 <HAL_TIM_ConfigClockSource+0x7e>
 800520c:	2b50      	cmp	r3, #80	; 0x50
 800520e:	d033      	beq.n	8005278 <HAL_TIM_ConfigClockSource+0xe0>
 8005210:	2b60      	cmp	r3, #96	; 0x60
 8005212:	d041      	beq.n	8005298 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8005214:	e06a      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8005216:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800521a:	d066      	beq.n	80052ea <HAL_TIM_ConfigClockSource+0x152>
 800521c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005220:	d017      	beq.n	8005252 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8005222:	e063      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6818      	ldr	r0, [r3, #0]
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	6899      	ldr	r1, [r3, #8]
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	685a      	ldr	r2, [r3, #4]
 8005230:	683b      	ldr	r3, [r7, #0]
 8005232:	68db      	ldr	r3, [r3, #12]
 8005234:	f000 f965 	bl	8005502 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	689b      	ldr	r3, [r3, #8]
 800523e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005246:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68fa      	ldr	r2, [r7, #12]
 800524e:	609a      	str	r2, [r3, #8]
      break;
 8005250:	e04c      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6818      	ldr	r0, [r3, #0]
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	6899      	ldr	r1, [r3, #8]
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685a      	ldr	r2, [r3, #4]
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f000 f94e 	bl	8005502 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	689a      	ldr	r2, [r3, #8]
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005274:	609a      	str	r2, [r3, #8]
      break;
 8005276:	e039      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	6818      	ldr	r0, [r3, #0]
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	6859      	ldr	r1, [r3, #4]
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	461a      	mov	r2, r3
 8005286:	f000 f8c5 	bl	8005414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	2150      	movs	r1, #80	; 0x50
 8005290:	4618      	mov	r0, r3
 8005292:	f000 f91c 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 8005296:	e029      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6818      	ldr	r0, [r3, #0]
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	6859      	ldr	r1, [r3, #4]
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	68db      	ldr	r3, [r3, #12]
 80052a4:	461a      	mov	r2, r3
 80052a6:	f000 f8e3 	bl	8005470 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	2160      	movs	r1, #96	; 0x60
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 f90c 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 80052b6:	e019      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6818      	ldr	r0, [r3, #0]
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	6859      	ldr	r1, [r3, #4]
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	461a      	mov	r2, r3
 80052c6:	f000 f8a5 	bl	8005414 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	2140      	movs	r1, #64	; 0x40
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 f8fc 	bl	80054ce <TIM_ITRx_SetConfig>
      break;
 80052d6:	e009      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681a      	ldr	r2, [r3, #0]
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4619      	mov	r1, r3
 80052e2:	4610      	mov	r0, r2
 80052e4:	f000 f8f3 	bl	80054ce <TIM_ITRx_SetConfig>
        break;
 80052e8:	e000      	b.n	80052ec <HAL_TIM_ConfigClockSource+0x154>
      break;
 80052ea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}

08005306 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005306:	b480      	push	{r7}
 8005308:	b083      	sub	sp, #12
 800530a:	af00      	add	r7, sp, #0
 800530c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800530e:	bf00      	nop
 8005310:	370c      	adds	r7, #12
 8005312:	46bd      	mov	sp, r7
 8005314:	bc80      	pop	{r7}
 8005316:	4770      	bx	lr

08005318 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005318:	b480      	push	{r7}
 800531a:	b083      	sub	sp, #12
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005320:	bf00      	nop
 8005322:	370c      	adds	r7, #12
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr

0800532a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800532a:	b480      	push	{r7}
 800532c:	b083      	sub	sp, #12
 800532e:	af00      	add	r7, sp, #0
 8005330:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005332:	bf00      	nop
 8005334:	370c      	adds	r7, #12
 8005336:	46bd      	mov	sp, r7
 8005338:	bc80      	pop	{r7}
 800533a:	4770      	bx	lr

0800533c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800533c:	b480      	push	{r7}
 800533e:	b083      	sub	sp, #12
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005344:	bf00      	nop
 8005346:	370c      	adds	r7, #12
 8005348:	46bd      	mov	sp, r7
 800534a:	bc80      	pop	{r7}
 800534c:	4770      	bx	lr
	...

08005350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005350:	b480      	push	{r7}
 8005352:	b085      	sub	sp, #20
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
 8005358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a29      	ldr	r2, [pc, #164]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d00b      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800536e:	d007      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a26      	ldr	r2, [pc, #152]	; (800540c <TIM_Base_SetConfig+0xbc>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d003      	beq.n	8005380 <TIM_Base_SetConfig+0x30>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a25      	ldr	r2, [pc, #148]	; (8005410 <TIM_Base_SetConfig+0xc0>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d108      	bne.n	8005392 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005386:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005388:	683b      	ldr	r3, [r7, #0]
 800538a:	685b      	ldr	r3, [r3, #4]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	4313      	orrs	r3, r2
 8005390:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a1c      	ldr	r2, [pc, #112]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00b      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a0:	d007      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a19      	ldr	r2, [pc, #100]	; (800540c <TIM_Base_SetConfig+0xbc>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d003      	beq.n	80053b2 <TIM_Base_SetConfig+0x62>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	4a18      	ldr	r2, [pc, #96]	; (8005410 <TIM_Base_SetConfig+0xc0>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d108      	bne.n	80053c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	68fa      	ldr	r2, [r7, #12]
 80053c0:	4313      	orrs	r3, r2
 80053c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	695b      	ldr	r3, [r3, #20]
 80053ce:	4313      	orrs	r3, r2
 80053d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	68fa      	ldr	r2, [r7, #12]
 80053d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	689a      	ldr	r2, [r3, #8]
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e0:	683b      	ldr	r3, [r7, #0]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a07      	ldr	r2, [pc, #28]	; (8005408 <TIM_Base_SetConfig+0xb8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d103      	bne.n	80053f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	615a      	str	r2, [r3, #20]
}
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	bc80      	pop	{r7}
 8005406:	4770      	bx	lr
 8005408:	40012c00 	.word	0x40012c00
 800540c:	40000400 	.word	0x40000400
 8005410:	40000800 	.word	0x40000800

08005414 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	6a1b      	ldr	r3, [r3, #32]
 8005424:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6a1b      	ldr	r3, [r3, #32]
 800542a:	f023 0201 	bic.w	r2, r3, #1
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	699b      	ldr	r3, [r3, #24]
 8005436:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800543e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	011b      	lsls	r3, r3, #4
 8005444:	693a      	ldr	r2, [r7, #16]
 8005446:	4313      	orrs	r3, r2
 8005448:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	f023 030a 	bic.w	r3, r3, #10
 8005450:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005452:	697a      	ldr	r2, [r7, #20]
 8005454:	68bb      	ldr	r3, [r7, #8]
 8005456:	4313      	orrs	r3, r2
 8005458:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	693a      	ldr	r2, [r7, #16]
 800545e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	697a      	ldr	r2, [r7, #20]
 8005464:	621a      	str	r2, [r3, #32]
}
 8005466:	bf00      	nop
 8005468:	371c      	adds	r7, #28
 800546a:	46bd      	mov	sp, r7
 800546c:	bc80      	pop	{r7}
 800546e:	4770      	bx	lr

08005470 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005470:	b480      	push	{r7}
 8005472:	b087      	sub	sp, #28
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	60b9      	str	r1, [r7, #8]
 800547a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	f023 0210 	bic.w	r2, r3, #16
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	699b      	ldr	r3, [r3, #24]
 800548c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	6a1b      	ldr	r3, [r3, #32]
 8005492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800549a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	031b      	lsls	r3, r3, #12
 80054a0:	697a      	ldr	r2, [r7, #20]
 80054a2:	4313      	orrs	r3, r2
 80054a4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80054ac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	011b      	lsls	r3, r3, #4
 80054b2:	693a      	ldr	r2, [r7, #16]
 80054b4:	4313      	orrs	r3, r2
 80054b6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	693a      	ldr	r2, [r7, #16]
 80054c2:	621a      	str	r2, [r3, #32]
}
 80054c4:	bf00      	nop
 80054c6:	371c      	adds	r7, #28
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bc80      	pop	{r7}
 80054cc:	4770      	bx	lr

080054ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054ce:	b480      	push	{r7}
 80054d0:	b085      	sub	sp, #20
 80054d2:	af00      	add	r7, sp, #0
 80054d4:	6078      	str	r0, [r7, #4]
 80054d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054e6:	683a      	ldr	r2, [r7, #0]
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4313      	orrs	r3, r2
 80054ec:	f043 0307 	orr.w	r3, r3, #7
 80054f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68fa      	ldr	r2, [r7, #12]
 80054f6:	609a      	str	r2, [r3, #8]
}
 80054f8:	bf00      	nop
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bc80      	pop	{r7}
 8005500:	4770      	bx	lr

08005502 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005502:	b480      	push	{r7}
 8005504:	b087      	sub	sp, #28
 8005506:	af00      	add	r7, sp, #0
 8005508:	60f8      	str	r0, [r7, #12]
 800550a:	60b9      	str	r1, [r7, #8]
 800550c:	607a      	str	r2, [r7, #4]
 800550e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	689b      	ldr	r3, [r3, #8]
 8005514:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800551c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	021a      	lsls	r2, r3, #8
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	431a      	orrs	r2, r3
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	4313      	orrs	r3, r2
 800552a:	697a      	ldr	r2, [r7, #20]
 800552c:	4313      	orrs	r3, r2
 800552e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	609a      	str	r2, [r3, #8]
}
 8005536:	bf00      	nop
 8005538:	371c      	adds	r7, #28
 800553a:	46bd      	mov	sp, r7
 800553c:	bc80      	pop	{r7}
 800553e:	4770      	bx	lr

08005540 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005540:	b480      	push	{r7}
 8005542:	b085      	sub	sp, #20
 8005544:	af00      	add	r7, sp, #0
 8005546:	6078      	str	r0, [r7, #4]
 8005548:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005550:	2b01      	cmp	r3, #1
 8005552:	d101      	bne.n	8005558 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005554:	2302      	movs	r3, #2
 8005556:	e046      	b.n	80055e6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2202      	movs	r2, #2
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	689b      	ldr	r3, [r3, #8]
 8005576:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800557e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005580:	683b      	ldr	r3, [r7, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68fa      	ldr	r2, [r7, #12]
 8005586:	4313      	orrs	r3, r2
 8005588:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	68fa      	ldr	r2, [r7, #12]
 8005590:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a16      	ldr	r2, [pc, #88]	; (80055f0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d00e      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055a4:	d009      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	4a12      	ldr	r2, [pc, #72]	; (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d004      	beq.n	80055ba <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	4a10      	ldr	r2, [pc, #64]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80055b6:	4293      	cmp	r3, r2
 80055b8:	d10c      	bne.n	80055d4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	68ba      	ldr	r2, [r7, #8]
 80055c8:	4313      	orrs	r3, r2
 80055ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68ba      	ldr	r2, [r7, #8]
 80055d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2200      	movs	r2, #0
 80055e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055e4:	2300      	movs	r3, #0
}
 80055e6:	4618      	mov	r0, r3
 80055e8:	3714      	adds	r7, #20
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bc80      	pop	{r7}
 80055ee:	4770      	bx	lr
 80055f0:	40012c00 	.word	0x40012c00
 80055f4:	40000400 	.word	0x40000400
 80055f8:	40000800 	.word	0x40000800

080055fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	bc80      	pop	{r7}
 800560c:	4770      	bx	lr

0800560e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800560e:	b480      	push	{r7}
 8005610:	b083      	sub	sp, #12
 8005612:	af00      	add	r7, sp, #0
 8005614:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005616:	bf00      	nop
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	bc80      	pop	{r7}
 800561e:	4770      	bx	lr

08005620 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b082      	sub	sp, #8
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d101      	bne.n	8005632 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800562e:	2301      	movs	r3, #1
 8005630:	e03f      	b.n	80056b2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005638:	b2db      	uxtb	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d106      	bne.n	800564c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f7fd fbf4 	bl	8002e34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2224      	movs	r2, #36	; 0x24
 8005650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	68da      	ldr	r2, [r3, #12]
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005662:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005664:	6878      	ldr	r0, [r7, #4]
 8005666:	f000 fbab 	bl	8005dc0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	691a      	ldr	r2, [r3, #16]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005678:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	695a      	ldr	r2, [r3, #20]
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005688:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	68da      	ldr	r2, [r3, #12]
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005698:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2200      	movs	r2, #0
 800569e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3708      	adds	r7, #8
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}

080056ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80056ba:	b580      	push	{r7, lr}
 80056bc:	b084      	sub	sp, #16
 80056be:	af00      	add	r7, sp, #0
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	4613      	mov	r3, r2
 80056c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80056ce:	b2db      	uxtb	r3, r3
 80056d0:	2b20      	cmp	r3, #32
 80056d2:	d11d      	bne.n	8005710 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d002      	beq.n	80056e0 <HAL_UART_Receive_IT+0x26>
 80056da:	88fb      	ldrh	r3, [r7, #6]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d101      	bne.n	80056e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e016      	b.n	8005712 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80056ea:	2b01      	cmp	r3, #1
 80056ec:	d101      	bne.n	80056f2 <HAL_UART_Receive_IT+0x38>
 80056ee:	2302      	movs	r3, #2
 80056f0:	e00f      	b.n	8005712 <HAL_UART_Receive_IT+0x58>
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2201      	movs	r2, #1
 80056f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	2200      	movs	r2, #0
 80056fe:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8005700:	88fb      	ldrh	r3, [r7, #6]
 8005702:	461a      	mov	r2, r3
 8005704:	68b9      	ldr	r1, [r7, #8]
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f000 f9d1 	bl	8005aae <UART_Start_Receive_IT>
 800570c:	4603      	mov	r3, r0
 800570e:	e000      	b.n	8005712 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005710:	2302      	movs	r3, #2
  }
}
 8005712:	4618      	mov	r0, r3
 8005714:	3710      	adds	r7, #16
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}
	...

0800571c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800571c:	b580      	push	{r7, lr}
 800571e:	b08a      	sub	sp, #40	; 0x28
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	695b      	ldr	r3, [r3, #20]
 800573a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800573c:	2300      	movs	r3, #0
 800573e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8005740:	2300      	movs	r3, #0
 8005742:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	f003 030f 	and.w	r3, r3, #15
 800574a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800574c:	69bb      	ldr	r3, [r7, #24]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10d      	bne.n	800576e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005754:	f003 0320 	and.w	r3, r3, #32
 8005758:	2b00      	cmp	r3, #0
 800575a:	d008      	beq.n	800576e <HAL_UART_IRQHandler+0x52>
 800575c:	6a3b      	ldr	r3, [r7, #32]
 800575e:	f003 0320 	and.w	r3, r3, #32
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 fa81 	bl	8005c6e <UART_Receive_IT>
      return;
 800576c:	e17c      	b.n	8005a68 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800576e:	69bb      	ldr	r3, [r7, #24]
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 80b1 	beq.w	80058d8 <HAL_UART_IRQHandler+0x1bc>
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d105      	bne.n	800578c <HAL_UART_IRQHandler+0x70>
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005786:	2b00      	cmp	r3, #0
 8005788:	f000 80a6 	beq.w	80058d8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	f003 0301 	and.w	r3, r3, #1
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00a      	beq.n	80057ac <HAL_UART_IRQHandler+0x90>
 8005796:	6a3b      	ldr	r3, [r7, #32]
 8005798:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a4:	f043 0201 	orr.w	r2, r3, #1
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ae:	f003 0304 	and.w	r3, r3, #4
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d00a      	beq.n	80057cc <HAL_UART_IRQHandler+0xb0>
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d005      	beq.n	80057cc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057c4:	f043 0202 	orr.w	r2, r3, #2
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80057cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ce:	f003 0302 	and.w	r3, r3, #2
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00a      	beq.n	80057ec <HAL_UART_IRQHandler+0xd0>
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	f003 0301 	and.w	r3, r3, #1
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d005      	beq.n	80057ec <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e4:	f043 0204 	orr.w	r2, r3, #4
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80057ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ee:	f003 0308 	and.w	r3, r3, #8
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00f      	beq.n	8005816 <HAL_UART_IRQHandler+0xfa>
 80057f6:	6a3b      	ldr	r3, [r7, #32]
 80057f8:	f003 0320 	and.w	r3, r3, #32
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d104      	bne.n	800580a <HAL_UART_IRQHandler+0xee>
 8005800:	69fb      	ldr	r3, [r7, #28]
 8005802:	f003 0301 	and.w	r3, r3, #1
 8005806:	2b00      	cmp	r3, #0
 8005808:	d005      	beq.n	8005816 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800580e:	f043 0208 	orr.w	r2, r3, #8
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800581a:	2b00      	cmp	r3, #0
 800581c:	f000 811f 	beq.w	8005a5e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005822:	f003 0320 	and.w	r3, r3, #32
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <HAL_UART_IRQHandler+0x11e>
 800582a:	6a3b      	ldr	r3, [r7, #32]
 800582c:	f003 0320 	and.w	r3, r3, #32
 8005830:	2b00      	cmp	r3, #0
 8005832:	d002      	beq.n	800583a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005834:	6878      	ldr	r0, [r7, #4]
 8005836:	f000 fa1a 	bl	8005c6e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005844:	2b00      	cmp	r3, #0
 8005846:	bf14      	ite	ne
 8005848:	2301      	movne	r3, #1
 800584a:	2300      	moveq	r3, #0
 800584c:	b2db      	uxtb	r3, r3
 800584e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d102      	bne.n	8005862 <HAL_UART_IRQHandler+0x146>
 800585c:	697b      	ldr	r3, [r7, #20]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d031      	beq.n	80058c6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 f95c 	bl	8005b20 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005872:	2b00      	cmp	r3, #0
 8005874:	d023      	beq.n	80058be <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	695a      	ldr	r2, [r3, #20]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005884:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588a:	2b00      	cmp	r3, #0
 800588c:	d013      	beq.n	80058b6 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005892:	4a77      	ldr	r2, [pc, #476]	; (8005a70 <HAL_UART_IRQHandler+0x354>)
 8005894:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800589a:	4618      	mov	r0, r3
 800589c:	f7fe f862 	bl	8003964 <HAL_DMA_Abort_IT>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d016      	beq.n	80058d4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058ac:	687a      	ldr	r2, [r7, #4]
 80058ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80058b0:	4610      	mov	r0, r2
 80058b2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058b4:	e00e      	b.n	80058d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 f8e5 	bl	8005a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058bc:	e00a      	b.n	80058d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f000 f8e1 	bl	8005a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058c4:	e006      	b.n	80058d4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80058c6:	6878      	ldr	r0, [r7, #4]
 80058c8:	f000 f8dd 	bl	8005a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2200      	movs	r2, #0
 80058d0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80058d2:	e0c4      	b.n	8005a5e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80058d4:	bf00      	nop
    return;
 80058d6:	e0c2      	b.n	8005a5e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058dc:	2b01      	cmp	r3, #1
 80058de:	f040 80a1 	bne.w	8005a24 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80058e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058e4:	f003 0310 	and.w	r3, r3, #16
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 809b 	beq.w	8005a24 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	f003 0310 	and.w	r3, r3, #16
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	f000 8095 	beq.w	8005a24 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80058fa:	2300      	movs	r3, #0
 80058fc:	60fb      	str	r3, [r7, #12]
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	60fb      	str	r3, [r7, #12]
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	60fb      	str	r3, [r7, #12]
 800590e:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	695b      	ldr	r3, [r3, #20]
 8005916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800591a:	2b00      	cmp	r3, #0
 800591c:	d04e      	beq.n	80059bc <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005928:	8a3b      	ldrh	r3, [r7, #16]
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 8099 	beq.w	8005a62 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005934:	8a3a      	ldrh	r2, [r7, #16]
 8005936:	429a      	cmp	r2, r3
 8005938:	f080 8093 	bcs.w	8005a62 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	8a3a      	ldrh	r2, [r7, #16]
 8005940:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005946:	699b      	ldr	r3, [r3, #24]
 8005948:	2b20      	cmp	r3, #32
 800594a:	d02b      	beq.n	80059a4 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	68da      	ldr	r2, [r3, #12]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800595a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	695a      	ldr	r2, [r3, #20]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0201 	bic.w	r2, r2, #1
 800596a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	695a      	ldr	r2, [r3, #20]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800597a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	2220      	movs	r2, #32
 8005980:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	68da      	ldr	r2, [r3, #12]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f022 0210 	bic.w	r2, r2, #16
 8005998:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fd ffa5 	bl	80038ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059ac:	b29b      	uxth	r3, r3
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	b29b      	uxth	r3, r3
 80059b2:	4619      	mov	r1, r3
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 f86f 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80059ba:	e052      	b.n	8005a62 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059c4:	b29b      	uxth	r3, r3
 80059c6:	1ad3      	subs	r3, r2, r3
 80059c8:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80059ce:	b29b      	uxth	r3, r3
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d048      	beq.n	8005a66 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80059d4:	8a7b      	ldrh	r3, [r7, #18]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d045      	beq.n	8005a66 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68da      	ldr	r2, [r3, #12]
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80059e8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	695a      	ldr	r2, [r3, #20]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 0201 	bic.w	r2, r2, #1
 80059f8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	2220      	movs	r2, #32
 80059fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	68da      	ldr	r2, [r3, #12]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f022 0210 	bic.w	r2, r2, #16
 8005a16:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a18:	8a7b      	ldrh	r3, [r7, #18]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f000 f83b 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005a22:	e020      	b.n	8005a66 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d008      	beq.n	8005a40 <HAL_UART_IRQHandler+0x324>
 8005a2e:	6a3b      	ldr	r3, [r7, #32]
 8005a30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d003      	beq.n	8005a40 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005a38:	6878      	ldr	r0, [r7, #4]
 8005a3a:	f000 f8b1 	bl	8005ba0 <UART_Transmit_IT>
    return;
 8005a3e:	e013      	b.n	8005a68 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00e      	beq.n	8005a68 <HAL_UART_IRQHandler+0x34c>
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d009      	beq.n	8005a68 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 f8f2 	bl	8005c3e <UART_EndTransmit_IT>
    return;
 8005a5a:	bf00      	nop
 8005a5c:	e004      	b.n	8005a68 <HAL_UART_IRQHandler+0x34c>
    return;
 8005a5e:	bf00      	nop
 8005a60:	e002      	b.n	8005a68 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a62:	bf00      	nop
 8005a64:	e000      	b.n	8005a68 <HAL_UART_IRQHandler+0x34c>
      return;
 8005a66:	bf00      	nop
  }
}
 8005a68:	3728      	adds	r7, #40	; 0x28
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	08005b79 	.word	0x08005b79

08005a74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005a74:	b480      	push	{r7}
 8005a76:	b083      	sub	sp, #12
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005a7c:	bf00      	nop
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr

08005a86 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b083      	sub	sp, #12
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005a8e:	bf00      	nop
 8005a90:	370c      	adds	r7, #12
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bc80      	pop	{r7}
 8005a96:	4770      	bx	lr

08005a98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b083      	sub	sp, #12
 8005a9c:	af00      	add	r7, sp, #0
 8005a9e:	6078      	str	r0, [r7, #4]
 8005aa0:	460b      	mov	r3, r1
 8005aa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005aa4:	bf00      	nop
 8005aa6:	370c      	adds	r7, #12
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	bc80      	pop	{r7}
 8005aac:	4770      	bx	lr

08005aae <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005aae:	b480      	push	{r7}
 8005ab0:	b085      	sub	sp, #20
 8005ab2:	af00      	add	r7, sp, #0
 8005ab4:	60f8      	str	r0, [r7, #12]
 8005ab6:	60b9      	str	r1, [r7, #8]
 8005ab8:	4613      	mov	r3, r2
 8005aba:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	88fa      	ldrh	r2, [r7, #6]
 8005ac6:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	88fa      	ldrh	r2, [r7, #6]
 8005acc:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	2222      	movs	r2, #34	; 0x22
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2200      	movs	r2, #0
 8005ae0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68da      	ldr	r2, [r3, #12]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005af2:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	695a      	ldr	r2, [r3, #20]
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0201 	orr.w	r2, r2, #1
 8005b02:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f042 0220 	orr.w	r2, r2, #32
 8005b12:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005b14:	2300      	movs	r3, #0
}
 8005b16:	4618      	mov	r0, r3
 8005b18:	3714      	adds	r7, #20
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bc80      	pop	{r7}
 8005b1e:	4770      	bx	lr

08005b20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005b36:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695a      	ldr	r2, [r3, #20]
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f022 0201 	bic.w	r2, r2, #1
 8005b46:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b4c:	2b01      	cmp	r3, #1
 8005b4e:	d107      	bne.n	8005b60 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68da      	ldr	r2, [r3, #12]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f022 0210 	bic.w	r2, r2, #16
 8005b5e:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2220      	movs	r2, #32
 8005b64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005b6e:	bf00      	nop
 8005b70:	370c      	adds	r7, #12
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bc80      	pop	{r7}
 8005b76:	4770      	bx	lr

08005b78 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b084      	sub	sp, #16
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b84:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f7ff ff77 	bl	8005a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b98:	bf00      	nop
 8005b9a:	3710      	adds	r7, #16
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	bd80      	pop	{r7, pc}

08005ba0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b085      	sub	sp, #20
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	2b21      	cmp	r3, #33	; 0x21
 8005bb2:	d13e      	bne.n	8005c32 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	689b      	ldr	r3, [r3, #8]
 8005bb8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005bbc:	d114      	bne.n	8005be8 <UART_Transmit_IT+0x48>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	691b      	ldr	r3, [r3, #16]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d110      	bne.n	8005be8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6a1b      	ldr	r3, [r3, #32]
 8005bca:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005bda:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a1b      	ldr	r3, [r3, #32]
 8005be0:	1c9a      	adds	r2, r3, #2
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	621a      	str	r2, [r3, #32]
 8005be6:	e008      	b.n	8005bfa <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	1c59      	adds	r1, r3, #1
 8005bee:	687a      	ldr	r2, [r7, #4]
 8005bf0:	6211      	str	r1, [r2, #32]
 8005bf2:	781a      	ldrb	r2, [r3, #0]
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005bfe:	b29b      	uxth	r3, r3
 8005c00:	3b01      	subs	r3, #1
 8005c02:	b29b      	uxth	r3, r3
 8005c04:	687a      	ldr	r2, [r7, #4]
 8005c06:	4619      	mov	r1, r3
 8005c08:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10f      	bne.n	8005c2e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c1c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68da      	ldr	r2, [r3, #12]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c2c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	e000      	b.n	8005c34 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c32:	2302      	movs	r3, #2
  }
}
 8005c34:	4618      	mov	r0, r3
 8005c36:	3714      	adds	r7, #20
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bc80      	pop	{r7}
 8005c3c:	4770      	bx	lr

08005c3e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c3e:	b580      	push	{r7, lr}
 8005c40:	b082      	sub	sp, #8
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c54:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2220      	movs	r2, #32
 8005c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	f7ff ff08 	bl	8005a74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c64:	2300      	movs	r3, #0
}
 8005c66:	4618      	mov	r0, r3
 8005c68:	3708      	adds	r7, #8
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bd80      	pop	{r7, pc}

08005c6e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c6e:	b580      	push	{r7, lr}
 8005c70:	b086      	sub	sp, #24
 8005c72:	af00      	add	r7, sp, #0
 8005c74:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005c7c:	b2db      	uxtb	r3, r3
 8005c7e:	2b22      	cmp	r3, #34	; 0x22
 8005c80:	f040 8099 	bne.w	8005db6 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005c8c:	d117      	bne.n	8005cbe <UART_Receive_IT+0x50>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	691b      	ldr	r3, [r3, #16]
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d113      	bne.n	8005cbe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c96:	2300      	movs	r3, #0
 8005c98:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cb6:	1c9a      	adds	r2, r3, #2
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	629a      	str	r2, [r3, #40]	; 0x28
 8005cbc:	e026      	b.n	8005d0c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cc2:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	689b      	ldr	r3, [r3, #8]
 8005ccc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cd0:	d007      	beq.n	8005ce2 <UART_Receive_IT+0x74>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10a      	bne.n	8005cf0 <UART_Receive_IT+0x82>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d106      	bne.n	8005cf0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	685b      	ldr	r3, [r3, #4]
 8005ce8:	b2da      	uxtb	r2, r3
 8005cea:	697b      	ldr	r3, [r7, #20]
 8005cec:	701a      	strb	r2, [r3, #0]
 8005cee:	e008      	b.n	8005d02 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005cfc:	b2da      	uxtb	r2, r3
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d06:	1c5a      	adds	r2, r3, #1
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	4619      	mov	r1, r3
 8005d1a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d148      	bne.n	8005db2 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	68da      	ldr	r2, [r3, #12]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f022 0220 	bic.w	r2, r2, #32
 8005d2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68da      	ldr	r2, [r3, #12]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005d3e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	695a      	ldr	r2, [r3, #20]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0201 	bic.w	r2, r2, #1
 8005d4e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2220      	movs	r2, #32
 8005d54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d123      	bne.n	8005da8 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68da      	ldr	r2, [r3, #12]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f022 0210 	bic.w	r2, r2, #16
 8005d74:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0310 	and.w	r3, r3, #16
 8005d80:	2b10      	cmp	r3, #16
 8005d82:	d10a      	bne.n	8005d9a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d84:	2300      	movs	r3, #0
 8005d86:	60fb      	str	r3, [r7, #12]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	60fb      	str	r3, [r7, #12]
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	60fb      	str	r3, [r7, #12]
 8005d98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005d9e:	4619      	mov	r1, r3
 8005da0:	6878      	ldr	r0, [r7, #4]
 8005da2:	f7ff fe79 	bl	8005a98 <HAL_UARTEx_RxEventCallback>
 8005da6:	e002      	b.n	8005dae <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005da8:	6878      	ldr	r0, [r7, #4]
 8005daa:	f7fc fdf5 	bl	8002998 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dae:	2300      	movs	r3, #0
 8005db0:	e002      	b.n	8005db8 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8005db2:	2300      	movs	r3, #0
 8005db4:	e000      	b.n	8005db8 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005db6:	2302      	movs	r3, #2
  }
}
 8005db8:	4618      	mov	r0, r3
 8005dba:	3718      	adds	r7, #24
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	bd80      	pop	{r7, pc}

08005dc0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dc0:	b580      	push	{r7, lr}
 8005dc2:	b084      	sub	sp, #16
 8005dc4:	af00      	add	r7, sp, #0
 8005dc6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	68da      	ldr	r2, [r3, #12]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689a      	ldr	r2, [r3, #8]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	431a      	orrs	r2, r3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68db      	ldr	r3, [r3, #12]
 8005df6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8005dfa:	f023 030c 	bic.w	r3, r3, #12
 8005dfe:	687a      	ldr	r2, [r7, #4]
 8005e00:	6812      	ldr	r2, [r2, #0]
 8005e02:	68b9      	ldr	r1, [r7, #8]
 8005e04:	430b      	orrs	r3, r1
 8005e06:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	695b      	ldr	r3, [r3, #20]
 8005e0e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	699a      	ldr	r2, [r3, #24]
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	430a      	orrs	r2, r1
 8005e1c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a2c      	ldr	r2, [pc, #176]	; (8005ed4 <UART_SetConfig+0x114>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d103      	bne.n	8005e30 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e28:	f7fe fcbe 	bl	80047a8 <HAL_RCC_GetPCLK2Freq>
 8005e2c:	60f8      	str	r0, [r7, #12]
 8005e2e:	e002      	b.n	8005e36 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e30:	f7fe fca6 	bl	8004780 <HAL_RCC_GetPCLK1Freq>
 8005e34:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	4613      	mov	r3, r2
 8005e3a:	009b      	lsls	r3, r3, #2
 8005e3c:	4413      	add	r3, r2
 8005e3e:	009a      	lsls	r2, r3, #2
 8005e40:	441a      	add	r2, r3
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4c:	4a22      	ldr	r2, [pc, #136]	; (8005ed8 <UART_SetConfig+0x118>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	095b      	lsrs	r3, r3, #5
 8005e54:	0119      	lsls	r1, r3, #4
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4613      	mov	r3, r2
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	4413      	add	r3, r2
 8005e5e:	009a      	lsls	r2, r3, #2
 8005e60:	441a      	add	r2, r3
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	009b      	lsls	r3, r3, #2
 8005e68:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e6c:	4b1a      	ldr	r3, [pc, #104]	; (8005ed8 <UART_SetConfig+0x118>)
 8005e6e:	fba3 0302 	umull	r0, r3, r3, r2
 8005e72:	095b      	lsrs	r3, r3, #5
 8005e74:	2064      	movs	r0, #100	; 0x64
 8005e76:	fb00 f303 	mul.w	r3, r0, r3
 8005e7a:	1ad3      	subs	r3, r2, r3
 8005e7c:	011b      	lsls	r3, r3, #4
 8005e7e:	3332      	adds	r3, #50	; 0x32
 8005e80:	4a15      	ldr	r2, [pc, #84]	; (8005ed8 <UART_SetConfig+0x118>)
 8005e82:	fba2 2303 	umull	r2, r3, r2, r3
 8005e86:	095b      	lsrs	r3, r3, #5
 8005e88:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e8c:	4419      	add	r1, r3
 8005e8e:	68fa      	ldr	r2, [r7, #12]
 8005e90:	4613      	mov	r3, r2
 8005e92:	009b      	lsls	r3, r3, #2
 8005e94:	4413      	add	r3, r2
 8005e96:	009a      	lsls	r2, r3, #2
 8005e98:	441a      	add	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	009b      	lsls	r3, r3, #2
 8005ea0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ea4:	4b0c      	ldr	r3, [pc, #48]	; (8005ed8 <UART_SetConfig+0x118>)
 8005ea6:	fba3 0302 	umull	r0, r3, r3, r2
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	2064      	movs	r0, #100	; 0x64
 8005eae:	fb00 f303 	mul.w	r3, r0, r3
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	3332      	adds	r3, #50	; 0x32
 8005eb8:	4a07      	ldr	r2, [pc, #28]	; (8005ed8 <UART_SetConfig+0x118>)
 8005eba:	fba2 2303 	umull	r2, r3, r2, r3
 8005ebe:	095b      	lsrs	r3, r3, #5
 8005ec0:	f003 020f 	and.w	r2, r3, #15
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	440a      	add	r2, r1
 8005eca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005ecc:	bf00      	nop
 8005ece:	3710      	adds	r7, #16
 8005ed0:	46bd      	mov	sp, r7
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	40013800 	.word	0x40013800
 8005ed8:	51eb851f 	.word	0x51eb851f

08005edc <__errno>:
 8005edc:	4b01      	ldr	r3, [pc, #4]	; (8005ee4 <__errno+0x8>)
 8005ede:	6818      	ldr	r0, [r3, #0]
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	200000f0 	.word	0x200000f0

08005ee8 <__libc_init_array>:
 8005ee8:	b570      	push	{r4, r5, r6, lr}
 8005eea:	2500      	movs	r5, #0
 8005eec:	4e0c      	ldr	r6, [pc, #48]	; (8005f20 <__libc_init_array+0x38>)
 8005eee:	4c0d      	ldr	r4, [pc, #52]	; (8005f24 <__libc_init_array+0x3c>)
 8005ef0:	1ba4      	subs	r4, r4, r6
 8005ef2:	10a4      	asrs	r4, r4, #2
 8005ef4:	42a5      	cmp	r5, r4
 8005ef6:	d109      	bne.n	8005f0c <__libc_init_array+0x24>
 8005ef8:	f000 f8ee 	bl	80060d8 <_init>
 8005efc:	2500      	movs	r5, #0
 8005efe:	4e0a      	ldr	r6, [pc, #40]	; (8005f28 <__libc_init_array+0x40>)
 8005f00:	4c0a      	ldr	r4, [pc, #40]	; (8005f2c <__libc_init_array+0x44>)
 8005f02:	1ba4      	subs	r4, r4, r6
 8005f04:	10a4      	asrs	r4, r4, #2
 8005f06:	42a5      	cmp	r5, r4
 8005f08:	d105      	bne.n	8005f16 <__libc_init_array+0x2e>
 8005f0a:	bd70      	pop	{r4, r5, r6, pc}
 8005f0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f10:	4798      	blx	r3
 8005f12:	3501      	adds	r5, #1
 8005f14:	e7ee      	b.n	8005ef4 <__libc_init_array+0xc>
 8005f16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f1a:	4798      	blx	r3
 8005f1c:	3501      	adds	r5, #1
 8005f1e:	e7f2      	b.n	8005f06 <__libc_init_array+0x1e>
 8005f20:	0800611c 	.word	0x0800611c
 8005f24:	0800611c 	.word	0x0800611c
 8005f28:	0800611c 	.word	0x0800611c
 8005f2c:	08006120 	.word	0x08006120

08005f30 <malloc>:
 8005f30:	4b02      	ldr	r3, [pc, #8]	; (8005f3c <malloc+0xc>)
 8005f32:	4601      	mov	r1, r0
 8005f34:	6818      	ldr	r0, [r3, #0]
 8005f36:	f000 b80b 	b.w	8005f50 <_malloc_r>
 8005f3a:	bf00      	nop
 8005f3c:	200000f0 	.word	0x200000f0

08005f40 <memset>:
 8005f40:	4603      	mov	r3, r0
 8005f42:	4402      	add	r2, r0
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d100      	bne.n	8005f4a <memset+0xa>
 8005f48:	4770      	bx	lr
 8005f4a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f4e:	e7f9      	b.n	8005f44 <memset+0x4>

08005f50 <_malloc_r>:
 8005f50:	b570      	push	{r4, r5, r6, lr}
 8005f52:	1ccd      	adds	r5, r1, #3
 8005f54:	f025 0503 	bic.w	r5, r5, #3
 8005f58:	3508      	adds	r5, #8
 8005f5a:	2d0c      	cmp	r5, #12
 8005f5c:	bf38      	it	cc
 8005f5e:	250c      	movcc	r5, #12
 8005f60:	2d00      	cmp	r5, #0
 8005f62:	4606      	mov	r6, r0
 8005f64:	db01      	blt.n	8005f6a <_malloc_r+0x1a>
 8005f66:	42a9      	cmp	r1, r5
 8005f68:	d903      	bls.n	8005f72 <_malloc_r+0x22>
 8005f6a:	230c      	movs	r3, #12
 8005f6c:	6033      	str	r3, [r6, #0]
 8005f6e:	2000      	movs	r0, #0
 8005f70:	bd70      	pop	{r4, r5, r6, pc}
 8005f72:	f000 f8af 	bl	80060d4 <__malloc_lock>
 8005f76:	4a21      	ldr	r2, [pc, #132]	; (8005ffc <_malloc_r+0xac>)
 8005f78:	6814      	ldr	r4, [r2, #0]
 8005f7a:	4621      	mov	r1, r4
 8005f7c:	b991      	cbnz	r1, 8005fa4 <_malloc_r+0x54>
 8005f7e:	4c20      	ldr	r4, [pc, #128]	; (8006000 <_malloc_r+0xb0>)
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	b91b      	cbnz	r3, 8005f8c <_malloc_r+0x3c>
 8005f84:	4630      	mov	r0, r6
 8005f86:	f000 f895 	bl	80060b4 <_sbrk_r>
 8005f8a:	6020      	str	r0, [r4, #0]
 8005f8c:	4629      	mov	r1, r5
 8005f8e:	4630      	mov	r0, r6
 8005f90:	f000 f890 	bl	80060b4 <_sbrk_r>
 8005f94:	1c43      	adds	r3, r0, #1
 8005f96:	d124      	bne.n	8005fe2 <_malloc_r+0x92>
 8005f98:	230c      	movs	r3, #12
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	6033      	str	r3, [r6, #0]
 8005f9e:	f000 f89a 	bl	80060d6 <__malloc_unlock>
 8005fa2:	e7e4      	b.n	8005f6e <_malloc_r+0x1e>
 8005fa4:	680b      	ldr	r3, [r1, #0]
 8005fa6:	1b5b      	subs	r3, r3, r5
 8005fa8:	d418      	bmi.n	8005fdc <_malloc_r+0x8c>
 8005faa:	2b0b      	cmp	r3, #11
 8005fac:	d90f      	bls.n	8005fce <_malloc_r+0x7e>
 8005fae:	600b      	str	r3, [r1, #0]
 8005fb0:	18cc      	adds	r4, r1, r3
 8005fb2:	50cd      	str	r5, [r1, r3]
 8005fb4:	4630      	mov	r0, r6
 8005fb6:	f000 f88e 	bl	80060d6 <__malloc_unlock>
 8005fba:	f104 000b 	add.w	r0, r4, #11
 8005fbe:	1d23      	adds	r3, r4, #4
 8005fc0:	f020 0007 	bic.w	r0, r0, #7
 8005fc4:	1ac3      	subs	r3, r0, r3
 8005fc6:	d0d3      	beq.n	8005f70 <_malloc_r+0x20>
 8005fc8:	425a      	negs	r2, r3
 8005fca:	50e2      	str	r2, [r4, r3]
 8005fcc:	e7d0      	b.n	8005f70 <_malloc_r+0x20>
 8005fce:	684b      	ldr	r3, [r1, #4]
 8005fd0:	428c      	cmp	r4, r1
 8005fd2:	bf16      	itet	ne
 8005fd4:	6063      	strne	r3, [r4, #4]
 8005fd6:	6013      	streq	r3, [r2, #0]
 8005fd8:	460c      	movne	r4, r1
 8005fda:	e7eb      	b.n	8005fb4 <_malloc_r+0x64>
 8005fdc:	460c      	mov	r4, r1
 8005fde:	6849      	ldr	r1, [r1, #4]
 8005fe0:	e7cc      	b.n	8005f7c <_malloc_r+0x2c>
 8005fe2:	1cc4      	adds	r4, r0, #3
 8005fe4:	f024 0403 	bic.w	r4, r4, #3
 8005fe8:	42a0      	cmp	r0, r4
 8005fea:	d005      	beq.n	8005ff8 <_malloc_r+0xa8>
 8005fec:	1a21      	subs	r1, r4, r0
 8005fee:	4630      	mov	r0, r6
 8005ff0:	f000 f860 	bl	80060b4 <_sbrk_r>
 8005ff4:	3001      	adds	r0, #1
 8005ff6:	d0cf      	beq.n	8005f98 <_malloc_r+0x48>
 8005ff8:	6025      	str	r5, [r4, #0]
 8005ffa:	e7db      	b.n	8005fb4 <_malloc_r+0x64>
 8005ffc:	200001c4 	.word	0x200001c4
 8006000:	200001c8 	.word	0x200001c8

08006004 <srand>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4b0d      	ldr	r3, [pc, #52]	; (800603c <srand+0x38>)
 8006008:	4605      	mov	r5, r0
 800600a:	681c      	ldr	r4, [r3, #0]
 800600c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800600e:	b97b      	cbnz	r3, 8006030 <srand+0x2c>
 8006010:	2018      	movs	r0, #24
 8006012:	f7ff ff8d 	bl	8005f30 <malloc>
 8006016:	4a0a      	ldr	r2, [pc, #40]	; (8006040 <srand+0x3c>)
 8006018:	4b0a      	ldr	r3, [pc, #40]	; (8006044 <srand+0x40>)
 800601a:	63a0      	str	r0, [r4, #56]	; 0x38
 800601c:	e9c0 2300 	strd	r2, r3, [r0]
 8006020:	4b09      	ldr	r3, [pc, #36]	; (8006048 <srand+0x44>)
 8006022:	2201      	movs	r2, #1
 8006024:	6083      	str	r3, [r0, #8]
 8006026:	230b      	movs	r3, #11
 8006028:	8183      	strh	r3, [r0, #12]
 800602a:	2300      	movs	r3, #0
 800602c:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006030:	2200      	movs	r2, #0
 8006032:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006034:	611d      	str	r5, [r3, #16]
 8006036:	615a      	str	r2, [r3, #20]
 8006038:	bd38      	pop	{r3, r4, r5, pc}
 800603a:	bf00      	nop
 800603c:	200000f0 	.word	0x200000f0
 8006040:	abcd330e 	.word	0xabcd330e
 8006044:	e66d1234 	.word	0xe66d1234
 8006048:	0005deec 	.word	0x0005deec

0800604c <rand>:
 800604c:	b538      	push	{r3, r4, r5, lr}
 800604e:	4b13      	ldr	r3, [pc, #76]	; (800609c <rand+0x50>)
 8006050:	681c      	ldr	r4, [r3, #0]
 8006052:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006054:	b97b      	cbnz	r3, 8006076 <rand+0x2a>
 8006056:	2018      	movs	r0, #24
 8006058:	f7ff ff6a 	bl	8005f30 <malloc>
 800605c:	4a10      	ldr	r2, [pc, #64]	; (80060a0 <rand+0x54>)
 800605e:	4b11      	ldr	r3, [pc, #68]	; (80060a4 <rand+0x58>)
 8006060:	63a0      	str	r0, [r4, #56]	; 0x38
 8006062:	e9c0 2300 	strd	r2, r3, [r0]
 8006066:	4b10      	ldr	r3, [pc, #64]	; (80060a8 <rand+0x5c>)
 8006068:	2201      	movs	r2, #1
 800606a:	6083      	str	r3, [r0, #8]
 800606c:	230b      	movs	r3, #11
 800606e:	8183      	strh	r3, [r0, #12]
 8006070:	2300      	movs	r3, #0
 8006072:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8006076:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006078:	480c      	ldr	r0, [pc, #48]	; (80060ac <rand+0x60>)
 800607a:	690a      	ldr	r2, [r1, #16]
 800607c:	694b      	ldr	r3, [r1, #20]
 800607e:	4350      	muls	r0, r2
 8006080:	4c0b      	ldr	r4, [pc, #44]	; (80060b0 <rand+0x64>)
 8006082:	fb04 0003 	mla	r0, r4, r3, r0
 8006086:	fba2 2304 	umull	r2, r3, r2, r4
 800608a:	4403      	add	r3, r0
 800608c:	1c54      	adds	r4, r2, #1
 800608e:	f143 0500 	adc.w	r5, r3, #0
 8006092:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8006096:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800609a:	bd38      	pop	{r3, r4, r5, pc}
 800609c:	200000f0 	.word	0x200000f0
 80060a0:	abcd330e 	.word	0xabcd330e
 80060a4:	e66d1234 	.word	0xe66d1234
 80060a8:	0005deec 	.word	0x0005deec
 80060ac:	5851f42d 	.word	0x5851f42d
 80060b0:	4c957f2d 	.word	0x4c957f2d

080060b4 <_sbrk_r>:
 80060b4:	b538      	push	{r3, r4, r5, lr}
 80060b6:	2300      	movs	r3, #0
 80060b8:	4c05      	ldr	r4, [pc, #20]	; (80060d0 <_sbrk_r+0x1c>)
 80060ba:	4605      	mov	r5, r0
 80060bc:	4608      	mov	r0, r1
 80060be:	6023      	str	r3, [r4, #0]
 80060c0:	f7fc fd78 	bl	8002bb4 <_sbrk>
 80060c4:	1c43      	adds	r3, r0, #1
 80060c6:	d102      	bne.n	80060ce <_sbrk_r+0x1a>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	b103      	cbz	r3, 80060ce <_sbrk_r+0x1a>
 80060cc:	602b      	str	r3, [r5, #0]
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	20000568 	.word	0x20000568

080060d4 <__malloc_lock>:
 80060d4:	4770      	bx	lr

080060d6 <__malloc_unlock>:
 80060d6:	4770      	bx	lr

080060d8 <_init>:
 80060d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060da:	bf00      	nop
 80060dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060de:	bc08      	pop	{r3}
 80060e0:	469e      	mov	lr, r3
 80060e2:	4770      	bx	lr

080060e4 <_fini>:
 80060e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060e6:	bf00      	nop
 80060e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ea:	bc08      	pop	{r3}
 80060ec:	469e      	mov	lr, r3
 80060ee:	4770      	bx	lr
