<stg><name>Bert_layer_Pipeline_VITIS_LOOP_526_2</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %v290 = alloca i32 1

]]></Node>
<StgValue><ssdm name="v290"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i4 0, i4 %v290

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc7.i40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc7.i40:0 %v290_1 = load i4 %v290

]]></Node>
<StgValue><ssdm name="v290_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7.i40:1 %icmp_ln526 = icmp_eq  i4 %v290_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln526"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc7.i40:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc7.i40:3 %add_ln526 = add i4 %v290_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln526"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc7.i40:4 %br_ln526 = br i1 %icmp_ln526, void %for.inc7.i40.split, void %l_j24.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="4">
<![CDATA[
for.inc7.i40.split:0 %zext_ln526 = zext i4 %v290_1

]]></Node>
<StgValue><ssdm name="zext_ln526"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc7.i40.split:1 %specpipeline_ln527 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43

]]></Node>
<StgValue><ssdm name="specpipeline_ln527"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc7.i40.split:2 %specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24

]]></Node>
<StgValue><ssdm name="specloopname_ln526"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc7.i40.split:3 %mean21_addr = getelementptr i32 %mean21, i64 0, i64 %zext_ln526

]]></Node>
<StgValue><ssdm name="mean21_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
for.inc7.i40.split:4 %store_ln528 = store i32 0, i4 %mean21_addr

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc7.i40.split:5 %store_ln526 = store i4 %add_ln526, i4 %v290

]]></Node>
<StgValue><ssdm name="store_ln526"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc7.i40.split:6 %br_ln526 = br void %for.inc7.i40

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln526" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
l_j24.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="mean21" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="mean21"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="v290" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="v290" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="v290" to="v290_1" fromId="4" toId="7">
</dataflow>
<dataflow id="33" from="v290_1" to="icmp_ln526" fromId="7" toId="8">
</dataflow>
<dataflow id="35" from="StgValue_34" to="icmp_ln526" fromId="34" toId="8">
</dataflow>
<dataflow id="37" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="36" toId="9">
</dataflow>
<dataflow id="39" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="40" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="41" from="StgValue_38" to="empty" fromId="38" toId="9">
</dataflow>
<dataflow id="42" from="v290_1" to="add_ln526" fromId="7" toId="10">
</dataflow>
<dataflow id="44" from="StgValue_43" to="add_ln526" fromId="43" toId="10">
</dataflow>
<dataflow id="45" from="icmp_ln526" to="br_ln526" fromId="8" toId="11">
</dataflow>
<dataflow id="46" from="v290_1" to="zext_ln526" fromId="7" toId="12">
</dataflow>
<dataflow id="48" from="_ssdm_op_SpecPipeline" to="specpipeline_ln527" fromId="47" toId="13">
</dataflow>
<dataflow id="49" from="StgValue_27" to="specpipeline_ln527" fromId="27" toId="13">
</dataflow>
<dataflow id="51" from="StgValue_50" to="specpipeline_ln527" fromId="50" toId="13">
</dataflow>
<dataflow id="52" from="StgValue_50" to="specpipeline_ln527" fromId="50" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_50" to="specpipeline_ln527" fromId="50" toId="13">
</dataflow>
<dataflow id="55" from="empty_43" to="specpipeline_ln527" fromId="54" toId="13">
</dataflow>
<dataflow id="57" from="_ssdm_op_SpecLoopName" to="specloopname_ln526" fromId="56" toId="14">
</dataflow>
<dataflow id="59" from="empty_24" to="specloopname_ln526" fromId="58" toId="14">
</dataflow>
<dataflow id="60" from="mean21" to="mean21_addr" fromId="26" toId="15">
</dataflow>
<dataflow id="62" from="StgValue_61" to="mean21_addr" fromId="61" toId="15">
</dataflow>
<dataflow id="63" from="zext_ln526" to="mean21_addr" fromId="12" toId="15">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln528" fromId="64" toId="16">
</dataflow>
<dataflow id="66" from="mean21_addr" to="store_ln528" fromId="15" toId="16">
</dataflow>
<dataflow id="67" from="add_ln526" to="store_ln526" fromId="10" toId="17">
</dataflow>
<dataflow id="68" from="v290" to="store_ln526" fromId="4" toId="17">
</dataflow>
<dataflow id="69" from="icmp_ln526" to="StgValue_2" fromId="8" toId="2">
</dataflow>
</dataflows>


</stg>
