---
MainSourceFile:  'D:/Semester1/CEG5203/workspace/project-fpga/vitis2023/myip_v1_0_HLS/sobel_hls/hls/.autopilot/db/myip_v1_0_HLS.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        'D:\Program\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_base.h'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          59586
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        'D:\Program\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          287134
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        'D:\Program\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          287598
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        'D:\Program\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_int_ref.h'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          288063
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        'D:\Program\Xilinx\Vitis_HLS\2023.2\common\technology\autopilot\etc\ap_fixed_base.h'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          571625
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_32_1:  '
    FileOffset:      32
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062411
        Length:          0
        ReplacementText: 'VITIS_LOOP_32_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_33_2:  '
    FileOffset:      33
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062454
        Length:          0
        ReplacementText: 'VITIS_LOOP_33_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_3:  '
    FileOffset:      40
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062593
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_41_4:  '
    FileOffset:      41
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062640
        Length:          0
        ReplacementText: 'VITIS_LOOP_41_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_43_5:  '
    FileOffset:      43
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062722
        Length:          0
        ReplacementText: 'VITIS_LOOP_43_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_44_6:  '
    FileOffset:      44
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1062770
        Length:          0
        ReplacementText: 'VITIS_LOOP_44_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_55_7:  '
    FileOffset:      55
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1063099
        Length:          0
        ReplacementText: 'VITIS_LOOP_55_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_56_8:  '
    FileOffset:      56
    FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS.cpp'
    Replacements:    
      - FilePath:        'D:\Semester1\CEG5203\workspace\project-fpga\vitis2023\myip_v1_0_HLS\sobel_hls\hls\.autopilot\db\myip_v1_0_HLS.pp.0.cpp'
        Offset:          1063142
        Length:          0
        ReplacementText: 'VITIS_LOOP_56_8: '
...
