//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_14,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_15
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<30>;
	.reg .b32 	%r<57>;
	.reg .f32 	%f<59>;
	.reg .b64 	%rd<43>;
	.loc	1 19 0                          // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd26, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_0];
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_1];
$L__tmp0:
	.loc	1 21 28                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:21:33
	shl.b32 	%r44, %r1, 8;
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_2];
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_3];
	.loc	1 22 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:22:36
	mov.u32 	%r45, %tid.x;
	shl.b32 	%r46, %r45, 1;
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_4];
	and.b32  	%r47, %r46, 254;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_5];
	.loc	1 22 23                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:22:23
	or.b32  	%r48, %r44, %r47;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_6];
	.loc	1 25 21                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:25:21
	bfe.s32 	%r49, %r1, 23, 1;
	shr.u32 	%r50, %r49, 26;
	add.s32 	%r51, %r48, %r50;
	shr.s32 	%r52, %r51, 6;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_7];
	.loc	1 25 27                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:25:27
	shr.u32 	%r53, %r52, 27;
	add.s32 	%r54, %r52, %r53;
	and.b32  	%r55, %r54, -32;
	sub.s32 	%r56, %r52, %r55;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_8];
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_9];
	.loc	1 26 30                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:26:30
	mul.wide.s32 	%rd36, %r48, 4;
	add.s64 	%rd1, %rd26, %rd36;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_10];
	mov.pred 	%p1, -1;
	.loc	1 26 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	@%p1 ld.global.v2.b32 { %r2, %r3 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd38, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_11];
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_12];
	.loc	1 27 30                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:27:30
	mul.wide.s32 	%rd40, %r56, 4;
	add.s64 	%rd2, %rd27, %rd40;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_13];
	.loc	1 27 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:27:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training__prelu_kernel_add_22_param_14];
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:28:30
	add.s64 	%rd4, %rd28, %rd40;
	.loc	1 28 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:28:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r7;
	.loc	1 29 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:29:31
	add.s64 	%rd6, %rd29, %rd40;
	.loc	1 29 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:29:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 30 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:30:31
	add.s64 	%rd8, %rd30, %rd40;
	.loc	1 30 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:30:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 31 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:31:31
	add.s64 	%rd10, %rd31, %rd36;
	.loc	1 31 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:31:36
	// begin inline asm
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p1 ld.global.v2.b32 { %r12, %r13 }, [ %rd10 + 0 ];
	// end inline asm
	.loc	1 32 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:32:31
	add.s64 	%rd11, %rd32, %rd40;
	.loc	1 32 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:32:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 33 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:33:31
	add.s64 	%rd13, %rd33, %rd40;
	.loc	1 33 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:33:36
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r17;
	.loc	1 34 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:34:31
	add.s64 	%rd15, %rd34, %rd40;
	.loc	1 34 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:34:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 35 31                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:35:31
	add.s64 	%rd17, %rd35, %rd40;
	.loc	1 35 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:35:36
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd17 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 36 32                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:36:32
	add.s64 	%rd19, %rd37, %rd40;
	.loc	1 36 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:36:37
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd19 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 37 32                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:37:32
	add.s64 	%rd21, %rd38, %rd40;
	.loc	1 37 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:37:37
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd21 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd21 + 0 ];
	// end inline asm
	.loc	1 40 18                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:40:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	.loc	1 41 26                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:41:26
	sqrt.approx.ftz.f32 	%f7, %f5;
	sqrt.approx.ftz.f32 	%f8, %f6;
	.loc	1 43 18                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:43:18
	mov.b32 	%r28, %f7;
	mov.b32 	%r27, 1065353216;
	// begin inline asm
	div.full.f32 %r26, %r27, %r28;
	// end inline asm
	mov.b32 	%f9, %r26;
	mov.b32 	%r31, %f8;
	// begin inline asm
	div.full.f32 %r29, %r27, %r31;
	// end inline asm
	mov.b32 	%f10, %r29;
	.loc	1 50 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:50:20
	add.f32 	%f11, %f3, 0f3727C5AC;
	add.f32 	%f12, %f4, 0f3727C5AC;
	.loc	1 51 27                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:51:27
	sqrt.approx.ftz.f32 	%f13, %f11;
	sqrt.approx.ftz.f32 	%f14, %f12;
	.loc	1 27 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:27:35
	mov.b32 	%f15, %r5;
	mov.b32 	%f16, %r15;
	mov.b32 	%f17, %r4;
	mov.b32 	%f18, %r14;
	.loc	1 29 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:29:36
	mov.b32 	%f19, %r9;
	mov.b32 	%f20, %r19;
	.loc	1 30 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:30:36
	mov.b32 	%f21, %r11;
	mov.b32 	%f22, %r21;
	.loc	1 29 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:29:36
	mov.b32 	%f23, %r8;
	mov.b32 	%f24, %r18;
	.loc	1 30 36                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:30:36
	mov.b32 	%f25, %r10;
	mov.b32 	%f26, %r20;
	.loc	1 37 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:37:37
	mov.b32 	%f27, %r23;
	mov.b32 	%f28, %r25;
	mov.b32 	%f29, %r22;
	mov.b32 	%f30, %r24;
	.loc	1 52 19                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:52:19
	mov.b32 	%r34, %f13;
	// begin inline asm
	div.full.f32 %r32, %r27, %r34;
	// end inline asm
	mov.b32 	%f31, %r32;
	mov.b32 	%r37, %f14;
	// begin inline asm
	div.full.f32 %r35, %r27, %r37;
	// end inline asm
	mov.b32 	%f32, %r35;
	.loc	1 26 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:26:35
	mov.b32 	%f33, %r2;
	mov.b32 	%f34, %r12;
	.loc	1 38 18                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:38:18
	sub.f32 	%f35, %f34, %f18;
	sub.f32 	%f36, %f33, %f17;
	.loc	1 46 19                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:46:19
	mul.f32 	%f37, %f36, %f9;
	mul.f32 	%f38, %f35, %f31;
	.loc	1 48 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:48:20
	fma.rn.f32 	%f39, %f38, %f24, %f26;
	mov.b32 	%r40, %f39;
	fma.rn.f32 	%f40, %f37, %f23, %f25;
	mov.b32 	%r38, %f40;
	.loc	1 61 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:61:20
	setp.gt.f32 	%p26, %f40, 0f00000000;
	setp.gt.f32 	%p27, %f39, 0f00000000;
	.loc	1 62 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:62:20
	mul.f32 	%f41, %f40, %f30;
	mul.f32 	%f42, %f39, %f29;
	.loc	1 63 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:63:35
	selp.f32 	%f43, %f39, %f42, %p27;
	selp.f32 	%f44, %f40, %f41, %p26;
	.loc	1 26 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:26:35
	mov.b32 	%f45, %r3;
	mov.b32 	%f46, %r13;
	.loc	1 38 18                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:38:18
	sub.f32 	%f47, %f46, %f16;
	sub.f32 	%f48, %f45, %f15;
	.loc	1 46 19                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:46:19
	mul.f32 	%f49, %f48, %f10;
	mul.f32 	%f50, %f47, %f32;
	.loc	1 48 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:48:20
	fma.rn.f32 	%f51, %f50, %f20, %f22;
	mov.b32 	%r41, %f51;
	fma.rn.f32 	%f52, %f49, %f19, %f21;
	mov.b32 	%r39, %f52;
	.loc	1 61 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:61:20
	setp.gt.f32 	%p28, %f52, 0f00000000;
	setp.gt.f32 	%p29, %f51, 0f00000000;
	.loc	1 62 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:62:20
	mul.f32 	%f53, %f52, %f28;
	mul.f32 	%f54, %f51, %f27;
	.loc	1 63 35                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:63:35
	selp.f32 	%f55, %f51, %f54, %p29;
	selp.f32 	%f56, %f52, %f53, %p28;
	.loc	1 64 20                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:64:20
	add.f32 	%f57, %f44, %f43;
	add.f32 	%f58, %f56, %f55;
	.loc	1 65 25                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:65:25
	add.s64 	%rd23, %rd39, %rd36;
	.loc	1 65 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:65:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd23 + 0 ], { %r38, %r39 };
	// end inline asm
	.loc	1 66 25                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:66:25
	add.s64 	%rd24, %rd41, %rd36;
	.loc	1 66 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:66:37
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd24 + 0 ], { %r40, %r41 };
	// end inline asm
	.loc	1 67 25                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:67:25
	add.s64 	%rd25, %rd42, %rd36;
	.loc	1 67 37                         // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:67:37
	mov.b32 	%r42, %f57;
	mov.b32 	%r43, %f58;
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd25 + 0 ], { %r42, %r43 };
	// end inline asm
	.loc	1 67 4                          // csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py:67:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/sr/csrrwzjbzso3zxhotech4ntfcssfellhdzlbysunljl354hv4fk6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 115
.b8 114
.b8 114
.b8 119
.b8 122
.b8 106
.b8 98
.b8 122
.b8 115
.b8 111
.b8 51
.b8 122
.b8 120
.b8 104
.b8 111
.b8 116
.b8 101
.b8 99
.b8 104
.b8 52
.b8 110
.b8 116
.b8 102
.b8 99
.b8 115
.b8 115
.b8 102
.b8 101
.b8 108
.b8 108
.b8 104
.b8 100
.b8 122
.b8 108
.b8 98
.b8 121
.b8 115
.b8 117
.b8 110
.b8 108
.b8 106
.b8 108
.b8 51
.b8 53
.b8 52
.b8 104
.b8 118
.b8 52
.b8 102
.b8 107
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 115
.b8 114
.b8 0
	}
	.section	.debug_macinfo	{	}
