

================================================================
== Vitis HLS Report for 'rgb2yuv_1'
================================================================
* Date:           Mon Nov  1 17:17:28 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        yuv_filter.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+--------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval     | Pipeline|
    |   min   |    max   |    min   |    max    |   min  |    max   |   Type  |
    +---------+----------+----------+-----------+--------+----------+---------+
    |   240401|  14749441|  2.404 ms|  0.147 sec|  240401|  14749441|       no|
    +---------+----------+----------+-----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+
        |                   |  Latency (cycles)  |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min   |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+
        |- RGB2YUV_LOOP_X   |   240400|  14749440|  1202 ~ 7682|          -|          -|  200 ~ 1920|        no|
        | + RGB2YUV_LOOP_Y  |     1200|      7680|            6|          -|          -|  200 ~ 1280|        no|
        +-------------------+---------+----------+-------------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 9 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_channels_ch1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [yuv_filter.c:35]   --->   Operation 13 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [yuv_filter.c:35]   --->   Operation 14 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln49 = store i16 0, i16 %x" [yuv_filter.c:49]   --->   Operation 15 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln49 = br void" [yuv_filter.c:49]   --->   Operation 16 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.42>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%x_5 = load i16 %x" [yuv_filter.c:54]   --->   Operation 17 'load' 'x_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (2.42ns)   --->   "%icmp_ln49 = icmp_eq  i16 %x_5, i16 %p_read_4" [yuv_filter.c:49]   --->   Operation 18 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (2.07ns)   --->   "%x_6 = add i16 %x_5, i16 1" [yuv_filter.c:49]   --->   Operation 19 'add' 'x_6' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split9, void %._crit_edge7.loopexit" [yuv_filter.c:49]   --->   Operation 20 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1920, i64 1060" [yuv_filter.c:34]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [yuv_filter.c:34]   --->   Operation 22 'specloopname' 'specloopname_ln34' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %x_5" [yuv_filter.c:54]   --->   Operation 23 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i12.i10, i12 %trunc_ln54, i10 0" [yuv_filter.c:54]   --->   Operation 24 'bitconcatenate' 'tmp_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = trunc i16 %x_5" [yuv_filter.c:54]   --->   Operation 25 'trunc' 'trunc_ln54_1' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln54_1, i8 0" [yuv_filter.c:54]   --->   Operation 26 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.25ns)   --->   "%add_ln54 = add i22 %tmp_cast, i22 %tmp_3_cast" [yuv_filter.c:54]   --->   Operation 27 'add' 'add_ln54' <Predicate = (!icmp_ln49)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%br_ln52 = br void" [yuv_filter.c:52]   --->   Operation 28 'br' 'br_ln52' <Predicate = (!icmp_ln49)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %p_read_4" [yuv_filter.c:65]   --->   Operation 29 'insertvalue' 'mrv' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %p_read_3" [yuv_filter.c:65]   --->   Operation 30 'insertvalue' 'mrv_1' <Predicate = (icmp_ln49)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i32 %mrv_1" [yuv_filter.c:65]   --->   Operation 31 'ret' 'ret_ln65' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.50>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%y_02 = phi i16 0, void %.split9, i16 %y, void %.split"   --->   Operation 32 'phi' 'y_02' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.42ns)   --->   "%icmp_ln52 = icmp_eq  i16 %y_02, i16 %p_read_3" [yuv_filter.c:52]   --->   Operation 33 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.07ns)   --->   "%y = add i16 %y_02, i16 1" [yuv_filter.c:52]   --->   Operation 34 'add' 'y' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %.split, void %._crit_edge.loopexit" [yuv_filter.c:52]   --->   Operation 35 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i16 %y_02" [yuv_filter.c:54]   --->   Operation 36 'zext' 'zext_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (2.25ns)   --->   "%add_ln54_1 = add i22 %add_ln54, i22 %zext_ln54" [yuv_filter.c:54]   --->   Operation 37 'add' 'add_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 2.25> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i22 %add_ln54_1" [yuv_filter.c:54]   --->   Operation 38 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_channels_ch1_addr = getelementptr i8 %in_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:54]   --->   Operation 39 'getelementptr' 'in_channels_ch1_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in_channels_ch3_addr = getelementptr i8 %in_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:56]   --->   Operation 40 'getelementptr' 'in_channels_ch3_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 41 'load' 'R' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 42 'load' 'B' <Predicate = (!icmp_ln52)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_3 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln49 = store i16 %x_6, i16 %x" [yuv_filter.c:49]   --->   Operation 43 'store' 'store_ln49' <Predicate = (icmp_ln52)> <Delay = 1.58>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 44 'br' 'br_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.30>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%in_channels_ch2_addr = getelementptr i8 %in_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:55]   --->   Operation 45 'getelementptr' 'in_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%R = load i22 %in_channels_ch1_addr" [yuv_filter.c:54]   --->   Operation 46 'load' 'R' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 47 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%B = load i22 %in_channels_ch3_addr" [yuv_filter.c:56]   --->   Operation 48 'load' 'B' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i8 %R" [yuv_filter.c:57]   --->   Operation 49 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln57_6 = zext i8 %B" [yuv_filter.c:57]   --->   Operation 50 'zext' 'zext_ln57_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [3/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 51 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 52 [3/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 52 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [3/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 53 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%G = load i22 %in_channels_ch2_addr" [yuv_filter.c:55]   --->   Operation 54 'load' 'G' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_5 : Operation 55 [2/3] (1.05ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 55 'mul' 'mul_ln57' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [2/3] (1.05ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 56 'mul' 'mul_ln58' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 57 [2/3] (1.05ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 57 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.27>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 58 'zext' 'zext_ln57_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i8 %G" [yuv_filter.c:57]   --->   Operation 59 'zext' 'zext_ln57_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/3] (0.00ns) (grouped into DSP with root node add_ln57_4)   --->   "%mul_ln57 = mul i13 %zext_ln57_6, i13 25" [yuv_filter.c:57]   --->   Operation 60 'mul' 'mul_ln57' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%add_ln57_3 = add i9 %zext_ln57_4, i9 128" [yuv_filter.c:57]   --->   Operation 61 'add' 'add_ln57_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln57_7 = zext i9 %add_ln57_3" [yuv_filter.c:57]   --->   Operation 62 'zext' 'zext_ln57_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %zext_ln57_7, i13 %mul_ln57" [yuv_filter.c:57]   --->   Operation 63 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/3] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%mul_ln58 = mul i15 %zext_ln57, i15 32730" [yuv_filter.c:58]   --->   Operation 64 'mul' 'mul_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into DSP with root node add_ln58)   --->   "%sext_ln58 = sext i15 %mul_ln58" [yuv_filter.c:58]   --->   Operation 65 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (4.17ns)   --->   "%mul_ln58_1 = mul i16 %zext_ln57_3, i16 65462" [yuv_filter.c:58]   --->   Operation 66 'mul' 'mul_ln58_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %B, i7 0" [yuv_filter.c:58]   --->   Operation 67 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i15 %shl_ln1" [yuv_filter.c:58]   --->   Operation 68 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln58_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %B, i4 0" [yuv_filter.c:58]   --->   Operation 69 'bitconcatenate' 'shl_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln58_1 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 70 'zext' 'zext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln58_2 = zext i12 %shl_ln58_1" [yuv_filter.c:58]   --->   Operation 71 'zext' 'zext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.94ns)   --->   "%sub_ln58 = sub i16 %zext_ln58, i16 %zext_ln58_2" [yuv_filter.c:58]   --->   Operation 72 'sub' 'sub_ln58' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i16 %sext_ln58, i16 %mul_ln58_1" [yuv_filter.c:58]   --->   Operation 73 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 74 [1/3] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%mul_ln59 = mul i15 %zext_ln57, i15 122" [yuv_filter.c:59]   --->   Operation 74 'mul' 'mul_ln59' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into DSP with root node add_ln59)   --->   "%zext_ln59 = zext i15 %mul_ln59" [yuv_filter.c:59]   --->   Operation 75 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (4.17ns)   --->   "%mul_ln59_1 = mul i16 %zext_ln57_3, i16 65442" [yuv_filter.c:59]   --->   Operation 76 'mul' 'mul_ln59_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.54ns)   --->   "%sub_ln59 = sub i13 0, i13 %zext_ln58_1" [yuv_filter.c:59]   --->   Operation 77 'sub' 'sub_ln59' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln59 = sext i13 %sub_ln59" [yuv_filter.c:59]   --->   Operation 78 'sext' 'sext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %B, i1 0" [yuv_filter.c:59]   --->   Operation 79 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %shl_ln2" [yuv_filter.c:59]   --->   Operation 80 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln59_1 = sub i14 %sext_ln59, i14 %zext_ln59_1" [yuv_filter.c:59]   --->   Operation 81 'sub' 'sub_ln59_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 82 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i16 %zext_ln59, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 82 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln59_1 = add i14 %sub_ln59_1, i14 128" [yuv_filter.c:59]   --->   Operation 83 'add' 'add_ln59_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %R, i6 0" [yuv_filter.c:57]   --->   Operation 84 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i14 %shl_ln" [yuv_filter.c:57]   --->   Operation 85 'zext' 'zext_ln57_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln57_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [yuv_filter.c:57]   --->   Operation 86 'bitconcatenate' 'shl_ln57_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln57_2 = zext i9 %shl_ln57_1" [yuv_filter.c:57]   --->   Operation 87 'zext' 'zext_ln57_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln57_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %G, i7 0" [yuv_filter.c:57]   --->   Operation 88 'bitconcatenate' 'shl_ln57_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln57_5 = zext i15 %shl_ln57_2" [yuv_filter.c:57]   --->   Operation 89 'zext' 'zext_ln57_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (1.94ns)   --->   "%add_ln57 = add i16 %zext_ln57_2, i16 %zext_ln57_5" [yuv_filter.c:57]   --->   Operation 90 'add' 'add_ln57' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln57_1 = add i16 %add_ln57, i16 %zext_ln57_1" [yuv_filter.c:57]   --->   Operation 91 'add' 'add_ln57_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 92 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln57_4 = add i13 %zext_ln57_7, i13 %mul_ln57" [yuv_filter.c:57]   --->   Operation 92 'add' 'add_ln57_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln57_8 = zext i13 %add_ln57_4" [yuv_filter.c:57]   --->   Operation 93 'zext' 'zext_ln57_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln57_2 = add i16 %zext_ln57_8, i16 %add_ln57_1" [yuv_filter.c:57]   --->   Operation 94 'add' 'add_ln57_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln57_2, i32 8, i32 15" [yuv_filter.c:57]   --->   Operation 95 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln58 = add i16 %sext_ln58, i16 %mul_ln58_1" [yuv_filter.c:58]   --->   Operation 96 'add' 'add_ln58' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln58_1 = add i16 %sub_ln58, i16 128" [yuv_filter.c:58]   --->   Operation 97 'add' 'add_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (3.90ns) (root node of TernaryAdder)   --->   "%add_ln58_2 = add i16 %add_ln58_1, i16 %add_ln58" [yuv_filter.c:58]   --->   Operation 98 'add' 'add_ln58_2' <Predicate = true> <Delay = 3.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln58_2, i32 8, i32 15" [yuv_filter.c:58]   --->   Operation 99 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln59 = add i16 %zext_ln59, i16 %mul_ln59_1" [yuv_filter.c:59]   --->   Operation 100 'add' 'add_ln59' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln59_1 = sext i14 %add_ln59_1" [yuv_filter.c:59]   --->   Operation 101 'sext' 'sext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.07ns)   --->   "%add_ln59_2 = add i16 %sext_ln59_1, i16 %add_ln59" [yuv_filter.c:59]   --->   Operation 102 'add' 'add_ln59_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln59_2, i32 8, i32 15" [yuv_filter.c:59]   --->   Operation 103 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.16>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 200, i64 1280, i64 740" [yuv_filter.c:34]   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [yuv_filter.c:34]   --->   Operation 105 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%out_channels_ch1_addr = getelementptr i8 %out_channels_ch1, i64 0, i64 %zext_ln54_1" [yuv_filter.c:60]   --->   Operation 106 'getelementptr' 'out_channels_ch1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%out_channels_ch2_addr = getelementptr i8 %out_channels_ch2, i64 0, i64 %zext_ln54_1" [yuv_filter.c:61]   --->   Operation 107 'getelementptr' 'out_channels_ch2_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%out_channels_ch3_addr = getelementptr i8 %out_channels_ch3, i64 0, i64 %zext_ln54_1" [yuv_filter.c:62]   --->   Operation 108 'getelementptr' 'out_channels_ch3_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.91ns)   --->   "%Y = add i8 %trunc_ln, i8 16" [yuv_filter.c:57]   --->   Operation 109 'add' 'Y' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.99ns)   --->   "%U = xor i8 %trunc_ln5, i8 128" [yuv_filter.c:58]   --->   Operation 110 'xor' 'U' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.99ns)   --->   "%V = xor i8 %trunc_ln6, i8 128" [yuv_filter.c:59]   --->   Operation 111 'xor' 'V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln60 = store i8 %Y, i22 %out_channels_ch1_addr" [yuv_filter.c:60]   --->   Operation 112 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln61 = store i8 %U, i22 %out_channels_ch2_addr" [yuv_filter.c:61]   --->   Operation 113 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln62 = store i8 %V, i22 %out_channels_ch3_addr" [yuv_filter.c:62]   --->   Operation 114 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2457600> <RAM>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('x') [9]  (0 ns)
	'store' operation ('store_ln49', yuv_filter.c:49) of constant 0 on local variable 'x' [15]  (1.59 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'load' operation ('x', yuv_filter.c:54) on local variable 'x' [18]  (0 ns)
	'icmp' operation ('icmp_ln49', yuv_filter.c:49) [19]  (2.43 ns)

 <State 3>: 5.51ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', yuv_filter.c:52) [32]  (0 ns)
	'add' operation ('add_ln54_1', yuv_filter.c:54) [40]  (2.26 ns)
	'getelementptr' operation ('in_channels_ch1_addr', yuv_filter.c:54) [42]  (0 ns)
	'load' operation ('R', yuv_filter.c:54) on array 'in_channels_ch1' [48]  (3.25 ns)

 <State 4>: 4.3ns
The critical path consists of the following:
	'load' operation ('B', yuv_filter.c:56) on array 'in_channels_ch3' [50]  (3.25 ns)
	'mul' operation of DSP[66] ('mul_ln57', yuv_filter.c:57) [61]  (1.05 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('G', yuv_filter.c:55) on array 'in_channels_ch2' [49]  (3.25 ns)

 <State 6>: 6.27ns
The critical path consists of the following:
	'mul' operation ('mul_ln58_1', yuv_filter.c:58) [73]  (4.17 ns)
	'add' operation of DSP[80] ('add_ln58', yuv_filter.c:58) [80]  (2.1 ns)

 <State 7>: 6ns
The critical path consists of the following:
	'add' operation of DSP[66] ('add_ln57_4', yuv_filter.c:57) [66]  (2.1 ns)
	'add' operation ('add_ln57_2', yuv_filter.c:57) [68]  (3.9 ns)

 <State 8>: 5.17ns
The critical path consists of the following:
	'add' operation ('Y', yuv_filter.c:57) [70]  (1.92 ns)
	'store' operation ('store_ln60', yuv_filter.c:60) of variable 'Y', yuv_filter.c:57 on array 'out_channels_ch1' [99]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
