// Seed: 3738676522
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  initial begin
    id_3 <= 1;
  end
  tri0 id_4 = id_0;
  wire id_5;
  function reg id_6;
    input id_7;
    begin
      id_6 <= 1'b0;
      id_7 = "" ^ id_6;
      $display;
    end
  endfunction
  id_8(
      .id_0()
  );
endmodule
module module_1 (
    input supply0 id_0,
    output uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output supply1 id_4,
    input tri id_5
);
  wire id_7;
  always begin
    id_7 = id_7;
  end
  module_0(
      id_3, id_5
  );
endmodule
