<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_led</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_led_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>36fe7ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>my_led_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>36fe7ea0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>c75e673e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28817637</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>led</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_led_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_led_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a150a20b</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_led_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_led_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/data/my_led.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/data/my_led.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/src/my_led.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/src/my_led.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/my_led_v1_0/src/my_led_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_led_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/myled_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_led_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_led_v1.0</xilinx:displayName>
      <xilinx:coreRevision>10</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2024-11-29T00:25:31Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dea6bd0_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ac24e8c_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@658888fc_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c5c1b82_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f044066_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@758f94e1_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53360e5b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2026bba3_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a18a4ba_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ede9d86_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d25e28_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@503d0d3_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58d6a94_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38038c41_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7191209e_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79f25b50_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77e4f98a_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc08fb_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d89312f_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce8ee56_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f4d142_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45a9419c_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c7f587b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@621ecd28_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684176ac_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a325691_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b6b7685_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4800a9da_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cff39f8_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@251b31a2_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5633fc8d_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66892081_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64ec158c_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@339616d5_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3176d1f7_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a77b647_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24cad1c5_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aac8226_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b26173b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1646e82a_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1999028c_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71500125_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69b22eac_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e2ed940_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72443c0_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@220f1070_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494a910a_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51cb16af_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dcfe5b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@577f9c62_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c40092_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe7ce85_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78fbfec0_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d12edb_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c035e5_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11dea4e1_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256ab4a6_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e3181bf_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63dfa835_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dca79aa_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71a6d164_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@230ae5bb_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54f5bd40_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ca6c745_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65708ab7_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f378c9_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71006fa7_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cea1896_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c91b204_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45652f75_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@173f2993_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49bfb046_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77bc573e_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434e4444_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b12280_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e96d323_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1840900a_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@398155f9_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d9ff748_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@501e5e71_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14b02784_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ba55371_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@171d294f_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6db642c7_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51bb791_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d1f4fa1_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f18cf14_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b5b1bdc_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66f9fc35_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f99c770_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@365f237b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a630cb8_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8d48be3_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49221246_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24ffab06_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a68f9ac_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5295b881_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d84e4a8_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b5ef311_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30da7c9a_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d723268_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f4299aa_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@598745e0_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43b39a39_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@539c3759_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ac4b7b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@177a4a62_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3516bcc3_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c5ab387_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@148ed07b_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5068bb4_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4accb36d_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@be27765_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb280f8_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32bb0bb6_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b583f35_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61d465ff_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3d4660_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fd46bce_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@459fc225_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@142f9217_ARCHIVE_LOCATION">c:/Users/bengl/OneDrive/Documents/ee_324/ip_repo/my_led_1_0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="70207536"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="2198056a"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="4729e578"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
