# Lab 2

**Talha Ayyaz**
**2023-EE-174**

## Simulation

- [source file (.sv)](./rtl/source.sv)
- [constraint file (.xdc)](./constraints/constraints.xdc)

## Report

### Task 1

Contains Truth Tables for the logic gates of x and y.

### Task 2

Mentions the Maximum Combination Delay.

### Task 3

Discuss the utilization report of the design.
