# Semiconductor_Packaging

A documentation of my learnings and hands-on projects from the **workshop on Packaging Fundamentals of Design and Technology** organized by **VSD-IAT**. This repository includes notes, lab exercises, and simulation outputs using ANSYS tools.

---

## Workshop Overview

This workshop bridges the gap between chip design and advanced semiconductor packaging technologies. Topics covered include:

- Packaging evolution: From traditional wire bonding to 2.5D/3D chiplet-based solutions
- Thermal simulations using ANSYS Electronics Desktop
- Reliability testing and failure analysis
- Package modeling and design using AEDT
- OSAT/ATMP plant processes and automation

---

## What I‚Äôm Learning

- Semiconductor package design fundamentals
- Flip-chip and wire-bonding assembly processes
- Thermal and mechanical reliability analysis
- Hands-on ANSYS simulations for package performance
- Real-world workflows in OSAT/ATMP plants

---

## Tools Used

- **ANSYS Electronics Desktop (AEDT)**
- **ANSYS Icepak / Mechanical**
- **PCB Design & Simulation Tools**

---

## Module-wise Documentation

| Module | Description | Status |
|--------|-------------|--------|
| Module 1 | Packaging Evolution & Fundamentals | üîÑ In Progress |
| Module 2 | Assembly & Manufacturing | ‚è≥ Upcoming |
| Module 3 | Thermal Simulations using ANSYS | ‚è≥ Upcoming |
| Module 4 | Package Reliability Testing | ‚è≥ Upcoming |
| Module 5 | Full Package Modeling & Design | ‚è≥ Upcoming |

---

## Labs and Projects

- ‚è≥ **Flip-Chip BGA Thermal Simulation**
- ‚è≥ **Power Distribution on PCB**
- ‚è≥ **Chip-to-Board Integration**
- ‚è≥ **Signal and Power Integrity Design**
- ‚è≥ **Reliability Testing with ANSYS Mechanical**

You can find all lab files, screenshots, and notes inside the `/labs` and `/projects` folders.

---



