# VCS + Design Compiler RTL-Level and Gate Level Simulation Template
## Introduction

If you want to use this template in your progarm, plase change the variables in `Makefile` and `./scipts/dc.tcl`

## Usage

### For RTL-Level Simulation:
```
make rtl_sim
```
### For Gate-Level Simulation:
```
make gate_sim
```

You can also type `make rtl_build` or `make gate_build` for analysis and compitation without simulation.





