
Cadence Innovus(TM) Implementation System.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
Options:	-batch -stylus -log /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
Date:		Fri Oct 10 16:04:24 2025
Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.69.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[16:04:24.185737] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu

		invs	Innovus Implementation System	25.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
INFO: OA features are disabled in this session.


Create and set the environment variable TMPDIR to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/innovus_temp_2473913_97ac8ca4-72e9-46b8-981d-66c470e7a863_ece-rschsrv.ece.gatech.edu_dkhalil8_QWeQng.

Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[INFO] Loading Pegasus 24.13 fill procedures
Info: Process UID = 2473913 / 97ac8ca4-72e9-46b8-981d-66c470e7a863 / Ih7Mf014Zp

**INFO:  MMMC transition support version v31-84 

#@ Processing -execute option
@innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2 metrics_file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2 run_tag {} db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_2 top_lvl {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 2362592} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2 top_lvl {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
init_flow summary:
  Flow script        : 
  YAML script        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/scripts/flow.yaml
  Flow               : flow:flow_current
  From               : implementation.prects.block_start
  To                 : implementation.prects.schedule_prects_report_prects
  Top directory      : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
  Working directory  : .
  Starting database  : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2
  Run tag            : 
  Branch name        : 
  Metrics file       : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.metrics.d/prects_2
  Status file        : /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/flow.status.d/prects_2
reading previous metrics...
Sourcing flow scripts...
Sourcing flow scripts done.
Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.pre
#% Begin load design ... (date=10/10 16:05:03, mem=2092.9M)
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
**WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
Loading design 'top_lvl' saved by 'Innovus' '25.11-s102_1' on 'Fri Oct 10 16:03:30 2025'.
**ERROR: (IMPOAX-124):	OpenAccess (OA) shared library installation is older than the one that was used to build this Innovus version. For using the OA installation built and tested with this Innovus version, unset the shell variable OA_HOME. For using 'p010' or higher version of OA, reset OA_HOME to point to that installation.
Type 'man IMPOAX-124' for more detail.
**ERROR: (IMPOAX-332):	Failed to initialize OpenAccess (OA) database. OA related commands cannot be run in this session. Confirm that the OA shared library is installed and OA_HOME is set correctly. Typically the OA_HOME environment variable should not be set.
Type 'man IMPOAX-332' for more detail.
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
Read 109 cells in library 'sky130_tt_1.8_25' 
Reading tt_v1.8_25C timing library '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.tlef ...

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_scl_9T.lef ...
Set DBUPerIGU to M2 pitch 460.

Loading LEF file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
**WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/viewDefinition.tcl
% Begin Load netlist data ... (date=10/10 16:05:06, mem=2110.7M)
*** Begin netlist parsing (mem=2110.7M) ***
Created 110 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.v.bin'

*** Memory Usage v#1 (Current mem = 2118.762M, initial mem = 944.137M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2118.8M) ***
% End Load netlist data ... (date=10/10 16:05:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2118.7M, current mem=2118.7M)
Top level cell is top_lvl.
Hooked 110 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top_lvl ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 119 modules.
** info: there are 840 stdCell insts.
** info: there are 840 stdCell insts with at least one signal pin.
** info: there are 2 macros.

*** Memory Usage v#1 (Current mem = 2148.918M, initial mem = 944.137M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
Loading preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/gui.pref.tcl ...
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.gz (mem = 2445.6M).
% Begin Load floorplan data ... (date=10/10 16:05:08, mem=2445.6M)
*info: reset 1316 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 1025800 1301800)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.fp.spr.gz (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:28 2025, version: 1)
Convert 0 swires and 0 svias from compressed groups
145 swires and 314 svias were compressed
145 swires and 76 svias were decompressed from small or sparse groups
Ending "Read special route file" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.5M, current mem=2447.5M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Delete all existing relative floorplan constraints.
% End Load floorplan data ... (date=10/10 16:05:08, total cpu=0:00:00.1, real=0:00:00.0, peak res=2447.9M, current mem=2447.9M)
Reading congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.congmap.gz ...
% Begin Load SymbolTable ... (date=10/10 16:05:08, mem=2448.0M)
% End Load SymbolTable ... (date=10/10 16:05:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=2448.4M, current mem=2448.4M)
Loading place ...
% Begin Load placement data ... (date=10/10 16:05:08, mem=2448.4M)
Reading placement file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2448.4M) ***
Total net length = 2.975e+03 (8.352e+02 2.140e+03) (ext = 1.961e+03)
% End Load placement data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2448.6M, current mem=2448.6M)
Reading PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Fri Oct 10 16:03:28 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2449.1M) ***
% Begin Load routing data ... (date=10/10 16:05:09, mem=2448.9M)
Reading routing file - /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.route.gz.
Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:03:29 2025 Format: 23.1) ...
*** Total 1278 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2450.0M) ***
% End Load routing data ... (date=10/10 16:05:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=2450.0M, current mem=2449.1M)
Loading Drc markers ...
... 404 markers are loaded ...
... 0 geometry drc markers are loaded ...
... 0 antenna drc markers are loaded ...
TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2452.1M) ***
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
Change floorplan default-technical-site to 'CoreSite'.
Loading preRoute extraction data from directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/extraction/' ...
Extraction setup Started for TopCell top_lvl 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Loading preRoute extracted patterns from file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl.techData.gz' ...
Completed (cpu: 0:00:00.3 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: tt_v1.8_25C_Nominal_25_func
    RC-Corner Name        : Nominal_25C
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/libs/mmmc/Nominal_25C/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=10/10 16:05:10, mem=2468.0M)
source /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/floorplan.enc_2/top_lvl_power_constraints.tcl
% End Load power constraints ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=2468.6M, current mem=2468.6M)
ff_v1.98_0C_Nominal_25 tt_v1.8_25C_Nominal_25 ss_v1.62_125C_Nominal_25
% Begin load AAE data ... (date=10/10 16:05:10, mem=2503.2M)
% End load AAE data ... (date=10/10 16:05:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=2503.2M, current mem=2503.2M)
Restoring CCOpt config...
Restoring CCOpt config done.
Total number of combinational cells: 87
Total number of sequential cells: 19
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
Total number of usable inverters: 9
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
timing_aocv_enable_gba_combine_launch_capture
timing_enable_backward_compatible_latch_thru_mt_mode
#% End load design ... (date=10/10 16:05:11, total cpu=0:00:06.5, real=0:00:08.0, peak res=2533.7M, current mem=2504.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
ERROR     IMPOAX-124           1  OpenAccess (OA) shared library installat...
ERROR     IMPOAX-332           1  Failed to initialize OpenAccess (OA) dat...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 143 warning(s), 2 error(s)

UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   read_db
Sourcing flow scripts...
Sourcing flow scripts done.
reading previous metrics...
Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
#@ Begin verbose flow_step activate_views
@flow 2: apply {{} {
    set db [get_db flow_starting_db]
    set flow [lindex [get_db flow_hier_path] end]
    set setup_views [get_feature -obj $flow setup_views]
    set hold_views [get_feature -obj $flow hold_views]
    set leakage_view [get_feature -obj $flow leakage_view]
    set dynamic_view [get_feature -obj $flow dynamic_view]
  
    if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
      #- use read_db args for DB types and set_analysis_views for TCL
      if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
        set cmd "set_analysis_view"
        if {$setup_views ne ""} {
          append cmd " -setup [list $setup_views]"
        } else {
          append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold [list $hold_views]"
        } else {
          append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage [list $leakage_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
            append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
          }
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic [list $dynamic_view]"
        } else {
          if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
            append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
          }
        }
        eval $cmd
      } elseif {[llength [get_db analysis_views]] == 0} {
        set cmd "set_flowkit_read_db_args"
        if {$setup_views ne ""} {
          append cmd " -setup_views [list $setup_views]"
        }
        if {$hold_views ne ""} {
          append cmd " -hold_views [list $hold_views]"
        }
        if {$leakage_view ne ""} {
          append cmd " -leakage_view [list $leakage_view]"
        }
        if {$dynamic_view ne ""} {
          append cmd " -dynamic_view [list $dynamic_view]"
        }
        eval $cmd
      } else {
      }
    }
  }}
#@ End verbose flow_step activate_views
#@ Begin verbose flow_step init_mcpu
@flow 2: apply {{} {
    # Multi host/cpu attributes
    #-----------------------------------------------------------------------------
    # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
    # the specified dist script.  This connects the number of CPUs being reserved
    # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
    # a typical environment variable exported by distribution platforms and is
    # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
    if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
      set max_cpus $::env(FLOWTOOL_NUM_CPUS)
    } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
      set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
    } else {
      set max_cpus 1
    }
    switch -glob [get_db program_short_name] {
      default       {}
      joules*       -
      genus*        -
      innovus*      -
      tempus*       -
      voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
    }
if {[get_feature opt_signoff]} {
      if {[is_flow -inside flow:opt_signoff]} {
        set_multi_cpu_usage -verbose -remote_host 1
        set_multi_cpu_usage -verbose -cpu_per_remote_host 16
        set_distributed_hosts -local
      }
}
  }}
set_multi_cpu_usage -local_cpu 1
#@ End verbose flow_step init_mcpu
End steps for plugin point Cadence.plugin.flowkit.read_db.post
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_flow
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   prects
#@ Begin verbose flow_step implementation.prects.block_start
@@flow 2: set_db flow_write_db_common false
#@ End verbose flow_step implementation.prects.block_start
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          46.34             50                                      block_start
#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
@flow 2: if {[get_feature report_lec]} {...}
@flow 8: # Design attributes  [get_db -category design]
@flow 9: #-------------------------------------------------------------------------------
@@flow 10: set_db design_process_node 130
**WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
@@flow 11: set_db design_top_routing_layer met5
@@flow 12: set_db design_bottom_routing_layer met1
@@flow 13: set_db design_flow_effort standard
@@flow 14: set_db design_power_effort none
@flow 16: # Timing attributes  [get_db -category timing && delaycalc]
@flow 17: #-------------------------------------------------------------------------------
@@flow 18: set_db timing_analysis_cppr           both
@@flow 19: set_db timing_analysis_type           ocv
@@flow 20: set_db timing_analysis_aocv 0
@@flow 21: set_db timing_analysis_socv 0
@flow 22: if {[get_feature report_pba]} {...}
@flow 26: # Extraction attributes  [get_db -category extract_rc]
@flow 27: #-------------------------------------------------------------------------------
@flow 28: if {[is_flow -after route.block_finish]} {...}
@flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
@flow 34: #-------------------------------------------------------------------------------
@@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
@flow 37: # Optimization attributes  [get_db -category opt]
@flow 38: #-------------------------------------------------------------------------------
@@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
@@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
@flow 42: # Clock attributes  [get_db -category cts]
@flow 43: #-------------------------------------------------------------------------------
@@flow 44: set_db cts_target_skew auto
@@flow 45: set_db cts_target_max_transition_time_top 100
@@flow 46: set_db cts_target_max_transition_time_trunk 100
@@flow 47: set_db cts_target_max_transition_time_leaf 100
@@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
@@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@@flow 51: set_db cts_clock_gating_cells ICGX1
@@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
@flow 54: # Filler attributes  [get_db -category add_fillers]
@flow 55: #-------------------------------------------------------------------------------
@@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
@flow 58: # Routing attributes  [get_db -category route]
@flow 59: #-------------------------------------------------------------------------------
#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.63              5                                      init_innovus_yaml
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   init_innovus
#@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_user
@flow 2: # Timing attributes  [get_db -category timing && delaycalc]
@flow 3: #-----------------------------------------------------------------------------
@flow 5: # Extraction attributes  [get_db -category extract_rc]
@flow 6: #-----------------------------------------------------------------------------
@flow 8: # Floorplan attributes  [get_db -category floorplan]
@flow 9: #-----------------------------------------------------------------------------
@@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
@flow 12: # Placement attributes  [get_db -category place]
@flow 13: #-----------------------------------------------------------------------------
@flow 15: # Optimization attributes  [get_db -category opt]
@flow 16: #-----------------------------------------------------------------------------
@flow 18: # Clock attributes  [get_db -category cts]
@flow 19: #-----------------------------------------------------------------------------
@flow 21: # Routing attributes  [get_db -category route]
@flow 22: #-----------------------------------------------------------------------------
#@ End verbose flow_step implementation.prects.init_innovus.init_innovus_user
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.08              6                                      init_innovus_user
#@ Begin verbose flow_step implementation.prects.add_clock_spec
@flow 2: #- automatically create clock spec if one is not available
@flow 3: if {[llength [get_db clock_trees]] == 0} {
@@flow 4: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): func
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for core_clock...
  clock_tree core_clock contains 90 sinks and 0 clock gates.
Extracting original clock gating for core_clock done.
The skew group core_clock/func was created. It contains 90 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@flow 5: }
#@ End verbose flow_step implementation.prects.add_clock_spec
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.95              6                                      add_clock_spec
#@ Begin verbose flow_step implementation.prects.add_clock_route_types
@flow 2: #- define route_types and/or route_rules
@flow 3: #create_route_type -name cts_top   < PLACEHOLDER: CLOCK TOP ROUTE RULE >
@flow 4: #create_route_type -name cts_trunk < PLACEHOLDER: CLOCK TRUNK ROUTE RULE >
@flow 5: #create_route_type -name cts_leaf  < PLACEHOLDER: CLOCK LEAF ROUTE RULE >
@@flow 7: set_db cts_route_type_top  default
@@flow 8: set_db cts_route_type_trunk default
@@flow 9: set_db cts_route_type_leaf  default
#@ End verbose flow_step implementation.prects.add_clock_route_types
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.28              5                                      add_clock_route_types
#@ Begin verbose flow_step implementation.prects.commit_route_types
@flow 2: #- assign route_types to clock nets
@@flow 3: commit_clock_tree_route_attributes
(commit_clock_tree_route_attributes): Committed routing attributes to 1 clock nets from 1 route_types.
#@ End verbose flow_step implementation.prects.commit_route_types
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.23              5                                      commit_route_types
#@ Begin verbose flow_step implementation.prects.run_place_opt
@flow 2: #- perform global placement and ideal clock setup optimization
@@flow 3: place_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
#% Begin place_opt_design (date=10/10 16:05:48, mem=2688.7M)
**INFO: User settings:
setAnalysisMode -monteCarlo                         false
setDelayCalMode -engine                             aae
design_bottom_routing_layer                         met1
design_flow_effort                                  standard
design_power_effort                                 none
design_process_node                                 130
design_top_routing_layer                            met5
extract_rc_assume_metal_fill                        0.0
extract_rc_coupling_cap_threshold                   0.4
extract_rc_engine                                   pre_route
extract_rc_pre_place_site_size                      4.6
extract_rc_pre_place_wire_length_slope              1.9
extract_rc_pre_place_wire_length_y0                 2.0
extract_rc_relative_cap_threshold                   1.0
extract_rc_shrink_factor                            1.0
extract_rc_total_cap_threshold                      0.0
multibit_aware_seq_mapping                          auto
opt_leakage_to_dynamic_ratio                        0.5
opt_multi_bit_flop_name_prefix                      CDN_MBIT_
opt_multi_bit_flop_name_separator                   _MB_
opt_new_inst_prefix                                 prects_
setActiveLogicViewMode -keepHighFanoutCriticalInsts false
getAnalysisMode -monteCarlo                         false
getDelayCalMode -engine                             aae
getImportMode -config                               true
get_power_analysis_mode -honor_net_activity_for_tcf false
get_power_analysis_mode -honor_sublevel_activity    true
getAnalysisMode -monteCarlo                         false
Info: Logic Synthesis step was not run from RTL in this session / on this DB.
Info: Synthesize design with physical option was not run earlier in this session / on this DB.
Info: place_opt_design is not being run for the first time in this session
Info: place_opt_design has been started with standard effort
Checking for testpoints in the design....
Info: There is no testpoint present in the design. Skipping physical test point optimization.

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:18.6/0:01:22.5 (1.0), mem = 2689.0M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
#optDebug: fT-E <X 2 3 1 0>
**WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
Type 'man IMPSP-362' for more detail.
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.7/0:01:22.6 (1.0), mem = 2714.6M
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Starting delete buffer tree (mem=2715.5M) ***

Buffer/Inverters difference: -80
*** Finished delete buffer tree (cpu=0:00:00.2 real=0:00:00.0 mem=2721.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**Info: 'set_db add_tieoffs_cells' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
  Deleted 0 logical insts of cell TIEHI
  Deleted 0 logical insts of cell TIELO
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 674 (75.4%) nets
3		: 157 (17.6%) nets
4     -	14	: 54 (6.0%) nets
15    -	39	: 1 (0.1%) nets
40    -	79	: 6 (0.7%) nets
80    -	159	: 2 (0.2%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=760 (0 fixed + 760 movable) #buf cell=0 #inv cell=57 #block=2 (0 floating + 2 preplaced)
#ioInst=0 #net=894 #term=2742 #term/net=3.07, #fixedIo=0, #floatIo=0, #fixedPin=38, #floatPin=0
stdCell: 760 single + 0 double + 0 multi
Total standard cell length = 3.3322 (mm), area = 0.0138 (mm^2)
Average module density = 0.022.
Density for the design = 0.022.
       = stdcell_area 7244 sites (13795 um^2) / alloc_area 329626 sites (627740 um^2).
Pin Density = 0.004352.
            = total # of pins 2742 / total area 630000.
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 9 
Iteration  1: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
              Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
Iteration  2: Total net bbox = 1.202e+05 (4.24e+04 7.78e+04)
              Est.  stn bbox = 1.273e+05 (4.59e+04 8.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2756.0M
*** Finished SKP initialization (cpu=0:00:00.8, real=0:00:01.0)***
SKP will use view:
  tt_v1.8_25C_Nominal_25_func
Iteration  3: Total net bbox = 1.024e+05 (3.28e+04 6.96e+04)
              Est.  stn bbox = 1.130e+05 (3.87e+04 7.43e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 2777.1M
Iteration  4: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
              Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
Iteration  5: Total net bbox = 9.876e+04 (3.17e+04 6.70e+04)
              Est.  stn bbox = 1.084e+05 (3.74e+04 7.10e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.4M
Iteration  6: Total net bbox = 9.375e+04 (2.94e+04 6.44e+04)
              Est.  stn bbox = 1.025e+05 (3.47e+04 6.78e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2779.3M

Iteration  7: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
              Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
Iteration  8: Total net bbox = 9.493e+04 (3.05e+04 6.44e+04)
              Est.  stn bbox = 1.038e+05 (3.59e+04 6.79e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2779.3M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.68 MB )
Iteration  9: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
              Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 2785.8M
Iteration 10: Total net bbox = 9.371e+04 (2.96e+04 6.41e+04)
              Est.  stn bbox = 1.024e+05 (3.50e+04 6.74e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2785.8M
Iteration 11: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
              Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2787.6M
Iteration 12: Total net bbox = 9.347e+04 (2.94e+04 6.41e+04)
              Est.  stn bbox = 1.022e+05 (3.47e+04 6.75e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2787.6M
Iteration 13: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
              Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2792.0M
Iteration 14: Total net bbox = 9.361e+04 (2.91e+04 6.45e+04)
              Est.  stn bbox = 1.028e+05 (3.48e+04 6.80e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2792.0M
Iteration 15: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
              Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 2795.6M
Iteration 16: Total net bbox = 9.533e+04 (2.96e+04 6.57e+04)
              Est.  stn bbox = 1.047e+05 (3.55e+04 6.92e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2795.6M
Finished Global Placement (cpu=0:00:03.7, real=0:00:05.0, mem=2795.6M)
0 delay mode for cte disabled.
Info: 0 clock gating cells identified, 0 (on average) moved 0/8
**INFO user setting to run inv-resyn!
*** Starting nbf detetable inverters collection (mem=2794.7M) ***
*** Finished nbf detetable inverters collection (cpu=0:00:00.1 real=0:00:00.0 mem=2778.9M) ***
INV-Resyn: there are 57 deletable inverters
[Inverter Restructure]: Starting analysis of design 'top_lvl' of instances=762 and nets=1246.
[Inverter Restructure]: Found 1138 root-nets and 57 deletable inverters for buffering analysis.
[Inverter Restructure]: minFanout is 5
inv-resyn real minFanout is 5
[Inverter Restructure]: Exp #added inverter: 14
ratio is 0.12281 
NBF resyn would process 7 inverters
INV-Resyn: the clusterSize is: 50, and the hpwlLimit is: 414000 (100, 4140)
*** Starting nbf clustering (mem=2778.9M) ***
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 

Buffer/Inverters difference: 8
Number of created clusters: 22
*** Finished nbf clustering (cpu=0:00:00.7 real=0:00:01.0 mem=2837.6M) ***
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting place_detail (0:01:24 mem=2837.6M) ***
Total net bbox length = 9.610e+04 (3.017e+04 6.593e+04) (ext = 2.696e+04)
Move report: Detail placement moved 768 insts, mean move: 1.80 um, max move: 37.31 um 
	Max move on inst (prects_FE_DBTC27_u_ctrl_state_2): (457.71, 215.81) --> (491.28, 212.06)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
Summary Report:
Instances moved: 768 (out of 768 movable)
Instances flipped: 0
Mean displacement: 1.80 um
Max displacement: 37.31 um (Instance: prects_FE_DBTC27_u_ctrl_state_2) (457.712, 215.807) -> (491.28, 212.06)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 9.487e+04 (2.883e+04 6.605e+04) (ext = 2.699e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2845.3MB
*** Finished place_detail (0:01:24 mem=2845.3M) ***
*** Finished Initial Placement (cpu=0:00:04.9, real=0:00:06.0, mem=2839.5M) ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  tt_v1.8_25C_Nominal_25_func
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 11967
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 902 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)    901 
[NR-eGR]   1                 1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
[NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.01% H + 0.01% V. EstWL: 1.352538e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-4)             (5-8)            (9-10)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        23( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    met2 ( 2)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       543( 1.22%)        12( 0.03%)         2( 0.00%)   ( 1.25%) 
[NR-eGR]    met4 ( 4)       126( 0.29%)         0( 0.00%)         0( 0.00%)   ( 0.29%) 
[NR-eGR]    met5 ( 5)        23( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       716( 0.31%)        12( 0.01%)         2( 0.00%)   ( 0.32%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.14% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.42 sec, Real: 0.56 sec, Curr Mem: 2.74 MB )
Early Global Route congestion estimation runtime: 0.56 seconds, mem = 2851.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2817um, number of vias: 261
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          3853  2835 
[NR-eGR]  met2  (2V)         45817  1905 
[NR-eGR]  met3  (3H)         60461   530 
[NR-eGR]  met4  (4V)         24247   292 
[NR-eGR]  met5  (5H)          2306     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       136684  5562 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 94873um
[NR-eGR] Total length: 136684um, number of vias: 5562
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.05 seconds, mem = 2854.7M
Tdgp not enabled or already been cleared! skip clearing

*** Finished incrementalPlace (cpu=0:00:00.5, real=0:00:01.0)***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 7.14% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:0:6
***** Total real time  0:0:8
Tdgp not enabled or already been cleared! skip clearing
**place_design ... cpu = 0: 0: 6, real = 0: 0: 8, mem = 2850.3M **
AAE DB initialization (MEM=2864.929688 CPU=0:00:00.0 REAL=0:00:00.0) 
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           7.24              9                                      place_design
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.3/0:00:08.9 (0.8), totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.3M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2866.5M, totSessionCpu=0:01:26 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.0/0:01:31.5 (0.9), mem = 2866.5M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
AAE DB initialization (MEM=2878.628906 CPU=0:00:00.0 REAL=0:00:00.0) 
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
      (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:36, mem = 2869.9M, totSessionCpu=0:01:27 **
#optDebug: { P: 130 W: 7201 FE: standard PE: none LDR: 0.5}
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Include MVT Delays for Hold Opt
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Started Early Global Route ( Curr Mem: 2.75 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.75 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 11967
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 902 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)    901 
[NR-eGR]   1                 1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.736540e+03um
[NR-eGR] Layer group 2: route 901 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.04% H + 0.01% V. EstWL: 1.359617e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        19( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]    met2 ( 2)         7( 0.02%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR]    met3 ( 3)       330( 0.74%)       115( 0.26%)         8( 0.02%)         2( 0.00%)   ( 1.02%) 
[NR-eGR]    met4 ( 4)       118( 0.27%)         4( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]    met5 ( 5)        33( 0.06%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]        Total       507( 0.22%)       119( 0.05%)         8( 0.00%)         2( 0.00%)   ( 0.28%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.18% H + 0.02% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2816um, number of vias: 266
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          3783  2855 
[NR-eGR]  met2  (2V)         44373  1928 
[NR-eGR]  met3  (3H)         60882   545 
[NR-eGR]  met4  (4V)         25348   283 
[NR-eGR]  met5  (5H)          3092     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       137478  5611 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 94873um
[NR-eGR] Total length: 137478um, number of vias: 5611
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.76 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.46 sec, Real: 0.62 sec, Curr Mem: 2.75 MB )
Extraction called for design 'top_lvl' of instances=770 and nets=1254 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2872.746M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2912.78)
Total number of fetched objects 1204
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2949.53 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2940.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:01:29 mem=2949.7M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.599  |
|           TNS (ns):| -9.405  |
|    Violating Paths:|   28    |
|          All Paths:|   120   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     92 (92)      |   -0.273   |     92 (92)      |
|   max_tran     |     67 (549)     |   -2.105   |     67 (549)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.199%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:39, mem = 2943.9M, totSessionCpu=0:01:29 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:03.2/0:00:38.6 (0.1), totSession cpu/real = 0:01:29.3/0:02:10.2 (0.7), mem = 2943.9M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
*** Starting optimizing excluded clock nets MEM= 2944.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2944.6M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:29.4/0:02:10.3 (0.7), mem = 2944.6M
The useful skew maximum allowed delay is: 0.26
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.6/0:02:10.5 (0.7), mem = 2948.3M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 7 candidate Buffer cells
*info: There are 9 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.4/0:02:11.3 (0.7), mem = 2948.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:11.5 (0.7), mem = 2948.6M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:31.0/0:02:12.0 (0.7), mem = 2949.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
[GPS-DRV] number of DCLS groups: 0; maxIter: 2
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.3/0:02:12.2 (0.7), mem = 2949.6M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    73|   575|    -2.11|   102|   102|    -0.28|     0|     0|     0|     0|    -0.60|    -9.40|       0|       0|       0|  2.20%|          |         |
|    48|    60|    -0.07|     6|     6|    -0.03|     0|     0|     0|     0|    -0.24|    -2.63|     165|      10|      14|  2.53%| 0:00:01.0|  2978.0M|
|    36|    36|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|    -2.71|       1|       0|      19|  2.57%| 0:00:00.0|  2978.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 28 net(s) have violations which can't be fixed by DRV optimization.

*info: Total 8 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2978.2M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:01:33.3/0:02:14.3 (0.7), mem = 2966.1M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:07, real = 0:00:43, mem = 2966.1M, totSessionCpu=0:01:33 **

Active setup views:
 tt_v1.8_25C_Nominal_25_func
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.5/0:02:14.5 (0.7), mem = 2966.2M
*info: 1 clock net excluded
*info: 48 no-driver nets excluded.
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** GigaOpt Global Opt WNS Slack -0.240  TNS Slack -2.714 
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.240|  -2.714|    2.57%|   0:00:00.0| 2967.2M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
|  -0.239|  -2.670|    2.57%|   0:00:00.0| 2972.5M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_r_ptr_reg[8]/D              |
|  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
|  -0.166|  -0.787|    2.57%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
|  -0.114|  -0.416|    2.58%|   0:00:00.0| 2973.7M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[8]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:01.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.1M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.046|  -0.092|    2.58%|   0:00:00.0| 2974.3M|tt_v1.8_25C_Nominal_25_func|  default| u_ctrl_w_ptr_reg[6]/SI             |
+--------+--------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=2974.3M) ***
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.046  TNS Slack -0.092 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:35.2/0:02:16.1 (0.7), mem = 2963.3M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.046
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.5/0:02:16.5 (0.7), mem = 2961.4M
Reclaim Optimization WNS Slack -0.046  TNS Slack -0.092 Density 2.58
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.58%|        -|  -0.046|  -0.092|   0:00:00.0| 2965.5M|
|    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
|    2.58%|        0|  -0.046|  -0.092|   0:00:00.0| 2966.3M|
|    2.53%|       29|  -0.046|  -0.092|   0:00:01.0| 2967.7M|
|    2.47%|       62|  -0.030|  -0.046|   0:00:01.0| 2968.4M|
|    2.47%|       10|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
|    2.47%|        2|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
|    2.47%|        0|  -0.022|  -0.029|   0:00:01.0| 2968.7M|
|    2.47%|        0|  -0.022|  -0.029|   0:00:00.0| 2968.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.022  TNS Slack -0.029 Density 2.47
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.4) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 0:01:40.0/0:02:21.0 (0.7), mem = 2968.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=2966.15M, totSessionCpu=0:01:40).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:40.2/0:02:21.2 (0.7), mem = 2966.1M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  tt_v1.8_25C_Nominal_25_func
**WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
Type 'man IMPPTN-1250' for more detail.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.77 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 24552 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 13531
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1054 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   1053 
[NR-eGR]   1                 1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.21% V. EstWL: 2.740680e+03um
[NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.03% H + 0.01% V. EstWL: 1.372327e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       247( 0.55%)        34( 0.08%)         3( 0.01%)   ( 0.64%) 
[NR-eGR]    met4 ( 4)       115( 0.27%)         2( 0.00%)         0( 0.00%)   ( 0.27%) 
[NR-eGR]    met5 ( 5)         3( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       386( 0.17%)        36( 0.02%)         3( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.12% H + 0.01% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.60 sec, Curr Mem: 2.78 MB )
Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2972.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
SKP will use view:
  tt_v1.8_25C_Nominal_25_func
Iteration  7: Total net bbox = 9.526e+04 (3.07e+04 6.45e+04)
              Est.  stn bbox = 1.033e+05 (3.62e+04 6.71e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 2992.5M
Iteration  8: Total net bbox = 9.597e+04 (3.07e+04 6.52e+04)
              Est.  stn bbox = 1.042e+05 (3.63e+04 6.79e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 2992.4M
Iteration  9: Total net bbox = 9.651e+04 (3.07e+04 6.58e+04)
              Est.  stn bbox = 1.049e+05 (3.64e+04 6.85e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2993.4M
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.84 MB )
Iteration 10: Total net bbox = 9.809e+04 (3.14e+04 6.67e+04)
              Est.  stn bbox = 1.065e+05 (3.71e+04 6.94e+04)
              cpu = 0:00:04.3 real = 0:00:04.0 mem = 3027.1M
Iteration 11: Total net bbox = 1.001e+05 (3.30e+04 6.72e+04)
              Est.  stn bbox = 1.087e+05 (3.87e+04 7.00e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 2994.9M
Move report: Timing Driven Placement moved 920 insts, mean move: 32.77 um, max move: 384.53 um 
	Max move on inst (prects_FE_OFC183_n_446): (164.22, 431.48) --> (341.14, 639.09)

Finished Incremental Placement (cpu=0:00:07.5, real=0:00:07.0, mem=2994.3M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting place_detail (0:01:48 mem=2985.9M) ***
Total net bbox length = 1.009e+05 (3.364e+04 6.727e+04) (ext = 2.629e+04)
Move report: Detail placement moved 920 insts, mean move: 1.44 um, max move: 29.12 um 
	Max move on inst (prects_FE_OFC166_n_589): (192.52, 648.51) --> (219.88, 646.76)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
Summary Report:
Instances moved: 920 (out of 920 movable)
Instances flipped: 0
Mean displacement: 1.44 um
Max displacement: 29.12 um (Instance: prects_FE_OFC166_n_589) (192.517, 648.514) -> (219.88, 646.76)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: BUFX2
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 9.948e+04 (3.225e+04 6.723e+04) (ext = 2.627e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2992.3MB
*** Finished place_detail (0:01:48 mem=2992.3M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] met1 has single uniform track structure
[NR-eGR] met2 has single uniform track structure
[NR-eGR] met3 has single uniform track structure
[NR-eGR] met4 has single uniform track structure
[NR-eGR] met5 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 8
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 13531
[NR-eGR] #PG Blockages       : 24552
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1054 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   1053 
[NR-eGR]   1                 1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 2.719980e+03um
[NR-eGR] Layer group 2: route 1053 net(s) in layer range [1, 5]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.381311e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]    met1 ( 1)        21( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    met3 ( 3)       323( 0.72%)        38( 0.09%)         3( 0.01%)   ( 0.82%) 
[NR-eGR]    met4 ( 4)        26( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]    met5 ( 5)        20( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total       390( 0.17%)        39( 0.02%)         3( 0.00%)   ( 0.19%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.13% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.41 sec, Real: 0.54 sec, Curr Mem: 2.81 MB )
Early Global Route congestion estimation runtime: 0.55 seconds, mem = 2986.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2805um, number of vias: 269
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]               Length (um)  Vias 
[NR-eGR] --------------------------------
[NR-eGR]  met1  (1H)          4312  3106 
[NR-eGR]  met2  (2V)         48269  2194 
[NR-eGR]  met3  (3H)         60998   540 
[NR-eGR]  met4  (4V)         22903   265 
[NR-eGR]  met5  (5H)          3064     0 
[NR-eGR] --------------------------------
[NR-eGR]        Total       139547  6105 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 99475um
[NR-eGR] Total length: 139547um, number of vias: 6105
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.16 seconds, mem = 2924.3M
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.26 |          0.26 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.26, normalized total congestion hotspot area = 0.26 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |   299.00   597.08   365.24   663.32 |        0.26   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.8, real=0:00:09.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2913.9M)
Extraction called for design 'top_lvl' of instances=922 and nets=1406 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2914.246M)
**opt_design ... cpu = 0:00:23, real = 0:00:59, mem = 2914.1M, totSessionCpu=0:01:49 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2958.02)
Total number of fetched objects 1356
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2973.45 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2973.45 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:50 mem=2973.4M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:11.4 (0.9), totSession cpu/real = 0:01:50.2/0:02:32.5 (0.7), mem = 2964.2M
Begin: GigaOpt DRV Optimization
[GPS-DRV] number of DCLS groups: 0; maxIter: 2
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:50.3/0:02:32.6 (0.7), mem = 2964.9M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    46|    57|    -0.44|    10|    10|    -0.10|     0|     0|     0|     0|    -0.09|    -0.39|       0|       0|       0|  2.47%|          |         |
|    33|    33|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|      42|       4|      33|  2.55%| 0:00:00.0|  2984.8M|
|     9|     9|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       7|       0|      29|  2.65%| 0:00:01.0|  2989.5M|
|     3|     3|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.39|       2|       0|       4|  2.68%| 0:00:00.0|  2989.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the gain is not enough.

SingleBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2989.5M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:51.9/0:02:34.2 (0.7), mem = 2967.8M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98

OptSummary:

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=2967.8M)
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.087  | -0.087  |  0.004  |
|           TNS (ns):| -0.392  | -0.392  |  0.000  |
|    Violating Paths:|   14    |   14    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.674%
Routing Overflow: 0.13% H and 0.00% V
------------------------------------------------------------------
**opt_design ... cpu = 0:00:26, real = 0:01:03, mem = 2967.8M, totSessionCpu=0:01:52 **
*** Timing NOT met, worst failing slack is -0.087
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:52.4/0:02:34.7 (0.7), mem = 2971.1M
*info: 1 clock net excluded
*info: 48 no-driver nets excluded.
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.392 Density 2.68
OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.004| 0.000|
|reg2reg   |-0.087|-0.392|
|HEPG      |-0.087|-0.392|
|All Paths |-0.087|-0.392|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.087|   -0.087|  -0.392|   -0.392|    2.68%|   0:00:00.0| 2964.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
|  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:01.0| 2981.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.6 real=0:00:01.0 mem=2981.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   |-0.021|-0.021|
|HEPG      |-0.021|-0.021|
|All Paths |-0.021|-0.024|
+----------+------+------+

*** Finished re-routing un-routed nets (2982.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2982.3M) ***
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   |-0.021|-0.021|
|HEPG      |-0.021|-0.021|
|All Paths |-0.021|-0.024|
+----------+------+------+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2982.3M) ***

*** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:01:54.4/0:02:36.7 (0.7), mem = 2969.3M
End: GigaOpt Optimization in TNS mode
*** Timing NOT met, worst failing slack is -0.021
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:54.7/0:02:37.1 (0.7), mem = 2968.4M
*info: 1 clock net excluded
*info: 48 no-driver nets excluded.
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
** GigaOpt Optimizer WNS Slack -0.021 TNS Slack -0.024 Density 2.69
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.003|-0.003|
|reg2reg   |-0.021|-0.021|
|HEPG      |-0.021|-0.021|
|All Paths |-0.021|-0.024|
+----------+------+------+

Active Path Group: reg2reg  
Info: pruned 4 cells for critical region restructuring (50% target).
Info: initial physical memory for 2 CRR processes is 939.52MB.
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|             End Point              |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+
|  -0.021|   -0.021|  -0.021|   -0.024|    2.69%|   0:00:00.0| 2970.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[8]/SI             |
|   0.007|    0.007|   0.000|    0.000|    2.71%|   0:00:04.0| 2991.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[6]/SI             |
|   0.014|    0.014|   0.000|    0.000|    2.70%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.016|    0.016|   0.000|    0.000|    2.71%|   0:00:01.0| 2992.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.020|    0.020|   0.000|    0.000|    2.71%|   0:00:01.0| 2993.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.037|    0.037|   0.000|    0.000|    2.72%|   0:00:00.0| 2993.3M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.037|    0.037|   0.000|    0.000|    2.73%|   0:00:05.0| 2995.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
|   0.046|    0.046|   0.000|    0.000|    2.73%|   0:00:00.0| 2997.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| u_ctrl_w_ptr_reg[5]/SI             |
+--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.6 real=0:00:12.0 mem=2997.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:18.0 mem=2997.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.227|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 2.73
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.227|0.000|
|reg2reg   |0.046|0.000|
|HEPG      |0.046|0.000|
|All Paths |0.046|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

*** Finish pre-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:20.0 mem=2997.9M) ***

*** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:20.0 (0.7), totSession cpu/real = 0:02:07.8/0:02:57.0 (0.7), mem = 2970.8M
End: GigaOpt Optimization in WNS mode
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:08.2/0:02:57.4 (0.7), mem = 2969.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.73
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.73%|        -|   0.000|   0.000|   0:00:00.0| 2969.8M|
|    2.64%|       56|   0.000|   0.000|   0:00:03.0| 3004.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.64
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.4) (real = 0:00:03.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:10.8/0:02:59.9 (0.7), mem = 3004.9M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2970.02M, totSessionCpu=0:02:11).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:11.2/0:03:00.3 (0.7), mem = 2970.0M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 2.64
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    2.64%|        -|   0.000|   0.000|   0:00:00.0| 2970.0M|
|    2.64%|        0|   0.000|   0.000|   0:00:00.0| 2970.7M|
|    2.57%|       33|   0.000|   0.000|   0:00:01.0| 2971.5M|
|    2.54%|       28|   0.000|   0.000|   0:00:01.0| 2972.7M|
|    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
|    2.54%|        0|   0.000|   0.000|   0:00:00.0| 2972.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 2.54
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
*** Finished re-routing un-routed nets (2972.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:01.0 mem=2972.7M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:13.6/0:03:02.8 (0.7), mem = 2972.7M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=2970.16M, totSessionCpu=0:02:14).
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:14.4/0:03:03.6 (0.7), mem = 2973.4M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
#InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    22|    24|    -0.65|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  2.54%|          |         |
|    17|    17|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|      25|       2|      13|  2.59%| 0:00:00.0|  2982.3M|
|     9|     9|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       3|       0|      13|  2.63%| 0:00:00.0|  2982.4M|
|     5|     5|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       2|       0|       2|  2.65%| 0:00:00.0|  2982.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+-------------+------------+----------+
|    Layer    |   CCOpt    |   Rule   |
+-------------+------------+----------+
| met3 (z=3)  |          1 | default  |
+-------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.

SingleBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because of the buffering solution introduces DRV degradation.

Resizing failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because no move is found.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2982.4M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:02:15.6/0:03:04.8 (0.7), mem = 2971.5M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping place_detail due to user configuration.
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Register exp ratio and priority group on 0 nets on 1396 nets : 

Active setup views:
 tt_v1.8_25C_Nominal_25_func
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top_lvl' of instances=962 and nets=1446 using extraction engine 'pre_route' .
pre_route RC Extraction called for design top_lvl.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2907.230M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view tt_v1.8_25C_Nominal_25_func:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top_lvl
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2952.29)
Total number of fetched objects 1396
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=2969.28 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2969.28 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:17 mem=2969.3M)
OPTC: user 20.0
Reported timing to dir debug
**opt_design ... cpu = 0:00:51, real = 0:01:36, mem = 2959.3M, totSessionCpu=0:02:18 **

OptSummary:

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 tt_v1.8_25C_Nominal_25_func 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.002  | -0.002  |  0.066  |
|           TNS (ns):| -0.004  | -0.004  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|   120   |   117   |   103   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 2.645%
Routing Overflow: 0.13% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -0.599 |           |       -9 |        2.20 |      |       | 0:00:02  |        2944 |   67 |  92 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:01  |        2949 |      |     |
| drv_fixing_2            |     0.000 |   -0.240 |         0 |       -3 |        2.57 |      |       | 0:00:02  |        2966 |   36 |   0 |
| global_opt              |           |   -0.046 |           |       -0 |        2.58 |      |       | 0:00:02  |        2963 |      |     |
| area_reclaiming         |     0.000 |   -0.022 |         0 |       -0 |        2.47 |      |       | 0:00:05  |        2966 |      |     |
| incremental_replacement |    -0.087 |   -0.087 |           |       -0 |             | 0.26 |  0.26 | 0:00:11  |        2973 |      |     |
| drv_fixing_3            |    -0.087 |   -0.087 |        -0 |       -0 |        2.67 |      |       | 0:00:02  |        2968 |    0 |   0 |
| tns_fixing              |    -0.021 |   -0.021 |        -0 |       -0 |        2.69 |      |       | 0:00:03  |        2982 |      |     |
| wns_fixing              |     0.046 |    0.046 |         0 |        0 |        2.73 |      |       | 0:00:20  |        2998 |      |     |
| area_reclaiming_2       |     0.002 |    0.002 |         0 |        0 |        2.64 |      |       | 0:00:03  |        2970 |      |     |
| area_reclaiming_3       |     0.000 |    0.000 |         0 |        0 |        2.54 |      |       | 0:00:03  |        2970 |      |     |
| drv_eco_fixing          |     0.000 |    0.000 |         0 |        0 |        2.65 |      |       | 0:00:02  |        2971 |    5 |   0 |
| legalization            |           |          |           |          |             |      |       | 0:00:00  |        2971 |      |     |
| final_summary           |    -0.002 |   -0.002 |           |       -0 |        2.65 |      |       | 0:00:03  |        2961 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
End: Collecting metrics
**opt_design ... cpu = 0:00:52, real = 0:01:38, mem = 2961.0M, totSessionCpu=0:02:18 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 949.54MB.
Info: Summary of CRR changes:
      - Timing transform commits:       1
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:01:00, real = 0:01:50, mem = 2905.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
*** Message Summary: 9 warning(s), 2 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:01:00.1/0:01:49.9 (0.5), totSession cpu/real = 0:02:18.7/0:03:12.4 (0.7), mem = 2905.1M
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   place_opt_design
#% End place_opt_design (date=10/10 16:07:38, total cpu=0:01:00, real=0:01:50, peak res=3028.7M, current mem=2905.1M)
#@ End verbose flow_step implementation.prects.run_place_opt
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          65.74            115         -0.004 ns         -0.002 ns  run_place_opt
#@ Begin verbose flow_step implementation.prects.block_finish
@flow 2: apply {{} {
    #- Make sure flow_report_name is reset from any reports executed during the flow
    set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
    #- Set DB for handoff to Innovus
    if {[is_flow -inside flow:syn_opt]} {
      set_db flow_write_db_common true
    }
  
    #- Set value for SPEF output file generation
    if {[get_db flow_branch] ne ""} {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
    } else {
      set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
    }
    set_db flow_spef_directory $out_dir
  
    #- Store non-default root attributes to metrics
    catch {report_obj -tcl} flow_root_config
    if {[dict exists $flow_root_config root:/]} {
      set flow_root_config [dict get $flow_root_config root:/]
    } elseif {[dict exists $flow_root_config root:]} {
      set flow_root_config [dict get $flow_root_config root:]
    } else {
    }
    foreach key [dict keys $flow_root_config] {
      if {[string length [dict get $flow_root_config $key]] > 200} {
        dict set flow_root_config $key "\[long value truncated\]"
      }
    }
    set_metric -name flow.root_config -value $flow_root_config
  }}
#@ End verbose flow_step implementation.prects.block_finish
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.13              5                                      block_finish
#% Begin save design ... (date=10/10 16:07:46, mem=2952.8M)
ff_v1.98_0C tt_v1.8_25C ss_v1.62_125C
Nominal_25C
% Begin Save ccopt configuration ... (date=10/10 16:07:46, mem=2952.8M)
% End Save ccopt configuration ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
% Begin Save netlist data ... (date=10/10 16:07:46, mem=2953.4M)
Writing Binary DB to /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.v.bin in single-threaded mode...
% End Save netlist data ... (date=10/10 16:07:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2953.4M, current mem=2953.4M)
Saving symbol-table file ...
Saving congestion map file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.route.congmap.gz ...
% Begin Save AAE data ... (date=10/10 16:07:46, mem=2953.7M)
Saving AAE Data ...
% End Save AAE data ... (date=10/10 16:07:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2955.9M, current mem=2955.9M)
Saving preference file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=10/10 16:07:49, mem=2953.4M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.0M, current mem=2954.0M)
Saving PG file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Fri Oct 10 16:07:49 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2954.0M) ***
*info - save blackBox cells to lef file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.bbox.lef
Saving Drc markers ...
... 404 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=10/10 16:07:49, mem=2954.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.3M, current mem=2954.3M)
% Begin Save routing data ... (date=10/10 16:07:49, mem=2954.3M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2955.4M) ***
% End Save routing data ... (date=10/10 16:07:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2954.4M, current mem=2954.4M)
Saving property file /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2957.5M) ***
Saving rc congestion map /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.congmap.gz ...
Saving preRoute extracted patterns in file '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/top_lvl.techData.gz' ...
Saving preRoute extraction data in directory '/nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs/prects.enc_2/extraction/' ...
% Begin Save power constraints data ... (date=10/10 16:07:50, mem=2957.7M)
% End Save power constraints data ... (date=10/10 16:07:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2957.7M, current mem=2957.7M)
Nominal_25C
Nominal_25C
Nominal_25C
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design prects.enc_2
#% End save design ... (date=10/10 16:07:52, total cpu=0:00:03.4, real=0:00:06.0, peak res=2968.4M, current mem=2968.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 3 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_db
#@ Begin verbose flow_step implementation.prects.write_output_screenshot
@flow 2: set inputstring [get_db flow_starting_db]
@flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
@flow 4: set filename [file tail $stepname]
@flow 5: set rootname [file rootname $filename]
@flow 6: set outfile "./output/screenshots/${rootname}.gif"
@flow 7: # Define the directory name
@flow 8: set dirName "output/screenshots"
@flow 10: # Check if the directory exists
@flow 11: if {![file exists $dirName]} {...
@flow 15: } else {
@flow 16: puts "Directory '$dirName' already exists."
Directory 'output/screenshots' already exists.
@flow 17: }
@@flow 18: write_to_gif $outfile
#@ End verbose flow_step implementation.prects.write_output_screenshot
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           5.97              6                                      write_output_screenshot
#@ Begin verbose flow_step implementation.prects.schedule_prects_report_prects
@@flow 2: schedule_flow -flow report_prects -include_in_metrics
#@ End verbose flow_step implementation.prects.schedule_prects_report_prects

Program version = 25.11-s102_1
Working directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design
Databases directory = /nethome/dkhalil8/Physical-Design-Onboarding/RTL2GDS/design/dbs
Starting time = Oct 10, 2025 16:05:14
Ending time = Oct 10, 2025 16:08:09

Run Flow Summary
---------------------

Steps run:  implementation.prects.block_start implementation.prects.init_innovus.init_innovus_yaml implementation.prects.init_innovus.init_innovus_user implementation.prects.add_clock_spec implementation.prects.add_clock_route_types implementation.prects.commit_route_types implementation.prects.run_place_opt implementation.prects.block_finish implementation.prects.write_output_screenshot implementation.prects.schedule_prects_report_prects

Step status:
     implementation.prects.block_start                            success
     implementation.prects.init_innovus.init_innovus_yaml         success
     implementation.prects.init_innovus.init_innovus_user         success
     implementation.prects.add_clock_spec                         success
     implementation.prects.add_clock_route_types                  success
     implementation.prects.commit_route_types                     success
     implementation.prects.run_place_opt                          success
     implementation.prects.block_finish                           success
     implementation.prects.write_output_screenshot                success
     implementation.prects.schedule_prects_report_prects          success

 ---------------------------------------------------------------------------------------------------- 
| Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
|-------------+------------------+-------------------+-----------------------+-----------------------|
| syn_generic | 0:03:00          | 0:03:10           |                    -3 |                -0.205 |
| syn_map     | 0:01:55          | 0:02:02           |                    -0 |                -0.069 |
| syn_opt     | 0:01:51          | 0:01:58           |                     0 |                 0.000 |
| floorplan   | 0:01:24          | 0:01:26           |                       |                       |
| prects      | 0:02:31          | 0:03:24           |                    -0 |                -0.002 |
 ---------------------------------------------------------------------------------------------------- 
*** Message Summary: 156 warning(s), 6 error(s)


*** Memory Usage v#1 (Current mem = 3158.020M, initial mem = 944.137M) ***
