#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue Feb 28 14:09:30 2017
# Process ID: 22294
# Current directory: /home/alessandro/Documents/embedded_prj/vc707/system
# Command line: vivado
# Log file: /home/alessandro/Documents/embedded_prj/vc707/system/vivado.log
# Journal file: /home/alessandro/Documents/embedded_prj/vc707/system/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.xpr
add_files -norecurse {/home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/afifo_w3_d16/afifo_w3_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/fifo_w3_d16/fifo_w3_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/afifo_w64_d16/afifo_w64_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/fifo_w64_d16/fifo_w64_d16.xci}
export_ip_user_files -of_objects  [get_files  {/home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/afifo_w3_d16/afifo_w3_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/fifo_w3_d16/fifo_w3_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/afifo_w64_d16/afifo_w64_d16.xci /home/alessandro/Documents/openpiton/piton/design/chip/chip_bridge/xilinx/genesys2/ip_cores/fifo_w64_d16/fifo_w64_d16.xci}] -lib_map_path [list {modelsim=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/modelsim} {questa=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/questa} {ies=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/ies} {vcs=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib} {riviera=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/riviera}] -force -quiet
add_files -norecurse {/home/alessandro/Documents/openpiton/piton/design/common/fpga_bridge/fpga_rcv/xilinx/genesys2/ip_cores/afifo_w3/afifo_w3.xci /home/alessandro/Documents/openpiton/piton/design/common/fpga_bridge/common/xilinx/genesys2/ip_cores/afifo_w64/afifo_w64.xci}
export_ip_user_files -of_objects  [get_files  {/home/alessandro/Documents/openpiton/piton/design/common/fpga_bridge/fpga_rcv/xilinx/genesys2/ip_cores/afifo_w3/afifo_w3.xci /home/alessandro/Documents/openpiton/piton/design/common/fpga_bridge/common/xilinx/genesys2/ip_cores/afifo_w64/afifo_w64.xci}] -lib_map_path [list {modelsim=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/modelsim} {questa=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/questa} {ies=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/ies} {vcs=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib} {riviera=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/riviera}] -force -quiet
add_files -norecurse /home/alessandro/Documents/openpiton/piton/tools/src/proto/deprecated/vc707/ip_cores/virtex7_bram_8192x512/virtex7_bram_8192x512.xci
export_ip_user_files -of_objects  [get_files  /home/alessandro/Documents/openpiton/piton/tools/src/proto/deprecated/vc707/ip_cores/virtex7_bram_8192x512/virtex7_bram_8192x512.xci] -lib_map_path [list {modelsim=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/modelsim} {questa=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/questa} {ies=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/ies} {vcs=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib} {riviera=/home/alessandro/Documents/embedded_prj/vc707/system/vc707_system/vc707_system.cache/compile_simlib/riviera}] -force -quiet
upgrade_ip [get_ips -all]
launch_runs synth_1 -jobs 8
wait_on_run synth_1
import_files
