// Seed: 3998833038
macromodule module_0 (
    output tri  id_0,
    input  wire id_1
);
  assign id_0 = 1;
  wire  id_3;
  logic id_4;
  assign id_4 = 1;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 (
    output tri1  id_0,
    output wand  id_1,
    input  uwire id_2,
    output wor   id_3
);
  wire id_5, id_6, id_7, id_8 = id_6, id_9;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    output uwire id_1,
    input tri1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input wor id_6,
    input wor id_7
);
  always @(posedge id_3);
  assign id_4 = id_7;
endmodule
